<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>GTX transceivers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="gtx-transceivers"><a class="header" href="#gtx-transceivers">GTX transceivers</a></h1>
<p>TODO: document</p>
<h2 id="tile-gtx"><a class="header" href="#tile-gtx">Tile GTX</a></h2>
<p>Cells: 20</p>
<h3 id="bels-gtx_dual"><a class="header" href="#bels-gtx_dual">Bels GTX_DUAL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 GTX bel GTX_DUAL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>GTX_DUAL</th></tr>

</thead>

<tbody>
<tr><td>DCLK</td><td>in</td><td id="virtex5-GTX-GTX_DUAL-inpinv-DCLK">CELL[7].IMUX_CLK[1] invert by <a href="#virtex5-GTX-bit-HCLK[19][13]">HCLK[19][13]</a></td></tr>

<tr><td>DEN</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DWE</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DADDR[0]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DADDR[1]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DADDR[2]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DADDR[3]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DADDR[4]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DADDR[5]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>DADDR[6]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DI[0]</td><td>in</td><td>CELL[11].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>DI[1]</td><td>in</td><td>CELL[11].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DI[2]</td><td>in</td><td>CELL[11].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>DI[3]</td><td>in</td><td>CELL[11].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI[4]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>DI[5]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DI[6]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>DI[7]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI[8]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DI[9]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>DI[10]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DI[11]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DI[12]</td><td>in</td><td>CELL[8].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DI[13]</td><td>in</td><td>CELL[8].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>DI[14]</td><td>in</td><td>CELL[8].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DI[15]</td><td>in</td><td>CELL[8].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>GREFCLK</td><td>in</td><td>CELL[12].IMUX_CLK[0]</td></tr>

<tr><td>GTXRESET</td><td>in</td><td>CELL[11].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>GTXTEST[0]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>GTXTEST[1]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>GTXTEST[2]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>GTXTEST[3]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>GTXTEST[4]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>GTXTEST[5]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>GTXTEST[6]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>GTXTEST[7]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>GTXTEST[8]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>GTXTEST[9]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>GTXTEST[10]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>GTXTEST[11]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>GTXTEST[12]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>GTXTEST[13]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>INTDATAWIDTH</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>PLLLKDETEN</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>PLLPOWERDOWN</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>REFCLKPWRDNB</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>PMAAMUX[0]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PMAAMUX[1]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>PMAAMUX[2]</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>PMATSTCLKSEL[0]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>PMATSTCLKSEL[1]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>PMATSTCLKSEL[2]</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DFECLKDLYADJ0[0]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DFECLKDLYADJ0[1]</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>DFECLKDLYADJ0[2]</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFECLKDLYADJ0[3]</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DFECLKDLYADJ0[4]</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFECLKDLYADJ0[5]</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>DFETAP10[0]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DFETAP10[1]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DFETAP10[2]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>DFETAP10[3]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DFETAP10[4]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>DFETAP20[0]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DFETAP20[1]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>DFETAP20[2]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>DFETAP20[3]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DFETAP20[4]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFETAP30[0]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFETAP30[1]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DFETAP30[2]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>DFETAP30[3]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DFETAP40[0]</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>DFETAP40[1]</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>DFETAP40[2]</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DFETAP40[3]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>LOOPBACK0[0]</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>LOOPBACK0[1]</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>LOOPBACK0[2]</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>PRBSCNTRESET0</td><td>in</td><td>CELL[11].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RXBUFRESET0</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RXCDRRESET0</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RXCHBONDI0[0]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RXCHBONDI0[1]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RXCHBONDI0[2]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RXCHBONDI0[3]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RXCOMMADETUSE0</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RXDATAWIDTH0[0]</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RXDATAWIDTH0[1]</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RXDEC8B10BUSE0</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RXENCHANSYNC0</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RXENEQB0</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RXENMCOMMAALIGN0</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RXENPCOMMAALIGN0</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RXENPMAPHASEALIGN0</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RXENPRBSTST0[0]</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RXENPRBSTST0[1]</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RXENSAMPLEALIGN0</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RXEQMIX0[0]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RXEQMIX0[1]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RXEQPOLE0[0]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RXEQPOLE0[1]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RXEQPOLE0[2]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RXEQPOLE0[3]</td><td>in</td><td>CELL[14].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RXGEARBOXSLIP0</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RXPMASETPHASE0</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RXPOLARITY0</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RXPOWERDOWN0[0]</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RXPOWERDOWN0[1]</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RXRESET0</td><td>in</td><td>CELL[12].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RXSLIDE0</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RXUSRCLK0</td><td>in</td><td id="virtex5-GTX-GTX_DUAL-inpinv-RXUSRCLK0">CELL[10].IMUX_CLK[0] invert by <a href="#virtex5-GTX-bit-HCLK[22][12]">HCLK[22][12]</a></td></tr>

<tr><td>RXUSRCLK20</td><td>in</td><td id="virtex5-GTX-GTX_DUAL-inpinv-RXUSRCLK20">CELL[10].IMUX_CLK[1] invert by <a href="#virtex5-GTX-bit-HCLK[22][13]">HCLK[22][13]</a></td></tr>

<tr><td>TSTPWRDN0[0]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TSTPWRDN0[1]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TSTPWRDN0[2]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TSTPWRDN0[3]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TSTPWRDN0[4]</td><td>in</td><td>CELL[13].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TSTPWRDNOVRD0</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TXBUFDIFFCTRL0[0]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TXBUFDIFFCTRL0[1]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TXBUFDIFFCTRL0[2]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXBYPASS8B10B0[0]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TXBYPASS8B10B0[1]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TXBYPASS8B10B0[2]</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXBYPASS8B10B0[3]</td><td>in</td><td>CELL[15].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TXCHARDISPMODE0[0]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXCHARDISPMODE0[1]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXCHARDISPMODE0[2]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXCHARDISPMODE0[3]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TXCHARDISPVAL0[0]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TXCHARDISPVAL0[1]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TXCHARDISPVAL0[2]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TXCHARDISPVAL0[3]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXCHARISK0[0]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TXCHARISK0[1]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXCHARISK0[2]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXCHARISK0[3]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TXCOMSTART0</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXCOMTYPE0</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TXDATA0[0]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXDATA0[1]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TXDATA0[2]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TXDATA0[3]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TXDATA0[4]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXDATA0[5]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TXDATA0[6]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TXDATA0[7]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TXDATA0[8]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXDATA0[9]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TXDATA0[10]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TXDATA0[11]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TXDATA0[12]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXDATA0[13]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TXDATA0[14]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TXDATA0[15]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TXDATA0[16]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TXDATA0[17]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TXDATA0[18]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXDATA0[19]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TXDATA0[20]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TXDATA0[21]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXDATA0[22]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXDATA0[23]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TXDATA0[24]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TXDATA0[25]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TXDATA0[26]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TXDATA0[27]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXDATA0[28]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TXDATA0[29]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TXDATA0[30]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TXDATA0[31]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXDATAWIDTH0[0]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TXDATAWIDTH0[1]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXDETECTRX0</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXDIFFCTRL0[0]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXDIFFCTRL0[1]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TXDIFFCTRL0[2]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TXELECIDLE0</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXENC8B10BUSE0</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TXENPMAPHASEALIGN0</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXENPRBSTST0[0]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXENPRBSTST0[1]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXHEADER0[0]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXHEADER0[1]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXHEADER0[2]</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXINHIBIT0</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXPMASETPHASE0</td><td>in</td><td>CELL[10].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TXPOLARITY0</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXPOWERDOWN0[0]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TXPOWERDOWN0[1]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXPREEMPHASIS0[0]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXPREEMPHASIS0[1]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXPREEMPHASIS0[2]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TXPREEMPHASIS0[3]</td><td>in</td><td>CELL[17].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXRESET0</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TXSEQUENCE0[0]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TXSEQUENCE0[1]</td><td>in</td><td>CELL[18].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXSEQUENCE0[2]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TXSEQUENCE0[3]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TXSEQUENCE0[4]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXSEQUENCE0[5]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXSEQUENCE0[6]</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TXSTARTSEQ0</td><td>in</td><td>CELL[16].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXUSRCLK0</td><td>in</td><td id="virtex5-GTX-GTX_DUAL-inpinv-TXUSRCLK0">CELL[11].IMUX_CLK[0] invert by <a href="#virtex5-GTX-bit-HCLK[23][12]">HCLK[23][12]</a></td></tr>

<tr><td>TXUSRCLK20</td><td>in</td><td id="virtex5-GTX-GTX_DUAL-inpinv-TXUSRCLK20">CELL[11].IMUX_CLK[1] invert by <a href="#virtex5-GTX-bit-HCLK[23][13]">HCLK[23][13]</a></td></tr>

<tr><td>DFECLKDLYADJ1[0]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DFECLKDLYADJ1[1]</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DFECLKDLYADJ1[2]</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DFECLKDLYADJ1[3]</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>DFECLKDLYADJ1[4]</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DFECLKDLYADJ1[5]</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DFETAP11[0]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DFETAP11[1]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>DFETAP11[2]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DFETAP11[3]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFETAP11[4]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DFETAP21[0]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DFETAP21[1]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DFETAP21[2]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DFETAP21[3]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>DFETAP21[4]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DFETAP31[0]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DFETAP31[1]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFETAP31[2]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DFETAP31[3]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DFETAP41[0]</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DFETAP41[1]</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFETAP41[2]</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DFETAP41[3]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>LOOPBACK1[0]</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>LOOPBACK1[1]</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>LOOPBACK1[2]</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>PRBSCNTRESET1</td><td>in</td><td>CELL[8].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>RXBUFRESET1</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXCDRRESET1</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RXCHBONDI1[0]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>RXCHBONDI1[1]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>RXCHBONDI1[2]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>RXCHBONDI1[3]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RXCOMMADETUSE1</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RXDATAWIDTH1[0]</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RXDATAWIDTH1[1]</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RXDEC8B10BUSE1</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RXENCHANSYNC1</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RXENEQB1</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>RXENMCOMMAALIGN1</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>RXENPCOMMAALIGN1</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>RXENPMAPHASEALIGN1</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>RXENPRBSTST1[0]</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>RXENPRBSTST1[1]</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RXENSAMPLEALIGN1</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>RXEQMIX1[0]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>RXEQMIX1[1]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RXEQPOLE1[0]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>RXEQPOLE1[1]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXEQPOLE1[2]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>RXEQPOLE1[3]</td><td>in</td><td>CELL[5].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>RXGEARBOXSLIP1</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RXPMASETPHASE1</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RXPOLARITY1</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RXPOWERDOWN1[0]</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RXPOWERDOWN1[1]</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RXRESET1</td><td>in</td><td>CELL[7].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>RXSLIDE1</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>RXUSRCLK1</td><td>in</td><td id="virtex5-GTX-GTX_DUAL-inpinv-RXUSRCLK1">CELL[9].IMUX_CLK[1] invert by <a href="#virtex5-GTX-bit-HCLK[21][13]">HCLK[21][13]</a></td></tr>

<tr><td>RXUSRCLK21</td><td>in</td><td id="virtex5-GTX-GTX_DUAL-inpinv-RXUSRCLK21">CELL[9].IMUX_CLK[0] invert by <a href="#virtex5-GTX-bit-HCLK[21][12]">HCLK[21][12]</a></td></tr>

<tr><td>TSTPWRDN1[0]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TSTPWRDN1[1]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TSTPWRDN1[2]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TSTPWRDN1[3]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TSTPWRDN1[4]</td><td>in</td><td>CELL[6].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TSTPWRDNOVRD1</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TXBUFDIFFCTRL1[0]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TXBUFDIFFCTRL1[1]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXBUFDIFFCTRL1[2]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXBYPASS8B10B1[0]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TXBYPASS8B10B1[1]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXBYPASS8B10B1[2]</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXBYPASS8B10B1[3]</td><td>in</td><td>CELL[4].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXCHARDISPMODE1[0]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TXCHARDISPMODE1[1]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXCHARDISPMODE1[2]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TXCHARDISPMODE1[3]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TXCHARDISPVAL1[0]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TXCHARDISPVAL1[1]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TXCHARDISPVAL1[2]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXCHARDISPVAL1[3]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXCHARISK1[0]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TXCHARISK1[1]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXCHARISK1[2]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXCHARISK1[3]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXCOMSTART1</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXCOMTYPE1</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TXDATA1[0]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXDATA1[1]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXDATA1[2]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TXDATA1[3]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TXDATA1[4]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXDATA1[5]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXDATA1[6]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TXDATA1[7]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TXDATA1[8]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXDATA1[9]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXDATA1[10]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TXDATA1[11]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TXDATA1[12]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXDATA1[13]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXDATA1[14]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TXDATA1[15]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TXDATA1[16]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TXDATA1[17]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TXDATA1[18]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXDATA1[19]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TXDATA1[20]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TXDATA1[21]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXDATA1[22]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXDATA1[23]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXDATA1[24]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TXDATA1[25]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TXDATA1[26]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TXDATA1[27]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXDATA1[28]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TXDATA1[29]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TXDATA1[30]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TXDATA1[31]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXDATAWIDTH1[0]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXDATAWIDTH1[1]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TXDETECTRX1</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TXDIFFCTRL1[0]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TXDIFFCTRL1[1]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TXDIFFCTRL1[2]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TXELECIDLE1</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXENC8B10BUSE1</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TXENPMAPHASEALIGN1</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXENPRBSTST1[0]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXENPRBSTST1[1]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TXHEADER1[0]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXHEADER1[1]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXHEADER1[2]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TXINHIBIT1</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TXPMASETPHASE1</td><td>in</td><td>CELL[9].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXPOLARITY1</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TXPOWERDOWN1[0]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TXPOWERDOWN1[1]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TXPREEMPHASIS1[0]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TXPREEMPHASIS1[1]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXPREEMPHASIS1[2]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXPREEMPHASIS1[3]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TXRESET1</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TXSEQUENCE1[0]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TXSEQUENCE1[1]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXSEQUENCE1[2]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TXSEQUENCE1[3]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TXSEQUENCE1[4]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXSEQUENCE1[5]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TXSEQUENCE1[6]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXSTARTSEQ1</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TXUSRCLK1</td><td>in</td><td id="virtex5-GTX-GTX_DUAL-inpinv-TXUSRCLK1">CELL[8].IMUX_CLK[1] invert by <a href="#virtex5-GTX-bit-HCLK[20][13]">HCLK[20][13]</a></td></tr>

<tr><td>TXUSRCLK21</td><td>in</td><td id="virtex5-GTX-GTX_DUAL-inpinv-TXUSRCLK21">CELL[8].IMUX_CLK[0] invert by <a href="#virtex5-GTX-bit-HCLK[20][12]">HCLK[20][12]</a></td></tr>

<tr><td>SCANEN</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>SCANINPCS0</td><td>in</td><td>CELL[19].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>SCANINPCS1</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>SCANINPCSCOMMON</td><td>in</td><td>CELL[11].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>SCANMODE</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>DRDY</td><td>out</td><td>CELL[9].OUT_BEL[15]</td></tr>

<tr><td>DO[0]</td><td>out</td><td>CELL[11].OUT_BEL[21]</td></tr>

<tr><td>DO[1]</td><td>out</td><td>CELL[11].OUT_BEL[17]</td></tr>

<tr><td>DO[2]</td><td>out</td><td>CELL[11].OUT_BEL[15]</td></tr>

<tr><td>DO[3]</td><td>out</td><td>CELL[11].OUT_BEL[14]</td></tr>

<tr><td>DO[4]</td><td>out</td><td>CELL[10].OUT_BEL[10]</td></tr>

<tr><td>DO[5]</td><td>out</td><td>CELL[10].OUT_BEL[9]</td></tr>

<tr><td>DO[6]</td><td>out</td><td>CELL[10].OUT_BEL[0]</td></tr>

<tr><td>DO[7]</td><td>out</td><td>CELL[10].OUT_BEL[12]</td></tr>

<tr><td>DO[8]</td><td>out</td><td>CELL[9].OUT_BEL[21]</td></tr>

<tr><td>DO[9]</td><td>out</td><td>CELL[9].OUT_BEL[6]</td></tr>

<tr><td>DO[10]</td><td>out</td><td>CELL[9].OUT_BEL[20]</td></tr>

<tr><td>DO[11]</td><td>out</td><td>CELL[9].OUT_BEL[10]</td></tr>

<tr><td>DO[12]</td><td>out</td><td>CELL[8].OUT_BEL[13]</td></tr>

<tr><td>DO[13]</td><td>out</td><td>CELL[8].OUT_BEL[18]</td></tr>

<tr><td>DO[14]</td><td>out</td><td>CELL[8].OUT_BEL[12]</td></tr>

<tr><td>DO[15]</td><td>out</td><td>CELL[8].OUT_BEL[8]</td></tr>

<tr><td>PLLLKDET</td><td>out</td><td>CELL[9].OUT_BEL[23]</td></tr>

<tr><td>REFCLKOUT</td><td>out</td><td>CELL[10].OUT_BEL[8], CELL[10].MGT_ROW_O[2]</td></tr>

<tr><td>PMATSTCLK</td><td>out</td><td>CELL[10].OUT_BEL[22]</td></tr>

<tr><td>DFECLKDLYADJMONITOR0[0]</td><td>out</td><td>CELL[15].OUT_BEL[4]</td></tr>

<tr><td>DFECLKDLYADJMONITOR0[1]</td><td>out</td><td>CELL[15].OUT_BEL[0]</td></tr>

<tr><td>DFECLKDLYADJMONITOR0[2]</td><td>out</td><td>CELL[15].OUT_BEL[19]</td></tr>

<tr><td>DFECLKDLYADJMONITOR0[3]</td><td>out</td><td>CELL[15].OUT_BEL[16]</td></tr>

<tr><td>DFECLKDLYADJMONITOR0[4]</td><td>out</td><td>CELL[15].OUT_BEL[6]</td></tr>

<tr><td>DFECLKDLYADJMONITOR0[5]</td><td>out</td><td>CELL[15].OUT_BEL[15]</td></tr>

<tr><td>DFEEYEDACMONITOR0[0]</td><td>out</td><td>CELL[14].OUT_BEL[0]</td></tr>

<tr><td>DFEEYEDACMONITOR0[1]</td><td>out</td><td>CELL[14].OUT_BEL[19]</td></tr>

<tr><td>DFEEYEDACMONITOR0[2]</td><td>out</td><td>CELL[14].OUT_BEL[16]</td></tr>

<tr><td>DFEEYEDACMONITOR0[3]</td><td>out</td><td>CELL[14].OUT_BEL[2]</td></tr>

<tr><td>DFEEYEDACMONITOR0[4]</td><td>out</td><td>CELL[15].OUT_BEL[8]</td></tr>

<tr><td>DFESENSCAL0[0]</td><td>out</td><td>CELL[10].OUT_BEL[18]</td></tr>

<tr><td>DFESENSCAL0[1]</td><td>out</td><td>CELL[10].OUT_BEL[19]</td></tr>

<tr><td>DFESENSCAL0[2]</td><td>out</td><td>CELL[10].OUT_BEL[17]</td></tr>

<tr><td>DFETAP1MONITOR0[0]</td><td>out</td><td>CELL[13].OUT_BEL[8]</td></tr>

<tr><td>DFETAP1MONITOR0[1]</td><td>out</td><td>CELL[13].OUT_BEL[0]</td></tr>

<tr><td>DFETAP1MONITOR0[2]</td><td>out</td><td>CELL[13].OUT_BEL[16]</td></tr>

<tr><td>DFETAP1MONITOR0[3]</td><td>out</td><td>CELL[13].OUT_BEL[6]</td></tr>

<tr><td>DFETAP1MONITOR0[4]</td><td>out</td><td>CELL[13].OUT_BEL[15]</td></tr>

<tr><td>DFETAP2MONITOR0[0]</td><td>out</td><td>CELL[12].OUT_BEL[12]</td></tr>

<tr><td>DFETAP2MONITOR0[1]</td><td>out</td><td>CELL[12].OUT_BEL[19]</td></tr>

<tr><td>DFETAP2MONITOR0[2]</td><td>out</td><td>CELL[12].OUT_BEL[16]</td></tr>

<tr><td>DFETAP2MONITOR0[3]</td><td>out</td><td>CELL[12].OUT_BEL[2]</td></tr>

<tr><td>DFETAP2MONITOR0[4]</td><td>out</td><td>CELL[12].OUT_BEL[6]</td></tr>

<tr><td>DFETAP3MONITOR0[0]</td><td>out</td><td>CELL[11].OUT_BEL[8]</td></tr>

<tr><td>DFETAP3MONITOR0[1]</td><td>out</td><td>CELL[11].OUT_BEL[18]</td></tr>

<tr><td>DFETAP3MONITOR0[2]</td><td>out</td><td>CELL[11].OUT_BEL[1]</td></tr>

<tr><td>DFETAP3MONITOR0[3]</td><td>out</td><td>CELL[11].OUT_BEL[11]</td></tr>

<tr><td>DFETAP4MONITOR0[0]</td><td>out</td><td>CELL[10].OUT_BEL[1]</td></tr>

<tr><td>DFETAP4MONITOR0[1]</td><td>out</td><td>CELL[10].OUT_BEL[14]</td></tr>

<tr><td>DFETAP4MONITOR0[2]</td><td>out</td><td>CELL[10].OUT_BEL[20]</td></tr>

<tr><td>DFETAP4MONITOR0[3]</td><td>out</td><td>CELL[10].OUT_BEL[3]</td></tr>

<tr><td>PHYSTATUS0</td><td>out</td><td>CELL[15].OUT_BEL[12]</td></tr>

<tr><td>RESETDONE0</td><td>out</td><td>CELL[15].OUT_BEL[7]</td></tr>

<tr><td>RXBUFSTATUS0[0]</td><td>out</td><td>CELL[15].OUT_BEL[1]</td></tr>

<tr><td>RXBUFSTATUS0[1]</td><td>out</td><td>CELL[15].OUT_BEL[13]</td></tr>

<tr><td>RXBUFSTATUS0[2]</td><td>out</td><td>CELL[15].OUT_BEL[14]</td></tr>

<tr><td>RXBYTEISALIGNED0</td><td>out</td><td>CELL[14].OUT_BEL[7]</td></tr>

<tr><td>RXBYTEREALIGN0</td><td>out</td><td>CELL[14].OUT_BEL[15]</td></tr>

<tr><td>RXCHANBONDSEQ0</td><td>out</td><td>CELL[12].OUT_BEL[1]</td></tr>

<tr><td>RXCHANISALIGNED0</td><td>out</td><td>CELL[12].OUT_BEL[15]</td></tr>

<tr><td>RXCHANREALIGN0</td><td>out</td><td>CELL[12].OUT_BEL[3]</td></tr>

<tr><td>RXCHARISCOMMA0[0]</td><td>out</td><td>CELL[14].OUT_BEL[12]</td></tr>

<tr><td>RXCHARISCOMMA0[1]</td><td>out</td><td>CELL[13].OUT_BEL[12]</td></tr>

<tr><td>RXCHARISCOMMA0[2]</td><td>out</td><td>CELL[16].OUT_BEL[1]</td></tr>

<tr><td>RXCHARISCOMMA0[3]</td><td>out</td><td>CELL[17].OUT_BEL[21]</td></tr>

<tr><td>RXCHARISK0[0]</td><td>out</td><td>CELL[14].OUT_BEL[13]</td></tr>

<tr><td>RXCHARISK0[1]</td><td>out</td><td>CELL[13].OUT_BEL[13]</td></tr>

<tr><td>RXCHARISK0[2]</td><td>out</td><td>CELL[17].OUT_BEL[12]</td></tr>

<tr><td>RXCHARISK0[3]</td><td>out</td><td>CELL[18].OUT_BEL[18]</td></tr>

<tr><td>RXCHBONDO0[0]</td><td>out</td><td>CELL[12].OUT_BEL[14]</td></tr>

<tr><td>RXCHBONDO0[1]</td><td>out</td><td>CELL[12].OUT_BEL[7]</td></tr>

<tr><td>RXCHBONDO0[2]</td><td>out</td><td>CELL[12].OUT_BEL[21]</td></tr>

<tr><td>RXCHBONDO0[3]</td><td>out</td><td>CELL[12].OUT_BEL[11]</td></tr>

<tr><td>RXCLKCORCNT0[0]</td><td>out</td><td>CELL[16].OUT_BEL[5]</td></tr>

<tr><td>RXCLKCORCNT0[1]</td><td>out</td><td>CELL[16].OUT_BEL[23]</td></tr>

<tr><td>RXCLKCORCNT0[2]</td><td>out</td><td>CELL[16].OUT_BEL[20]</td></tr>

<tr><td>RXCOMMADET0</td><td>out</td><td>CELL[14].OUT_BEL[21]</td></tr>

<tr><td>RXDATA0[0]</td><td>out</td><td>CELL[15].OUT_BEL[20]</td></tr>

<tr><td>RXDATA0[1]</td><td>out</td><td>CELL[15].OUT_BEL[23]</td></tr>

<tr><td>RXDATA0[2]</td><td>out</td><td>CELL[15].OUT_BEL[5]</td></tr>

<tr><td>RXDATA0[3]</td><td>out</td><td>CELL[15].OUT_BEL[22]</td></tr>

<tr><td>RXDATA0[4]</td><td>out</td><td>CELL[14].OUT_BEL[20]</td></tr>

<tr><td>RXDATA0[5]</td><td>out</td><td>CELL[14].OUT_BEL[23]</td></tr>

<tr><td>RXDATA0[6]</td><td>out</td><td>CELL[14].OUT_BEL[5]</td></tr>

<tr><td>RXDATA0[7]</td><td>out</td><td>CELL[14].OUT_BEL[22]</td></tr>

<tr><td>RXDATA0[8]</td><td>out</td><td>CELL[13].OUT_BEL[20]</td></tr>

<tr><td>RXDATA0[9]</td><td>out</td><td>CELL[13].OUT_BEL[23]</td></tr>

<tr><td>RXDATA0[10]</td><td>out</td><td>CELL[13].OUT_BEL[5]</td></tr>

<tr><td>RXDATA0[11]</td><td>out</td><td>CELL[13].OUT_BEL[22]</td></tr>

<tr><td>RXDATA0[12]</td><td>out</td><td>CELL[12].OUT_BEL[20]</td></tr>

<tr><td>RXDATA0[13]</td><td>out</td><td>CELL[12].OUT_BEL[23]</td></tr>

<tr><td>RXDATA0[14]</td><td>out</td><td>CELL[12].OUT_BEL[5]</td></tr>

<tr><td>RXDATA0[15]</td><td>out</td><td>CELL[12].OUT_BEL[22]</td></tr>

<tr><td>RXDATA0[16]</td><td>out</td><td>CELL[15].OUT_BEL[17]</td></tr>

<tr><td>RXDATA0[17]</td><td>out</td><td>CELL[15].OUT_BEL[21]</td></tr>

<tr><td>RXDATA0[18]</td><td>out</td><td>CELL[16].OUT_BEL[12]</td></tr>

<tr><td>RXDATA0[19]</td><td>out</td><td>CELL[16].OUT_BEL[16]</td></tr>

<tr><td>RXDATA0[20]</td><td>out</td><td>CELL[16].OUT_BEL[2]</td></tr>

<tr><td>RXDATA0[21]</td><td>out</td><td>CELL[16].OUT_BEL[6]</td></tr>

<tr><td>RXDATA0[22]</td><td>out</td><td>CELL[16].OUT_BEL[11]</td></tr>

<tr><td>RXDATA0[23]</td><td>out</td><td>CELL[16].OUT_BEL[17]</td></tr>

<tr><td>RXDATA0[24]</td><td>out</td><td>CELL[17].OUT_BEL[9]</td></tr>

<tr><td>RXDATA0[25]</td><td>out</td><td>CELL[17].OUT_BEL[23]</td></tr>

<tr><td>RXDATA0[26]</td><td>out</td><td>CELL[17].OUT_BEL[10]</td></tr>

<tr><td>RXDATA0[27]</td><td>out</td><td>CELL[17].OUT_BEL[16]</td></tr>

<tr><td>RXDATA0[28]</td><td>out</td><td>CELL[18].OUT_BEL[19]</td></tr>

<tr><td>RXDATA0[29]</td><td>out</td><td>CELL[18].OUT_BEL[16]</td></tr>

<tr><td>RXDATA0[30]</td><td>out</td><td>CELL[18].OUT_BEL[20]</td></tr>

<tr><td>RXDATA0[31]</td><td>out</td><td>CELL[18].OUT_BEL[11]</td></tr>

<tr><td>RXDATAVALID0</td><td>out</td><td>CELL[19].OUT_BEL[23]</td></tr>

<tr><td>RXDISPERR0[0]</td><td>out</td><td>CELL[14].OUT_BEL[14]</td></tr>

<tr><td>RXDISPERR0[1]</td><td>out</td><td>CELL[13].OUT_BEL[14]</td></tr>

<tr><td>RXDISPERR0[2]</td><td>out</td><td>CELL[17].OUT_BEL[4]</td></tr>

<tr><td>RXDISPERR0[3]</td><td>out</td><td>CELL[18].OUT_BEL[4]</td></tr>

<tr><td>RXELECIDLE0</td><td>out</td><td>CELL[17].OUT_BEL[5]</td></tr>

<tr><td>RXHEADER0[0]</td><td>out</td><td>CELL[19].OUT_BEL[22]</td></tr>

<tr><td>RXHEADER0[1]</td><td>out</td><td>CELL[19].OUT_BEL[0]</td></tr>

<tr><td>RXHEADER0[2]</td><td>out</td><td>CELL[19].OUT_BEL[9]</td></tr>

<tr><td>RXHEADERVALID0</td><td>out</td><td>CELL[19].OUT_BEL[8]</td></tr>

<tr><td>RXLOSSOFSYNC0[0]</td><td>out</td><td>CELL[13].OUT_BEL[11]</td></tr>

<tr><td>RXLOSSOFSYNC0[1]</td><td>out</td><td>CELL[13].OUT_BEL[21]</td></tr>

<tr><td>RXNOTINTABLE0[0]</td><td>out</td><td>CELL[14].OUT_BEL[3]</td></tr>

<tr><td>RXNOTINTABLE0[1]</td><td>out</td><td>CELL[13].OUT_BEL[3]</td></tr>

<tr><td>RXNOTINTABLE0[2]</td><td>out</td><td>CELL[16].OUT_BEL[0]</td></tr>

<tr><td>RXNOTINTABLE0[3]</td><td>out</td><td>CELL[17].OUT_BEL[7]</td></tr>

<tr><td>RXOVERSAMPLEERR0</td><td>out</td><td>CELL[15].OUT_BEL[3]</td></tr>

<tr><td>RXPRBSERR0</td><td>out</td><td>CELL[16].OUT_BEL[22]</td></tr>

<tr><td>RXRECCLK0</td><td>out</td><td>CELL[10].MGT_ROW_O[0], CELL[12].OUT_BEL[13]</td></tr>

<tr><td>RXRUNDISP0[0]</td><td>out</td><td>CELL[14].OUT_BEL[1]</td></tr>

<tr><td>RXRUNDISP0[1]</td><td>out</td><td>CELL[13].OUT_BEL[1]</td></tr>

<tr><td>RXRUNDISP0[2]</td><td>out</td><td>CELL[16].OUT_BEL[19]</td></tr>

<tr><td>RXRUNDISP0[3]</td><td>out</td><td>CELL[18].OUT_BEL[8]</td></tr>

<tr><td>RXSTARTOFSEQ0</td><td>out</td><td>CELL[19].OUT_BEL[18]</td></tr>

<tr><td>RXSTATUS0[0]</td><td>out</td><td>CELL[16].OUT_BEL[14]</td></tr>

<tr><td>RXSTATUS0[1]</td><td>out</td><td>CELL[16].OUT_BEL[7]</td></tr>

<tr><td>RXSTATUS0[2]</td><td>out</td><td>CELL[16].OUT_BEL[21]</td></tr>

<tr><td>RXVALID0</td><td>out</td><td>CELL[13].OUT_BEL[7]</td></tr>

<tr><td>TXBUFSTATUS0[0]</td><td>out</td><td>CELL[18].OUT_BEL[0]</td></tr>

<tr><td>TXBUFSTATUS0[1]</td><td>out</td><td>CELL[18].OUT_BEL[23]</td></tr>

<tr><td>TXGEARBOXREADY0</td><td>out</td><td>CELL[19].OUT_BEL[16]</td></tr>

<tr><td>TXKERR0[0]</td><td>out</td><td>CELL[18].OUT_BEL[5]</td></tr>

<tr><td>TXKERR0[1]</td><td>out</td><td>CELL[17].OUT_BEL[18]</td></tr>

<tr><td>TXKERR0[2]</td><td>out</td><td>CELL[18].OUT_BEL[13]</td></tr>

<tr><td>TXKERR0[3]</td><td>out</td><td>CELL[17].OUT_BEL[22]</td></tr>

<tr><td>TXOUTCLK0</td><td>out</td><td>CELL[10].OUT_BEL[13], CELL[10].MGT_ROW_O[3]</td></tr>

<tr><td>TXRUNDISP0[0]</td><td>out</td><td>CELL[18].OUT_BEL[22]</td></tr>

<tr><td>TXRUNDISP0[1]</td><td>out</td><td>CELL[17].OUT_BEL[2]</td></tr>

<tr><td>TXRUNDISP0[2]</td><td>out</td><td>CELL[18].OUT_BEL[15]</td></tr>

<tr><td>TXRUNDISP0[3]</td><td>out</td><td>CELL[16].OUT_BEL[18]</td></tr>

<tr><td>DFECLKDLYADJMONITOR1[0]</td><td>out</td><td>CELL[4].OUT_BEL[15]</td></tr>

<tr><td>DFECLKDLYADJMONITOR1[1]</td><td>out</td><td>CELL[4].OUT_BEL[7]</td></tr>

<tr><td>DFECLKDLYADJMONITOR1[2]</td><td>out</td><td>CELL[4].OUT_BEL[3]</td></tr>

<tr><td>DFECLKDLYADJMONITOR1[3]</td><td>out</td><td>CELL[4].OUT_BEL[14]</td></tr>

<tr><td>DFECLKDLYADJMONITOR1[4]</td><td>out</td><td>CELL[4].OUT_BEL[13]</td></tr>

<tr><td>DFECLKDLYADJMONITOR1[5]</td><td>out</td><td>CELL[4].OUT_BEL[1]</td></tr>

<tr><td>DFEEYEDACMONITOR1[0]</td><td>out</td><td>CELL[6].OUT_BEL[18]</td></tr>

<tr><td>DFEEYEDACMONITOR1[1]</td><td>out</td><td>CELL[5].OUT_BEL[15]</td></tr>

<tr><td>DFEEYEDACMONITOR1[2]</td><td>out</td><td>CELL[5].OUT_BEL[14]</td></tr>

<tr><td>DFEEYEDACMONITOR1[3]</td><td>out</td><td>CELL[5].OUT_BEL[13]</td></tr>

<tr><td>DFEEYEDACMONITOR1[4]</td><td>out</td><td>CELL[5].OUT_BEL[12]</td></tr>

<tr><td>DFESENSCAL1[0]</td><td>out</td><td>CELL[9].OUT_BEL[7]</td></tr>

<tr><td>DFESENSCAL1[1]</td><td>out</td><td>CELL[9].OUT_BEL[9]</td></tr>

<tr><td>DFESENSCAL1[2]</td><td>out</td><td>CELL[9].OUT_BEL[22]</td></tr>

<tr><td>DFETAP1MONITOR1[0]</td><td>out</td><td>CELL[7].OUT_BEL[22]</td></tr>

<tr><td>DFETAP1MONITOR1[1]</td><td>out</td><td>CELL[6].OUT_BEL[21]</td></tr>

<tr><td>DFETAP1MONITOR1[2]</td><td>out</td><td>CELL[6].OUT_BEL[7]</td></tr>

<tr><td>DFETAP1MONITOR1[3]</td><td>out</td><td>CELL[6].OUT_BEL[23]</td></tr>

<tr><td>DFETAP1MONITOR1[4]</td><td>out</td><td>CELL[6].OUT_BEL[5]</td></tr>

<tr><td>DFETAP2MONITOR1[0]</td><td>out</td><td>CELL[8].OUT_BEL[22]</td></tr>

<tr><td>DFETAP2MONITOR1[1]</td><td>out</td><td>CELL[7].OUT_BEL[16]</td></tr>

<tr><td>DFETAP2MONITOR1[2]</td><td>out</td><td>CELL[7].OUT_BEL[14]</td></tr>

<tr><td>DFETAP2MONITOR1[3]</td><td>out</td><td>CELL[7].OUT_BEL[13]</td></tr>

<tr><td>DFETAP2MONITOR1[4]</td><td>out</td><td>CELL[7].OUT_BEL[1]</td></tr>

<tr><td>DFETAP3MONITOR1[0]</td><td>out</td><td>CELL[8].OUT_BEL[21]</td></tr>

<tr><td>DFETAP3MONITOR1[1]</td><td>out</td><td>CELL[8].OUT_BEL[7]</td></tr>

<tr><td>DFETAP3MONITOR1[2]</td><td>out</td><td>CELL[8].OUT_BEL[20]</td></tr>

<tr><td>DFETAP3MONITOR1[3]</td><td>out</td><td>CELL[8].OUT_BEL[4]</td></tr>

<tr><td>DFETAP4MONITOR1[0]</td><td>out</td><td>CELL[9].OUT_BEL[17]</td></tr>

<tr><td>DFETAP4MONITOR1[1]</td><td>out</td><td>CELL[9].OUT_BEL[16]</td></tr>

<tr><td>DFETAP4MONITOR1[2]</td><td>out</td><td>CELL[9].OUT_BEL[19]</td></tr>

<tr><td>DFETAP4MONITOR1[3]</td><td>out</td><td>CELL[9].OUT_BEL[5]</td></tr>

<tr><td>PHYSTATUS1</td><td>out</td><td>CELL[4].OUT_BEL[17]</td></tr>

<tr><td>RESETDONE1</td><td>out</td><td>CELL[4].OUT_BEL[0]</td></tr>

<tr><td>RXBUFSTATUS1[0]</td><td>out</td><td>CELL[4].OUT_BEL[6]</td></tr>

<tr><td>RXBUFSTATUS1[1]</td><td>out</td><td>CELL[4].OUT_BEL[16]</td></tr>

<tr><td>RXBUFSTATUS1[2]</td><td>out</td><td>CELL[4].OUT_BEL[19]</td></tr>

<tr><td>RXBYTEISALIGNED1</td><td>out</td><td>CELL[5].OUT_BEL[0]</td></tr>

<tr><td>RXBYTEREALIGN1</td><td>out</td><td>CELL[5].OUT_BEL[18]</td></tr>

<tr><td>RXCHANBONDSEQ1</td><td>out</td><td>CELL[7].OUT_BEL[6]</td></tr>

<tr><td>RXCHANISALIGNED1</td><td>out</td><td>CELL[7].OUT_BEL[18]</td></tr>

<tr><td>RXCHANREALIGN1</td><td>out</td><td>CELL[7].OUT_BEL[4]</td></tr>

<tr><td>RXCHARISCOMMA1[0]</td><td>out</td><td>CELL[5].OUT_BEL[17]</td></tr>

<tr><td>RXCHARISCOMMA1[1]</td><td>out</td><td>CELL[6].OUT_BEL[17]</td></tr>

<tr><td>RXCHARISCOMMA1[2]</td><td>out</td><td>CELL[3].OUT_BEL[7]</td></tr>

<tr><td>RXCHARISCOMMA1[3]</td><td>out</td><td>CELL[2].OUT_BEL[3]</td></tr>

<tr><td>RXCHARISK1[0]</td><td>out</td><td>CELL[5].OUT_BEL[16]</td></tr>

<tr><td>RXCHARISK1[1]</td><td>out</td><td>CELL[6].OUT_BEL[16]</td></tr>

<tr><td>RXCHARISK1[2]</td><td>out</td><td>CELL[3].OUT_BEL[12]</td></tr>

<tr><td>RXCHARISK1[3]</td><td>out</td><td>CELL[1].OUT_BEL[21]</td></tr>

<tr><td>RXCHBONDO1[0]</td><td>out</td><td>CELL[7].OUT_BEL[19]</td></tr>

<tr><td>RXCHBONDO1[1]</td><td>out</td><td>CELL[7].OUT_BEL[0]</td></tr>

<tr><td>RXCHBONDO1[2]</td><td>out</td><td>CELL[7].OUT_BEL[8]</td></tr>

<tr><td>RXCHBONDO1[3]</td><td>out</td><td>CELL[7].OUT_BEL[5]</td></tr>

<tr><td>RXCLKCORCNT1[0]</td><td>out</td><td>CELL[3].OUT_BEL[2]</td></tr>

<tr><td>RXCLKCORCNT1[1]</td><td>out</td><td>CELL[3].OUT_BEL[10]</td></tr>

<tr><td>RXCLKCORCNT1[2]</td><td>out</td><td>CELL[3].OUT_BEL[9]</td></tr>

<tr><td>RXCOMMADET1</td><td>out</td><td>CELL[5].OUT_BEL[8]</td></tr>

<tr><td>RXDATA1[0]</td><td>out</td><td>CELL[4].OUT_BEL[9]</td></tr>

<tr><td>RXDATA1[1]</td><td>out</td><td>CELL[4].OUT_BEL[10]</td></tr>

<tr><td>RXDATA1[2]</td><td>out</td><td>CELL[4].OUT_BEL[2]</td></tr>

<tr><td>RXDATA1[3]</td><td>out</td><td>CELL[4].OUT_BEL[11]</td></tr>

<tr><td>RXDATA1[4]</td><td>out</td><td>CELL[5].OUT_BEL[9]</td></tr>

<tr><td>RXDATA1[5]</td><td>out</td><td>CELL[5].OUT_BEL[10]</td></tr>

<tr><td>RXDATA1[6]</td><td>out</td><td>CELL[5].OUT_BEL[2]</td></tr>

<tr><td>RXDATA1[7]</td><td>out</td><td>CELL[5].OUT_BEL[11]</td></tr>

<tr><td>RXDATA1[8]</td><td>out</td><td>CELL[6].OUT_BEL[9]</td></tr>

<tr><td>RXDATA1[9]</td><td>out</td><td>CELL[6].OUT_BEL[10]</td></tr>

<tr><td>RXDATA1[10]</td><td>out</td><td>CELL[6].OUT_BEL[2]</td></tr>

<tr><td>RXDATA1[11]</td><td>out</td><td>CELL[6].OUT_BEL[11]</td></tr>

<tr><td>RXDATA1[12]</td><td>out</td><td>CELL[7].OUT_BEL[9]</td></tr>

<tr><td>RXDATA1[13]</td><td>out</td><td>CELL[7].OUT_BEL[10]</td></tr>

<tr><td>RXDATA1[14]</td><td>out</td><td>CELL[7].OUT_BEL[2]</td></tr>

<tr><td>RXDATA1[15]</td><td>out</td><td>CELL[7].OUT_BEL[11]</td></tr>

<tr><td>RXDATA1[16]</td><td>out</td><td>CELL[4].OUT_BEL[22]</td></tr>

<tr><td>RXDATA1[17]</td><td>out</td><td>CELL[4].OUT_BEL[18]</td></tr>

<tr><td>RXDATA1[18]</td><td>out</td><td>CELL[4].OUT_BEL[12]</td></tr>

<tr><td>RXDATA1[19]</td><td>out</td><td>CELL[3].OUT_BEL[16]</td></tr>

<tr><td>RXDATA1[20]</td><td>out</td><td>CELL[3].OUT_BEL[14]</td></tr>

<tr><td>RXDATA1[21]</td><td>out</td><td>CELL[3].OUT_BEL[23]</td></tr>

<tr><td>RXDATA1[22]</td><td>out</td><td>CELL[3].OUT_BEL[5]</td></tr>

<tr><td>RXDATA1[23]</td><td>out</td><td>CELL[3].OUT_BEL[22]</td></tr>

<tr><td>RXDATA1[24]</td><td>out</td><td>CELL[2].OUT_BEL[11]</td></tr>

<tr><td>RXDATA1[25]</td><td>out</td><td>CELL[2].OUT_BEL[7]</td></tr>

<tr><td>RXDATA1[26]</td><td>out</td><td>CELL[2].OUT_BEL[16]</td></tr>

<tr><td>RXDATA1[27]</td><td>out</td><td>CELL[2].OUT_BEL[19]</td></tr>

<tr><td>RXDATA1[28]</td><td>out</td><td>CELL[1].OUT_BEL[6]</td></tr>

<tr><td>RXDATA1[29]</td><td>out</td><td>CELL[1].OUT_BEL[20]</td></tr>

<tr><td>RXDATA1[30]</td><td>out</td><td>CELL[1].OUT_BEL[9]</td></tr>

<tr><td>RXDATA1[31]</td><td>out</td><td>CELL[1].OUT_BEL[4]</td></tr>

<tr><td>RXDATAVALID1</td><td>out</td><td>CELL[0].OUT_BEL[12]</td></tr>

<tr><td>RXDISPERR1[0]</td><td>out</td><td>CELL[5].OUT_BEL[19]</td></tr>

<tr><td>RXDISPERR1[1]</td><td>out</td><td>CELL[6].OUT_BEL[19]</td></tr>

<tr><td>RXDISPERR1[2]</td><td>out</td><td>CELL[2].OUT_BEL[17]</td></tr>

<tr><td>RXDISPERR1[3]</td><td>out</td><td>CELL[1].OUT_BEL[15]</td></tr>

<tr><td>RXELECIDLE1</td><td>out</td><td>CELL[2].OUT_BEL[2]</td></tr>

<tr><td>RXHEADER1[0]</td><td>out</td><td>CELL[0].OUT_BEL[17]</td></tr>

<tr><td>RXHEADER1[1]</td><td>out</td><td>CELL[0].OUT_BEL[6]</td></tr>

<tr><td>RXHEADER1[2]</td><td>out</td><td>CELL[0].OUT_BEL[16]</td></tr>

<tr><td>RXHEADERVALID1</td><td>out</td><td>CELL[0].OUT_BEL[11]</td></tr>

<tr><td>RXLOSSOFSYNC1[0]</td><td>out</td><td>CELL[6].OUT_BEL[22]</td></tr>

<tr><td>RXLOSSOFSYNC1[1]</td><td>out</td><td>CELL[6].OUT_BEL[8]</td></tr>

<tr><td>RXNOTINTABLE1[0]</td><td>out</td><td>CELL[5].OUT_BEL[4]</td></tr>

<tr><td>RXNOTINTABLE1[1]</td><td>out</td><td>CELL[6].OUT_BEL[4]</td></tr>

<tr><td>RXNOTINTABLE1[2]</td><td>out</td><td>CELL[3].OUT_BEL[17]</td></tr>

<tr><td>RXNOTINTABLE1[3]</td><td>out</td><td>CELL[2].OUT_BEL[4]</td></tr>

<tr><td>RXOVERSAMPLEERR1</td><td>out</td><td>CELL[4].OUT_BEL[4]</td></tr>

<tr><td>RXPRBSERR1</td><td>out</td><td>CELL[3].OUT_BEL[11]</td></tr>

<tr><td>RXRECCLK1</td><td>out</td><td>CELL[7].OUT_BEL[20], CELL[10].MGT_ROW_O[1]</td></tr>

<tr><td>RXRUNDISP1[0]</td><td>out</td><td>CELL[5].OUT_BEL[6]</td></tr>

<tr><td>RXRUNDISP1[1]</td><td>out</td><td>CELL[6].OUT_BEL[6]</td></tr>

<tr><td>RXRUNDISP1[2]</td><td>out</td><td>CELL[3].OUT_BEL[20]</td></tr>

<tr><td>RXRUNDISP1[3]</td><td>out</td><td>CELL[2].OUT_BEL[18]</td></tr>

<tr><td>RXSTARTOFSEQ1</td><td>out</td><td>CELL[0].OUT_BEL[2]</td></tr>

<tr><td>RXSTATUS1[0]</td><td>out</td><td>CELL[3].OUT_BEL[19]</td></tr>

<tr><td>RXSTATUS1[1]</td><td>out</td><td>CELL[3].OUT_BEL[0]</td></tr>

<tr><td>RXSTATUS1[2]</td><td>out</td><td>CELL[3].OUT_BEL[8]</td></tr>

<tr><td>RXVALID1</td><td>out</td><td>CELL[6].OUT_BEL[0]</td></tr>

<tr><td>TXBUFSTATUS1[0]</td><td>out</td><td>CELL[1].OUT_BEL[2]</td></tr>

<tr><td>TXBUFSTATUS1[1]</td><td>out</td><td>CELL[1].OUT_BEL[10]</td></tr>

<tr><td>TXGEARBOXREADY1</td><td>out</td><td>CELL[0].OUT_BEL[0]</td></tr>

<tr><td>TXKERR1[0]</td><td>out</td><td>CELL[1].OUT_BEL[7]</td></tr>

<tr><td>TXKERR1[1]</td><td>out</td><td>CELL[2].OUT_BEL[15]</td></tr>

<tr><td>TXKERR1[2]</td><td>out</td><td>CELL[1].OUT_BEL[14]</td></tr>

<tr><td>TXKERR1[3]</td><td>out</td><td>CELL[2].OUT_BEL[10]</td></tr>

<tr><td>TXOUTCLK1</td><td>out</td><td>CELL[9].OUT_BEL[2], CELL[10].MGT_ROW_O[4]</td></tr>

<tr><td>TXRUNDISP1[0]</td><td>out</td><td>CELL[1].OUT_BEL[11]</td></tr>

<tr><td>TXRUNDISP1[1]</td><td>out</td><td>CELL[2].OUT_BEL[5]</td></tr>

<tr><td>TXRUNDISP1[2]</td><td>out</td><td>CELL[1].OUT_BEL[18]</td></tr>

<tr><td>TXRUNDISP1[3]</td><td>out</td><td>CELL[3].OUT_BEL[21]</td></tr>

<tr><td>SCANOUTPCS0</td><td>out</td><td>CELL[12].OUT_BEL[10]</td></tr>

<tr><td>SCANOUTPCS1</td><td>out</td><td>CELL[7].OUT_BEL[7]</td></tr>

<tr><td>SCANOUTPCSCOMMON</td><td>out</td><td>CELL[8].OUT_BEL[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX bel GTX_DUAL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>GTX_DUAL</th></tr>

</thead>

<tbody>
<tr><td>DRP[0] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][0]"><a href="#virtex5-GTX-bit-MAIN[5][31][0]">MAIN[5][31][0]</a></td></tr>

<tr><td>DRP[0] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][1]"><a href="#virtex5-GTX-bit-MAIN[5][30][0]">MAIN[5][30][0]</a></td></tr>

<tr><td>DRP[0] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][2]"><a href="#virtex5-GTX-bit-MAIN[5][30][1]">MAIN[5][30][1]</a></td></tr>

<tr><td>DRP[0] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][3]"><a href="#virtex5-GTX-bit-MAIN[5][31][1]">MAIN[5][31][1]</a></td></tr>

<tr><td>DRP[0] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][4]"><a href="#virtex5-GTX-bit-MAIN[5][31][2]">MAIN[5][31][2]</a></td></tr>

<tr><td>DRP[0] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][5]"><a href="#virtex5-GTX-bit-MAIN[5][30][2]">MAIN[5][30][2]</a></td></tr>

<tr><td>DRP[0] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][6]"><a href="#virtex5-GTX-bit-MAIN[5][30][3]">MAIN[5][30][3]</a></td></tr>

<tr><td>DRP[0] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][7]"><a href="#virtex5-GTX-bit-MAIN[5][31][3]">MAIN[5][31][3]</a></td></tr>

<tr><td>DRP[0] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][8]"><a href="#virtex5-GTX-bit-MAIN[5][31][4]">MAIN[5][31][4]</a></td></tr>

<tr><td>DRP[0] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][9]"><a href="#virtex5-GTX-bit-MAIN[5][30][4]">MAIN[5][30][4]</a></td></tr>

<tr><td>DRP[0] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][10]"><a href="#virtex5-GTX-bit-MAIN[5][30][5]">MAIN[5][30][5]</a></td></tr>

<tr><td>DRP[0] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][11]"><a href="#virtex5-GTX-bit-MAIN[5][31][5]">MAIN[5][31][5]</a></td></tr>

<tr><td>DRP[0] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][12]"><a href="#virtex5-GTX-bit-MAIN[5][31][6]">MAIN[5][31][6]</a></td></tr>

<tr><td>DRP[0] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][13]"><a href="#virtex5-GTX-bit-MAIN[5][30][6]">MAIN[5][30][6]</a></td></tr>

<tr><td>DRP[0] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][14]"><a href="#virtex5-GTX-bit-MAIN[5][30][7]">MAIN[5][30][7]</a></td></tr>

<tr><td>DRP[0] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[0][15]"><a href="#virtex5-GTX-bit-MAIN[5][31][7]">MAIN[5][31][7]</a></td></tr>

<tr><td>DRP[1] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][0]"><a href="#virtex5-GTX-bit-MAIN[5][31][8]">MAIN[5][31][8]</a></td></tr>

<tr><td>DRP[1] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][1]"><a href="#virtex5-GTX-bit-MAIN[5][30][8]">MAIN[5][30][8]</a></td></tr>

<tr><td>DRP[1] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][2]"><a href="#virtex5-GTX-bit-MAIN[5][30][9]">MAIN[5][30][9]</a></td></tr>

<tr><td>DRP[1] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][3]"><a href="#virtex5-GTX-bit-MAIN[5][31][9]">MAIN[5][31][9]</a></td></tr>

<tr><td>DRP[1] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][4]"><a href="#virtex5-GTX-bit-MAIN[5][31][10]">MAIN[5][31][10]</a></td></tr>

<tr><td>DRP[1] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][5]"><a href="#virtex5-GTX-bit-MAIN[5][30][10]">MAIN[5][30][10]</a></td></tr>

<tr><td>DRP[1] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][6]"><a href="#virtex5-GTX-bit-MAIN[5][30][11]">MAIN[5][30][11]</a></td></tr>

<tr><td>DRP[1] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][7]"><a href="#virtex5-GTX-bit-MAIN[5][31][11]">MAIN[5][31][11]</a></td></tr>

<tr><td>DRP[1] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][8]"><a href="#virtex5-GTX-bit-MAIN[5][31][12]">MAIN[5][31][12]</a></td></tr>

<tr><td>DRP[1] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][9]"><a href="#virtex5-GTX-bit-MAIN[5][30][12]">MAIN[5][30][12]</a></td></tr>

<tr><td>DRP[1] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][10]"><a href="#virtex5-GTX-bit-MAIN[5][30][13]">MAIN[5][30][13]</a></td></tr>

<tr><td>DRP[1] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][11]"><a href="#virtex5-GTX-bit-MAIN[5][31][13]">MAIN[5][31][13]</a></td></tr>

<tr><td>DRP[1] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][12]"><a href="#virtex5-GTX-bit-MAIN[5][31][14]">MAIN[5][31][14]</a></td></tr>

<tr><td>DRP[1] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][13]"><a href="#virtex5-GTX-bit-MAIN[5][30][14]">MAIN[5][30][14]</a></td></tr>

<tr><td>DRP[1] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][14]"><a href="#virtex5-GTX-bit-MAIN[5][30][15]">MAIN[5][30][15]</a></td></tr>

<tr><td>DRP[1] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[1][15]"><a href="#virtex5-GTX-bit-MAIN[5][31][15]">MAIN[5][31][15]</a></td></tr>

<tr><td>DRP[2] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][0]"><a href="#virtex5-GTX-bit-MAIN[5][31][16]">MAIN[5][31][16]</a></td></tr>

<tr><td>DRP[2] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][1]"><a href="#virtex5-GTX-bit-MAIN[5][30][16]">MAIN[5][30][16]</a></td></tr>

<tr><td>DRP[2] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][2]"><a href="#virtex5-GTX-bit-MAIN[5][30][17]">MAIN[5][30][17]</a></td></tr>

<tr><td>DRP[2] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][3]"><a href="#virtex5-GTX-bit-MAIN[5][31][17]">MAIN[5][31][17]</a></td></tr>

<tr><td>DRP[2] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][4]"><a href="#virtex5-GTX-bit-MAIN[5][31][18]">MAIN[5][31][18]</a></td></tr>

<tr><td>DRP[2] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][5]"><a href="#virtex5-GTX-bit-MAIN[5][30][18]">MAIN[5][30][18]</a></td></tr>

<tr><td>DRP[2] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][6]"><a href="#virtex5-GTX-bit-MAIN[5][30][19]">MAIN[5][30][19]</a></td></tr>

<tr><td>DRP[2] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][7]"><a href="#virtex5-GTX-bit-MAIN[5][31][19]">MAIN[5][31][19]</a></td></tr>

<tr><td>DRP[2] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][8]"><a href="#virtex5-GTX-bit-MAIN[5][31][20]">MAIN[5][31][20]</a></td></tr>

<tr><td>DRP[2] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][9]"><a href="#virtex5-GTX-bit-MAIN[5][30][20]">MAIN[5][30][20]</a></td></tr>

<tr><td>DRP[2] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][10]"><a href="#virtex5-GTX-bit-MAIN[5][30][21]">MAIN[5][30][21]</a></td></tr>

<tr><td>DRP[2] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][11]"><a href="#virtex5-GTX-bit-MAIN[5][31][21]">MAIN[5][31][21]</a></td></tr>

<tr><td>DRP[2] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][12]"><a href="#virtex5-GTX-bit-MAIN[5][31][22]">MAIN[5][31][22]</a></td></tr>

<tr><td>DRP[2] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][13]"><a href="#virtex5-GTX-bit-MAIN[5][30][22]">MAIN[5][30][22]</a></td></tr>

<tr><td>DRP[2] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][14]"><a href="#virtex5-GTX-bit-MAIN[5][30][23]">MAIN[5][30][23]</a></td></tr>

<tr><td>DRP[2] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[2][15]"><a href="#virtex5-GTX-bit-MAIN[5][31][23]">MAIN[5][31][23]</a></td></tr>

<tr><td>DRP[3] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][0]"><a href="#virtex5-GTX-bit-MAIN[5][31][24]">MAIN[5][31][24]</a></td></tr>

<tr><td>DRP[3] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][1]"><a href="#virtex5-GTX-bit-MAIN[5][30][24]">MAIN[5][30][24]</a></td></tr>

<tr><td>DRP[3] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][2]"><a href="#virtex5-GTX-bit-MAIN[5][30][25]">MAIN[5][30][25]</a></td></tr>

<tr><td>DRP[3] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][3]"><a href="#virtex5-GTX-bit-MAIN[5][31][25]">MAIN[5][31][25]</a></td></tr>

<tr><td>DRP[3] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][4]"><a href="#virtex5-GTX-bit-MAIN[5][31][26]">MAIN[5][31][26]</a></td></tr>

<tr><td>DRP[3] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][5]"><a href="#virtex5-GTX-bit-MAIN[5][30][26]">MAIN[5][30][26]</a></td></tr>

<tr><td>DRP[3] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][6]"><a href="#virtex5-GTX-bit-MAIN[5][30][27]">MAIN[5][30][27]</a></td></tr>

<tr><td>DRP[3] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][7]"><a href="#virtex5-GTX-bit-MAIN[5][31][27]">MAIN[5][31][27]</a></td></tr>

<tr><td>DRP[3] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][8]"><a href="#virtex5-GTX-bit-MAIN[5][31][28]">MAIN[5][31][28]</a></td></tr>

<tr><td>DRP[3] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][9]"><a href="#virtex5-GTX-bit-MAIN[5][30][28]">MAIN[5][30][28]</a></td></tr>

<tr><td>DRP[3] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][10]"><a href="#virtex5-GTX-bit-MAIN[5][30][29]">MAIN[5][30][29]</a></td></tr>

<tr><td>DRP[3] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][11]"><a href="#virtex5-GTX-bit-MAIN[5][31][29]">MAIN[5][31][29]</a></td></tr>

<tr><td>DRP[3] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][12]"><a href="#virtex5-GTX-bit-MAIN[5][31][30]">MAIN[5][31][30]</a></td></tr>

<tr><td>DRP[3] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][13]"><a href="#virtex5-GTX-bit-MAIN[5][30][30]">MAIN[5][30][30]</a></td></tr>

<tr><td>DRP[3] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][14]"><a href="#virtex5-GTX-bit-MAIN[5][30][31]">MAIN[5][30][31]</a></td></tr>

<tr><td>DRP[3] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[3][15]"><a href="#virtex5-GTX-bit-MAIN[5][31][31]">MAIN[5][31][31]</a></td></tr>

<tr><td>DRP[4] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][0]"><a href="#virtex5-GTX-bit-MAIN[5][31][32]">MAIN[5][31][32]</a></td></tr>

<tr><td>DRP[4] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][1]"><a href="#virtex5-GTX-bit-MAIN[5][30][32]">MAIN[5][30][32]</a></td></tr>

<tr><td>DRP[4] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][2]"><a href="#virtex5-GTX-bit-MAIN[5][30][33]">MAIN[5][30][33]</a></td></tr>

<tr><td>DRP[4] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][3]"><a href="#virtex5-GTX-bit-MAIN[5][31][33]">MAIN[5][31][33]</a></td></tr>

<tr><td>DRP[4] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][4]"><a href="#virtex5-GTX-bit-MAIN[5][31][34]">MAIN[5][31][34]</a></td></tr>

<tr><td>DRP[4] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][5]"><a href="#virtex5-GTX-bit-MAIN[5][30][34]">MAIN[5][30][34]</a></td></tr>

<tr><td>DRP[4] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][6]"><a href="#virtex5-GTX-bit-MAIN[5][30][35]">MAIN[5][30][35]</a></td></tr>

<tr><td>DRP[4] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][7]"><a href="#virtex5-GTX-bit-MAIN[5][31][35]">MAIN[5][31][35]</a></td></tr>

<tr><td>DRP[4] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][8]"><a href="#virtex5-GTX-bit-MAIN[5][31][36]">MAIN[5][31][36]</a></td></tr>

<tr><td>DRP[4] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][9]"><a href="#virtex5-GTX-bit-MAIN[5][30][36]">MAIN[5][30][36]</a></td></tr>

<tr><td>DRP[4] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][10]"><a href="#virtex5-GTX-bit-MAIN[5][30][37]">MAIN[5][30][37]</a></td></tr>

<tr><td>DRP[4] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][11]"><a href="#virtex5-GTX-bit-MAIN[5][31][37]">MAIN[5][31][37]</a></td></tr>

<tr><td>DRP[4] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][12]"><a href="#virtex5-GTX-bit-MAIN[5][31][38]">MAIN[5][31][38]</a></td></tr>

<tr><td>DRP[4] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][13]"><a href="#virtex5-GTX-bit-MAIN[5][30][38]">MAIN[5][30][38]</a></td></tr>

<tr><td>DRP[4] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][14]"><a href="#virtex5-GTX-bit-MAIN[5][30][39]">MAIN[5][30][39]</a></td></tr>

<tr><td>DRP[4] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[4][15]"><a href="#virtex5-GTX-bit-MAIN[5][31][39]">MAIN[5][31][39]</a></td></tr>

<tr><td>DRP[5] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][0]"><a href="#virtex5-GTX-bit-MAIN[5][31][40]">MAIN[5][31][40]</a></td></tr>

<tr><td>DRP[5] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][1]"><a href="#virtex5-GTX-bit-MAIN[5][30][40]">MAIN[5][30][40]</a></td></tr>

<tr><td>DRP[5] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][2]"><a href="#virtex5-GTX-bit-MAIN[5][30][41]">MAIN[5][30][41]</a></td></tr>

<tr><td>DRP[5] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][3]"><a href="#virtex5-GTX-bit-MAIN[5][31][41]">MAIN[5][31][41]</a></td></tr>

<tr><td>DRP[5] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][4]"><a href="#virtex5-GTX-bit-MAIN[5][31][42]">MAIN[5][31][42]</a></td></tr>

<tr><td>DRP[5] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][5]"><a href="#virtex5-GTX-bit-MAIN[5][30][42]">MAIN[5][30][42]</a></td></tr>

<tr><td>DRP[5] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][6]"><a href="#virtex5-GTX-bit-MAIN[5][30][43]">MAIN[5][30][43]</a></td></tr>

<tr><td>DRP[5] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][7]"><a href="#virtex5-GTX-bit-MAIN[5][31][43]">MAIN[5][31][43]</a></td></tr>

<tr><td>DRP[5] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][8]"><a href="#virtex5-GTX-bit-MAIN[5][31][44]">MAIN[5][31][44]</a></td></tr>

<tr><td>DRP[5] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][9]"><a href="#virtex5-GTX-bit-MAIN[5][30][44]">MAIN[5][30][44]</a></td></tr>

<tr><td>DRP[5] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][10]"><a href="#virtex5-GTX-bit-MAIN[5][30][45]">MAIN[5][30][45]</a></td></tr>

<tr><td>DRP[5] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][11]"><a href="#virtex5-GTX-bit-MAIN[5][31][45]">MAIN[5][31][45]</a></td></tr>

<tr><td>DRP[5] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][12]"><a href="#virtex5-GTX-bit-MAIN[5][31][46]">MAIN[5][31][46]</a></td></tr>

<tr><td>DRP[5] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][13]"><a href="#virtex5-GTX-bit-MAIN[5][30][46]">MAIN[5][30][46]</a></td></tr>

<tr><td>DRP[5] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][14]"><a href="#virtex5-GTX-bit-MAIN[5][30][47]">MAIN[5][30][47]</a></td></tr>

<tr><td>DRP[5] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[5][15]"><a href="#virtex5-GTX-bit-MAIN[5][31][47]">MAIN[5][31][47]</a></td></tr>

<tr><td>DRP[6] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][0]"><a href="#virtex5-GTX-bit-MAIN[5][31][48]">MAIN[5][31][48]</a></td></tr>

<tr><td>DRP[6] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][1]"><a href="#virtex5-GTX-bit-MAIN[5][30][48]">MAIN[5][30][48]</a></td></tr>

<tr><td>DRP[6] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][2]"><a href="#virtex5-GTX-bit-MAIN[5][30][49]">MAIN[5][30][49]</a></td></tr>

<tr><td>DRP[6] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][3]"><a href="#virtex5-GTX-bit-MAIN[5][31][49]">MAIN[5][31][49]</a></td></tr>

<tr><td>DRP[6] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][4]"><a href="#virtex5-GTX-bit-MAIN[5][31][50]">MAIN[5][31][50]</a></td></tr>

<tr><td>DRP[6] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][5]"><a href="#virtex5-GTX-bit-MAIN[5][30][50]">MAIN[5][30][50]</a></td></tr>

<tr><td>DRP[6] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][6]"><a href="#virtex5-GTX-bit-MAIN[5][30][51]">MAIN[5][30][51]</a></td></tr>

<tr><td>DRP[6] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][7]"><a href="#virtex5-GTX-bit-MAIN[5][31][51]">MAIN[5][31][51]</a></td></tr>

<tr><td>DRP[6] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][8]"><a href="#virtex5-GTX-bit-MAIN[5][31][52]">MAIN[5][31][52]</a></td></tr>

<tr><td>DRP[6] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][9]"><a href="#virtex5-GTX-bit-MAIN[5][30][52]">MAIN[5][30][52]</a></td></tr>

<tr><td>DRP[6] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][10]"><a href="#virtex5-GTX-bit-MAIN[5][30][53]">MAIN[5][30][53]</a></td></tr>

<tr><td>DRP[6] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][11]"><a href="#virtex5-GTX-bit-MAIN[5][31][53]">MAIN[5][31][53]</a></td></tr>

<tr><td>DRP[6] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][12]"><a href="#virtex5-GTX-bit-MAIN[5][31][54]">MAIN[5][31][54]</a></td></tr>

<tr><td>DRP[6] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][13]"><a href="#virtex5-GTX-bit-MAIN[5][30][54]">MAIN[5][30][54]</a></td></tr>

<tr><td>DRP[6] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][14]"><a href="#virtex5-GTX-bit-MAIN[5][30][55]">MAIN[5][30][55]</a></td></tr>

<tr><td>DRP[6] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[6][15]"><a href="#virtex5-GTX-bit-MAIN[5][31][55]">MAIN[5][31][55]</a></td></tr>

<tr><td>DRP[7] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][0]"><a href="#virtex5-GTX-bit-MAIN[5][31][56]">MAIN[5][31][56]</a></td></tr>

<tr><td>DRP[7] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][1]"><a href="#virtex5-GTX-bit-MAIN[5][30][56]">MAIN[5][30][56]</a></td></tr>

<tr><td>DRP[7] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][2]"><a href="#virtex5-GTX-bit-MAIN[5][30][57]">MAIN[5][30][57]</a></td></tr>

<tr><td>DRP[7] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][3]"><a href="#virtex5-GTX-bit-MAIN[5][31][57]">MAIN[5][31][57]</a></td></tr>

<tr><td>DRP[7] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][4]"><a href="#virtex5-GTX-bit-MAIN[5][31][58]">MAIN[5][31][58]</a></td></tr>

<tr><td>DRP[7] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][5]"><a href="#virtex5-GTX-bit-MAIN[5][30][58]">MAIN[5][30][58]</a></td></tr>

<tr><td>DRP[7] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][6]"><a href="#virtex5-GTX-bit-MAIN[5][30][59]">MAIN[5][30][59]</a></td></tr>

<tr><td>DRP[7] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][7]"><a href="#virtex5-GTX-bit-MAIN[5][31][59]">MAIN[5][31][59]</a></td></tr>

<tr><td>DRP[7] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][8]"><a href="#virtex5-GTX-bit-MAIN[5][31][60]">MAIN[5][31][60]</a></td></tr>

<tr><td>DRP[7] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][9]"><a href="#virtex5-GTX-bit-MAIN[5][30][60]">MAIN[5][30][60]</a></td></tr>

<tr><td>DRP[7] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][10]"><a href="#virtex5-GTX-bit-MAIN[5][30][61]">MAIN[5][30][61]</a></td></tr>

<tr><td>DRP[7] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][11]"><a href="#virtex5-GTX-bit-MAIN[5][31][61]">MAIN[5][31][61]</a></td></tr>

<tr><td>DRP[7] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][12]"><a href="#virtex5-GTX-bit-MAIN[5][31][62]">MAIN[5][31][62]</a></td></tr>

<tr><td>DRP[7] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][13]"><a href="#virtex5-GTX-bit-MAIN[5][30][62]">MAIN[5][30][62]</a></td></tr>

<tr><td>DRP[7] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][14]"><a href="#virtex5-GTX-bit-MAIN[5][30][63]">MAIN[5][30][63]</a></td></tr>

<tr><td>DRP[7] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[7][15]"><a href="#virtex5-GTX-bit-MAIN[5][31][63]">MAIN[5][31][63]</a></td></tr>

<tr><td>DRP[8] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][0]"><a href="#virtex5-GTX-bit-MAIN[6][31][0]">MAIN[6][31][0]</a></td></tr>

<tr><td>DRP[8] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][1]"><a href="#virtex5-GTX-bit-MAIN[6][30][0]">MAIN[6][30][0]</a></td></tr>

<tr><td>DRP[8] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][2]"><a href="#virtex5-GTX-bit-MAIN[6][30][1]">MAIN[6][30][1]</a></td></tr>

<tr><td>DRP[8] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][3]"><a href="#virtex5-GTX-bit-MAIN[6][31][1]">MAIN[6][31][1]</a></td></tr>

<tr><td>DRP[8] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][4]"><a href="#virtex5-GTX-bit-MAIN[6][31][2]">MAIN[6][31][2]</a></td></tr>

<tr><td>DRP[8] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][5]"><a href="#virtex5-GTX-bit-MAIN[6][30][2]">MAIN[6][30][2]</a></td></tr>

<tr><td>DRP[8] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][6]"><a href="#virtex5-GTX-bit-MAIN[6][30][3]">MAIN[6][30][3]</a></td></tr>

<tr><td>DRP[8] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][7]"><a href="#virtex5-GTX-bit-MAIN[6][31][3]">MAIN[6][31][3]</a></td></tr>

<tr><td>DRP[8] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][8]"><a href="#virtex5-GTX-bit-MAIN[6][31][4]">MAIN[6][31][4]</a></td></tr>

<tr><td>DRP[8] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][9]"><a href="#virtex5-GTX-bit-MAIN[6][30][4]">MAIN[6][30][4]</a></td></tr>

<tr><td>DRP[8] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][10]"><a href="#virtex5-GTX-bit-MAIN[6][30][5]">MAIN[6][30][5]</a></td></tr>

<tr><td>DRP[8] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][11]"><a href="#virtex5-GTX-bit-MAIN[6][31][5]">MAIN[6][31][5]</a></td></tr>

<tr><td>DRP[8] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][12]"><a href="#virtex5-GTX-bit-MAIN[6][31][6]">MAIN[6][31][6]</a></td></tr>

<tr><td>DRP[8] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][13]"><a href="#virtex5-GTX-bit-MAIN[6][30][6]">MAIN[6][30][6]</a></td></tr>

<tr><td>DRP[8] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][14]"><a href="#virtex5-GTX-bit-MAIN[6][30][7]">MAIN[6][30][7]</a></td></tr>

<tr><td>DRP[8] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[8][15]"><a href="#virtex5-GTX-bit-MAIN[6][31][7]">MAIN[6][31][7]</a></td></tr>

<tr><td>DRP[9] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][0]"><a href="#virtex5-GTX-bit-MAIN[6][31][8]">MAIN[6][31][8]</a></td></tr>

<tr><td>DRP[9] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][1]"><a href="#virtex5-GTX-bit-MAIN[6][30][8]">MAIN[6][30][8]</a></td></tr>

<tr><td>DRP[9] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][2]"><a href="#virtex5-GTX-bit-MAIN[6][30][9]">MAIN[6][30][9]</a></td></tr>

<tr><td>DRP[9] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][3]"><a href="#virtex5-GTX-bit-MAIN[6][31][9]">MAIN[6][31][9]</a></td></tr>

<tr><td>DRP[9] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][4]"><a href="#virtex5-GTX-bit-MAIN[6][31][10]">MAIN[6][31][10]</a></td></tr>

<tr><td>DRP[9] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][5]"><a href="#virtex5-GTX-bit-MAIN[6][30][10]">MAIN[6][30][10]</a></td></tr>

<tr><td>DRP[9] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][6]"><a href="#virtex5-GTX-bit-MAIN[6][30][11]">MAIN[6][30][11]</a></td></tr>

<tr><td>DRP[9] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][7]"><a href="#virtex5-GTX-bit-MAIN[6][31][11]">MAIN[6][31][11]</a></td></tr>

<tr><td>DRP[9] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][8]"><a href="#virtex5-GTX-bit-MAIN[6][31][12]">MAIN[6][31][12]</a></td></tr>

<tr><td>DRP[9] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][9]"><a href="#virtex5-GTX-bit-MAIN[6][30][12]">MAIN[6][30][12]</a></td></tr>

<tr><td>DRP[9] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][10]"><a href="#virtex5-GTX-bit-MAIN[6][30][13]">MAIN[6][30][13]</a></td></tr>

<tr><td>DRP[9] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][11]"><a href="#virtex5-GTX-bit-MAIN[6][31][13]">MAIN[6][31][13]</a></td></tr>

<tr><td>DRP[9] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][12]"><a href="#virtex5-GTX-bit-MAIN[6][31][14]">MAIN[6][31][14]</a></td></tr>

<tr><td>DRP[9] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][13]"><a href="#virtex5-GTX-bit-MAIN[6][30][14]">MAIN[6][30][14]</a></td></tr>

<tr><td>DRP[9] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][14]"><a href="#virtex5-GTX-bit-MAIN[6][30][15]">MAIN[6][30][15]</a></td></tr>

<tr><td>DRP[9] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[9][15]"><a href="#virtex5-GTX-bit-MAIN[6][31][15]">MAIN[6][31][15]</a></td></tr>

<tr><td>DRP[10] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][0]"><a href="#virtex5-GTX-bit-MAIN[6][31][16]">MAIN[6][31][16]</a></td></tr>

<tr><td>DRP[10] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][1]"><a href="#virtex5-GTX-bit-MAIN[6][30][16]">MAIN[6][30][16]</a></td></tr>

<tr><td>DRP[10] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][2]"><a href="#virtex5-GTX-bit-MAIN[6][30][17]">MAIN[6][30][17]</a></td></tr>

<tr><td>DRP[10] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][3]"><a href="#virtex5-GTX-bit-MAIN[6][31][17]">MAIN[6][31][17]</a></td></tr>

<tr><td>DRP[10] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][4]"><a href="#virtex5-GTX-bit-MAIN[6][31][18]">MAIN[6][31][18]</a></td></tr>

<tr><td>DRP[10] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][5]"><a href="#virtex5-GTX-bit-MAIN[6][30][18]">MAIN[6][30][18]</a></td></tr>

<tr><td>DRP[10] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][6]"><a href="#virtex5-GTX-bit-MAIN[6][30][19]">MAIN[6][30][19]</a></td></tr>

<tr><td>DRP[10] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][7]"><a href="#virtex5-GTX-bit-MAIN[6][31][19]">MAIN[6][31][19]</a></td></tr>

<tr><td>DRP[10] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][8]"><a href="#virtex5-GTX-bit-MAIN[6][31][20]">MAIN[6][31][20]</a></td></tr>

<tr><td>DRP[10] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][9]"><a href="#virtex5-GTX-bit-MAIN[6][30][20]">MAIN[6][30][20]</a></td></tr>

<tr><td>DRP[10] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][10]"><a href="#virtex5-GTX-bit-MAIN[6][30][21]">MAIN[6][30][21]</a></td></tr>

<tr><td>DRP[10] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][11]"><a href="#virtex5-GTX-bit-MAIN[6][31][21]">MAIN[6][31][21]</a></td></tr>

<tr><td>DRP[10] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][12]"><a href="#virtex5-GTX-bit-MAIN[6][31][22]">MAIN[6][31][22]</a></td></tr>

<tr><td>DRP[10] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][13]"><a href="#virtex5-GTX-bit-MAIN[6][30][22]">MAIN[6][30][22]</a></td></tr>

<tr><td>DRP[10] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][14]"><a href="#virtex5-GTX-bit-MAIN[6][30][23]">MAIN[6][30][23]</a></td></tr>

<tr><td>DRP[10] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[10][15]"><a href="#virtex5-GTX-bit-MAIN[6][31][23]">MAIN[6][31][23]</a></td></tr>

<tr><td>DRP[11] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][0]"><a href="#virtex5-GTX-bit-MAIN[6][31][24]">MAIN[6][31][24]</a></td></tr>

<tr><td>DRP[11] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][1]"><a href="#virtex5-GTX-bit-MAIN[6][30][24]">MAIN[6][30][24]</a></td></tr>

<tr><td>DRP[11] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][2]"><a href="#virtex5-GTX-bit-MAIN[6][30][25]">MAIN[6][30][25]</a></td></tr>

<tr><td>DRP[11] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][3]"><a href="#virtex5-GTX-bit-MAIN[6][31][25]">MAIN[6][31][25]</a></td></tr>

<tr><td>DRP[11] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][4]"><a href="#virtex5-GTX-bit-MAIN[6][31][26]">MAIN[6][31][26]</a></td></tr>

<tr><td>DRP[11] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][5]"><a href="#virtex5-GTX-bit-MAIN[6][30][26]">MAIN[6][30][26]</a></td></tr>

<tr><td>DRP[11] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][6]"><a href="#virtex5-GTX-bit-MAIN[6][30][27]">MAIN[6][30][27]</a></td></tr>

<tr><td>DRP[11] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][7]"><a href="#virtex5-GTX-bit-MAIN[6][31][27]">MAIN[6][31][27]</a></td></tr>

<tr><td>DRP[11] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][8]"><a href="#virtex5-GTX-bit-MAIN[6][31][28]">MAIN[6][31][28]</a></td></tr>

<tr><td>DRP[11] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][9]"><a href="#virtex5-GTX-bit-MAIN[6][30][28]">MAIN[6][30][28]</a></td></tr>

<tr><td>DRP[11] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][10]"><a href="#virtex5-GTX-bit-MAIN[6][30][29]">MAIN[6][30][29]</a></td></tr>

<tr><td>DRP[11] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][11]"><a href="#virtex5-GTX-bit-MAIN[6][31][29]">MAIN[6][31][29]</a></td></tr>

<tr><td>DRP[11] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][12]"><a href="#virtex5-GTX-bit-MAIN[6][31][30]">MAIN[6][31][30]</a></td></tr>

<tr><td>DRP[11] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][13]"><a href="#virtex5-GTX-bit-MAIN[6][30][30]">MAIN[6][30][30]</a></td></tr>

<tr><td>DRP[11] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][14]"><a href="#virtex5-GTX-bit-MAIN[6][30][31]">MAIN[6][30][31]</a></td></tr>

<tr><td>DRP[11] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[11][15]"><a href="#virtex5-GTX-bit-MAIN[6][31][31]">MAIN[6][31][31]</a></td></tr>

<tr><td>DRP[12] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][0]"><a href="#virtex5-GTX-bit-MAIN[6][31][32]">MAIN[6][31][32]</a></td></tr>

<tr><td>DRP[12] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][1]"><a href="#virtex5-GTX-bit-MAIN[6][30][32]">MAIN[6][30][32]</a></td></tr>

<tr><td>DRP[12] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][2]"><a href="#virtex5-GTX-bit-MAIN[6][30][33]">MAIN[6][30][33]</a></td></tr>

<tr><td>DRP[12] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][3]"><a href="#virtex5-GTX-bit-MAIN[6][31][33]">MAIN[6][31][33]</a></td></tr>

<tr><td>DRP[12] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][4]"><a href="#virtex5-GTX-bit-MAIN[6][31][34]">MAIN[6][31][34]</a></td></tr>

<tr><td>DRP[12] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][5]"><a href="#virtex5-GTX-bit-MAIN[6][30][34]">MAIN[6][30][34]</a></td></tr>

<tr><td>DRP[12] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][6]"><a href="#virtex5-GTX-bit-MAIN[6][30][35]">MAIN[6][30][35]</a></td></tr>

<tr><td>DRP[12] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][7]"><a href="#virtex5-GTX-bit-MAIN[6][31][35]">MAIN[6][31][35]</a></td></tr>

<tr><td>DRP[12] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][8]"><a href="#virtex5-GTX-bit-MAIN[6][31][36]">MAIN[6][31][36]</a></td></tr>

<tr><td>DRP[12] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][9]"><a href="#virtex5-GTX-bit-MAIN[6][30][36]">MAIN[6][30][36]</a></td></tr>

<tr><td>DRP[12] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][10]"><a href="#virtex5-GTX-bit-MAIN[6][30][37]">MAIN[6][30][37]</a></td></tr>

<tr><td>DRP[12] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][11]"><a href="#virtex5-GTX-bit-MAIN[6][31][37]">MAIN[6][31][37]</a></td></tr>

<tr><td>DRP[12] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][12]"><a href="#virtex5-GTX-bit-MAIN[6][31][38]">MAIN[6][31][38]</a></td></tr>

<tr><td>DRP[12] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][13]"><a href="#virtex5-GTX-bit-MAIN[6][30][38]">MAIN[6][30][38]</a></td></tr>

<tr><td>DRP[12] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][14]"><a href="#virtex5-GTX-bit-MAIN[6][30][39]">MAIN[6][30][39]</a></td></tr>

<tr><td>DRP[12] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[12][15]"><a href="#virtex5-GTX-bit-MAIN[6][31][39]">MAIN[6][31][39]</a></td></tr>

<tr><td>DRP[13] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][0]"><a href="#virtex5-GTX-bit-MAIN[6][31][40]">MAIN[6][31][40]</a></td></tr>

<tr><td>DRP[13] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][1]"><a href="#virtex5-GTX-bit-MAIN[6][30][40]">MAIN[6][30][40]</a></td></tr>

<tr><td>DRP[13] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][2]"><a href="#virtex5-GTX-bit-MAIN[6][30][41]">MAIN[6][30][41]</a></td></tr>

<tr><td>DRP[13] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][3]"><a href="#virtex5-GTX-bit-MAIN[6][31][41]">MAIN[6][31][41]</a></td></tr>

<tr><td>DRP[13] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][4]"><a href="#virtex5-GTX-bit-MAIN[6][31][42]">MAIN[6][31][42]</a></td></tr>

<tr><td>DRP[13] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][5]"><a href="#virtex5-GTX-bit-MAIN[6][30][42]">MAIN[6][30][42]</a></td></tr>

<tr><td>DRP[13] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][6]"><a href="#virtex5-GTX-bit-MAIN[6][30][43]">MAIN[6][30][43]</a></td></tr>

<tr><td>DRP[13] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][7]"><a href="#virtex5-GTX-bit-MAIN[6][31][43]">MAIN[6][31][43]</a></td></tr>

<tr><td>DRP[13] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][8]"><a href="#virtex5-GTX-bit-MAIN[6][31][44]">MAIN[6][31][44]</a></td></tr>

<tr><td>DRP[13] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][9]"><a href="#virtex5-GTX-bit-MAIN[6][30][44]">MAIN[6][30][44]</a></td></tr>

<tr><td>DRP[13] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][10]"><a href="#virtex5-GTX-bit-MAIN[6][30][45]">MAIN[6][30][45]</a></td></tr>

<tr><td>DRP[13] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][11]"><a href="#virtex5-GTX-bit-MAIN[6][31][45]">MAIN[6][31][45]</a></td></tr>

<tr><td>DRP[13] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][12]"><a href="#virtex5-GTX-bit-MAIN[6][31][46]">MAIN[6][31][46]</a></td></tr>

<tr><td>DRP[13] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][13]"><a href="#virtex5-GTX-bit-MAIN[6][30][46]">MAIN[6][30][46]</a></td></tr>

<tr><td>DRP[13] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][14]"><a href="#virtex5-GTX-bit-MAIN[6][30][47]">MAIN[6][30][47]</a></td></tr>

<tr><td>DRP[13] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[13][15]"><a href="#virtex5-GTX-bit-MAIN[6][31][47]">MAIN[6][31][47]</a></td></tr>

<tr><td>DRP[14] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][0]"><a href="#virtex5-GTX-bit-MAIN[6][31][48]">MAIN[6][31][48]</a></td></tr>

<tr><td>DRP[14] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][1]"><a href="#virtex5-GTX-bit-MAIN[6][30][48]">MAIN[6][30][48]</a></td></tr>

<tr><td>DRP[14] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][2]"><a href="#virtex5-GTX-bit-MAIN[6][30][49]">MAIN[6][30][49]</a></td></tr>

<tr><td>DRP[14] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][3]"><a href="#virtex5-GTX-bit-MAIN[6][31][49]">MAIN[6][31][49]</a></td></tr>

<tr><td>DRP[14] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][4]"><a href="#virtex5-GTX-bit-MAIN[6][31][50]">MAIN[6][31][50]</a></td></tr>

<tr><td>DRP[14] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][5]"><a href="#virtex5-GTX-bit-MAIN[6][30][50]">MAIN[6][30][50]</a></td></tr>

<tr><td>DRP[14] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][6]"><a href="#virtex5-GTX-bit-MAIN[6][30][51]">MAIN[6][30][51]</a></td></tr>

<tr><td>DRP[14] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][7]"><a href="#virtex5-GTX-bit-MAIN[6][31][51]">MAIN[6][31][51]</a></td></tr>

<tr><td>DRP[14] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][8]"><a href="#virtex5-GTX-bit-MAIN[6][31][52]">MAIN[6][31][52]</a></td></tr>

<tr><td>DRP[14] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][9]"><a href="#virtex5-GTX-bit-MAIN[6][30][52]">MAIN[6][30][52]</a></td></tr>

<tr><td>DRP[14] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][10]"><a href="#virtex5-GTX-bit-MAIN[6][30][53]">MAIN[6][30][53]</a></td></tr>

<tr><td>DRP[14] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][11]"><a href="#virtex5-GTX-bit-MAIN[6][31][53]">MAIN[6][31][53]</a></td></tr>

<tr><td>DRP[14] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][12]"><a href="#virtex5-GTX-bit-MAIN[6][31][54]">MAIN[6][31][54]</a></td></tr>

<tr><td>DRP[14] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][13]"><a href="#virtex5-GTX-bit-MAIN[6][30][54]">MAIN[6][30][54]</a></td></tr>

<tr><td>DRP[14] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][14]"><a href="#virtex5-GTX-bit-MAIN[6][30][55]">MAIN[6][30][55]</a></td></tr>

<tr><td>DRP[14] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[14][15]"><a href="#virtex5-GTX-bit-MAIN[6][31][55]">MAIN[6][31][55]</a></td></tr>

<tr><td>DRP[15] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][0]"><a href="#virtex5-GTX-bit-MAIN[6][31][56]">MAIN[6][31][56]</a></td></tr>

<tr><td>DRP[15] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][1]"><a href="#virtex5-GTX-bit-MAIN[6][30][56]">MAIN[6][30][56]</a></td></tr>

<tr><td>DRP[15] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][2]"><a href="#virtex5-GTX-bit-MAIN[6][30][57]">MAIN[6][30][57]</a></td></tr>

<tr><td>DRP[15] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][3]"><a href="#virtex5-GTX-bit-MAIN[6][31][57]">MAIN[6][31][57]</a></td></tr>

<tr><td>DRP[15] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][4]"><a href="#virtex5-GTX-bit-MAIN[6][31][58]">MAIN[6][31][58]</a></td></tr>

<tr><td>DRP[15] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][5]"><a href="#virtex5-GTX-bit-MAIN[6][30][58]">MAIN[6][30][58]</a></td></tr>

<tr><td>DRP[15] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][6]"><a href="#virtex5-GTX-bit-MAIN[6][30][59]">MAIN[6][30][59]</a></td></tr>

<tr><td>DRP[15] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][7]"><a href="#virtex5-GTX-bit-MAIN[6][31][59]">MAIN[6][31][59]</a></td></tr>

<tr><td>DRP[15] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][8]"><a href="#virtex5-GTX-bit-MAIN[6][31][60]">MAIN[6][31][60]</a></td></tr>

<tr><td>DRP[15] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][9]"><a href="#virtex5-GTX-bit-MAIN[6][30][60]">MAIN[6][30][60]</a></td></tr>

<tr><td>DRP[15] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][10]"><a href="#virtex5-GTX-bit-MAIN[6][30][61]">MAIN[6][30][61]</a></td></tr>

<tr><td>DRP[15] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][11]"><a href="#virtex5-GTX-bit-MAIN[6][31][61]">MAIN[6][31][61]</a></td></tr>

<tr><td>DRP[15] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][12]"><a href="#virtex5-GTX-bit-MAIN[6][31][62]">MAIN[6][31][62]</a></td></tr>

<tr><td>DRP[15] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][13]"><a href="#virtex5-GTX-bit-MAIN[6][30][62]">MAIN[6][30][62]</a></td></tr>

<tr><td>DRP[15] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][14]"><a href="#virtex5-GTX-bit-MAIN[6][30][63]">MAIN[6][30][63]</a></td></tr>

<tr><td>DRP[15] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[15][15]"><a href="#virtex5-GTX-bit-MAIN[6][31][63]">MAIN[6][31][63]</a></td></tr>

<tr><td>DRP[16] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][0]"><a href="#virtex5-GTX-bit-MAIN[7][31][0]">MAIN[7][31][0]</a></td></tr>

<tr><td>DRP[16] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][1]"><a href="#virtex5-GTX-bit-MAIN[7][30][0]">MAIN[7][30][0]</a></td></tr>

<tr><td>DRP[16] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][2]"><a href="#virtex5-GTX-bit-MAIN[7][30][1]">MAIN[7][30][1]</a></td></tr>

<tr><td>DRP[16] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][3]"><a href="#virtex5-GTX-bit-MAIN[7][31][1]">MAIN[7][31][1]</a></td></tr>

<tr><td>DRP[16] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][4]"><a href="#virtex5-GTX-bit-MAIN[7][31][2]">MAIN[7][31][2]</a></td></tr>

<tr><td>DRP[16] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][5]"><a href="#virtex5-GTX-bit-MAIN[7][30][2]">MAIN[7][30][2]</a></td></tr>

<tr><td>DRP[16] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][6]"><a href="#virtex5-GTX-bit-MAIN[7][30][3]">MAIN[7][30][3]</a></td></tr>

<tr><td>DRP[16] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][7]"><a href="#virtex5-GTX-bit-MAIN[7][31][3]">MAIN[7][31][3]</a></td></tr>

<tr><td>DRP[16] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][8]"><a href="#virtex5-GTX-bit-MAIN[7][31][4]">MAIN[7][31][4]</a></td></tr>

<tr><td>DRP[16] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][9]"><a href="#virtex5-GTX-bit-MAIN[7][30][4]">MAIN[7][30][4]</a></td></tr>

<tr><td>DRP[16] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][10]"><a href="#virtex5-GTX-bit-MAIN[7][30][5]">MAIN[7][30][5]</a></td></tr>

<tr><td>DRP[16] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][11]"><a href="#virtex5-GTX-bit-MAIN[7][31][5]">MAIN[7][31][5]</a></td></tr>

<tr><td>DRP[16] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][12]"><a href="#virtex5-GTX-bit-MAIN[7][31][6]">MAIN[7][31][6]</a></td></tr>

<tr><td>DRP[16] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][13]"><a href="#virtex5-GTX-bit-MAIN[7][30][6]">MAIN[7][30][6]</a></td></tr>

<tr><td>DRP[16] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][14]"><a href="#virtex5-GTX-bit-MAIN[7][30][7]">MAIN[7][30][7]</a></td></tr>

<tr><td>DRP[16] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[16][15]"><a href="#virtex5-GTX-bit-MAIN[7][31][7]">MAIN[7][31][7]</a></td></tr>

<tr><td>DRP[17] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][0]"><a href="#virtex5-GTX-bit-MAIN[7][31][8]">MAIN[7][31][8]</a></td></tr>

<tr><td>DRP[17] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][1]"><a href="#virtex5-GTX-bit-MAIN[7][30][8]">MAIN[7][30][8]</a></td></tr>

<tr><td>DRP[17] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][2]"><a href="#virtex5-GTX-bit-MAIN[7][30][9]">MAIN[7][30][9]</a></td></tr>

<tr><td>DRP[17] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][3]"><a href="#virtex5-GTX-bit-MAIN[7][31][9]">MAIN[7][31][9]</a></td></tr>

<tr><td>DRP[17] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][4]"><a href="#virtex5-GTX-bit-MAIN[7][31][10]">MAIN[7][31][10]</a></td></tr>

<tr><td>DRP[17] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][5]"><a href="#virtex5-GTX-bit-MAIN[7][30][10]">MAIN[7][30][10]</a></td></tr>

<tr><td>DRP[17] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][6]"><a href="#virtex5-GTX-bit-MAIN[7][30][11]">MAIN[7][30][11]</a></td></tr>

<tr><td>DRP[17] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][7]"><a href="#virtex5-GTX-bit-MAIN[7][31][11]">MAIN[7][31][11]</a></td></tr>

<tr><td>DRP[17] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][8]"><a href="#virtex5-GTX-bit-MAIN[7][31][12]">MAIN[7][31][12]</a></td></tr>

<tr><td>DRP[17] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][9]"><a href="#virtex5-GTX-bit-MAIN[7][30][12]">MAIN[7][30][12]</a></td></tr>

<tr><td>DRP[17] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][10]"><a href="#virtex5-GTX-bit-MAIN[7][30][13]">MAIN[7][30][13]</a></td></tr>

<tr><td>DRP[17] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][11]"><a href="#virtex5-GTX-bit-MAIN[7][31][13]">MAIN[7][31][13]</a></td></tr>

<tr><td>DRP[17] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][12]"><a href="#virtex5-GTX-bit-MAIN[7][31][14]">MAIN[7][31][14]</a></td></tr>

<tr><td>DRP[17] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][13]"><a href="#virtex5-GTX-bit-MAIN[7][30][14]">MAIN[7][30][14]</a></td></tr>

<tr><td>DRP[17] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][14]"><a href="#virtex5-GTX-bit-MAIN[7][30][15]">MAIN[7][30][15]</a></td></tr>

<tr><td>DRP[17] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[17][15]"><a href="#virtex5-GTX-bit-MAIN[7][31][15]">MAIN[7][31][15]</a></td></tr>

<tr><td>DRP[18] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][0]"><a href="#virtex5-GTX-bit-MAIN[7][31][16]">MAIN[7][31][16]</a></td></tr>

<tr><td>DRP[18] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][1]"><a href="#virtex5-GTX-bit-MAIN[7][30][16]">MAIN[7][30][16]</a></td></tr>

<tr><td>DRP[18] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][2]"><a href="#virtex5-GTX-bit-MAIN[7][30][17]">MAIN[7][30][17]</a></td></tr>

<tr><td>DRP[18] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][3]"><a href="#virtex5-GTX-bit-MAIN[7][31][17]">MAIN[7][31][17]</a></td></tr>

<tr><td>DRP[18] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][4]"><a href="#virtex5-GTX-bit-MAIN[7][31][18]">MAIN[7][31][18]</a></td></tr>

<tr><td>DRP[18] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][5]"><a href="#virtex5-GTX-bit-MAIN[7][30][18]">MAIN[7][30][18]</a></td></tr>

<tr><td>DRP[18] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][6]"><a href="#virtex5-GTX-bit-MAIN[7][30][19]">MAIN[7][30][19]</a></td></tr>

<tr><td>DRP[18] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][7]"><a href="#virtex5-GTX-bit-MAIN[7][31][19]">MAIN[7][31][19]</a></td></tr>

<tr><td>DRP[18] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][8]"><a href="#virtex5-GTX-bit-MAIN[7][31][20]">MAIN[7][31][20]</a></td></tr>

<tr><td>DRP[18] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][9]"><a href="#virtex5-GTX-bit-MAIN[7][30][20]">MAIN[7][30][20]</a></td></tr>

<tr><td>DRP[18] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][10]"><a href="#virtex5-GTX-bit-MAIN[7][30][21]">MAIN[7][30][21]</a></td></tr>

<tr><td>DRP[18] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][11]"><a href="#virtex5-GTX-bit-MAIN[7][31][21]">MAIN[7][31][21]</a></td></tr>

<tr><td>DRP[18] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][12]"><a href="#virtex5-GTX-bit-MAIN[7][31][22]">MAIN[7][31][22]</a></td></tr>

<tr><td>DRP[18] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][13]"><a href="#virtex5-GTX-bit-MAIN[7][30][22]">MAIN[7][30][22]</a></td></tr>

<tr><td>DRP[18] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][14]"><a href="#virtex5-GTX-bit-MAIN[7][30][23]">MAIN[7][30][23]</a></td></tr>

<tr><td>DRP[18] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[18][15]"><a href="#virtex5-GTX-bit-MAIN[7][31][23]">MAIN[7][31][23]</a></td></tr>

<tr><td>DRP[19] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][0]"><a href="#virtex5-GTX-bit-MAIN[7][31][24]">MAIN[7][31][24]</a></td></tr>

<tr><td>DRP[19] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][1]"><a href="#virtex5-GTX-bit-MAIN[7][30][24]">MAIN[7][30][24]</a></td></tr>

<tr><td>DRP[19] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][2]"><a href="#virtex5-GTX-bit-MAIN[7][30][25]">MAIN[7][30][25]</a></td></tr>

<tr><td>DRP[19] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][3]"><a href="#virtex5-GTX-bit-MAIN[7][31][25]">MAIN[7][31][25]</a></td></tr>

<tr><td>DRP[19] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][4]"><a href="#virtex5-GTX-bit-MAIN[7][31][26]">MAIN[7][31][26]</a></td></tr>

<tr><td>DRP[19] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][5]"><a href="#virtex5-GTX-bit-MAIN[7][30][26]">MAIN[7][30][26]</a></td></tr>

<tr><td>DRP[19] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][6]"><a href="#virtex5-GTX-bit-MAIN[7][30][27]">MAIN[7][30][27]</a></td></tr>

<tr><td>DRP[19] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][7]"><a href="#virtex5-GTX-bit-MAIN[7][31][27]">MAIN[7][31][27]</a></td></tr>

<tr><td>DRP[19] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][8]"><a href="#virtex5-GTX-bit-MAIN[7][31][28]">MAIN[7][31][28]</a></td></tr>

<tr><td>DRP[19] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][9]"><a href="#virtex5-GTX-bit-MAIN[7][30][28]">MAIN[7][30][28]</a></td></tr>

<tr><td>DRP[19] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][10]"><a href="#virtex5-GTX-bit-MAIN[7][30][29]">MAIN[7][30][29]</a></td></tr>

<tr><td>DRP[19] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][11]"><a href="#virtex5-GTX-bit-MAIN[7][31][29]">MAIN[7][31][29]</a></td></tr>

<tr><td>DRP[19] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][12]"><a href="#virtex5-GTX-bit-MAIN[7][31][30]">MAIN[7][31][30]</a></td></tr>

<tr><td>DRP[19] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][13]"><a href="#virtex5-GTX-bit-MAIN[7][30][30]">MAIN[7][30][30]</a></td></tr>

<tr><td>DRP[19] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][14]"><a href="#virtex5-GTX-bit-MAIN[7][30][31]">MAIN[7][30][31]</a></td></tr>

<tr><td>DRP[19] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[19][15]"><a href="#virtex5-GTX-bit-MAIN[7][31][31]">MAIN[7][31][31]</a></td></tr>

<tr><td>DRP[20] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][0]"><a href="#virtex5-GTX-bit-MAIN[7][31][32]">MAIN[7][31][32]</a></td></tr>

<tr><td>DRP[20] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][1]"><a href="#virtex5-GTX-bit-MAIN[7][30][32]">MAIN[7][30][32]</a></td></tr>

<tr><td>DRP[20] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][2]"><a href="#virtex5-GTX-bit-MAIN[7][30][33]">MAIN[7][30][33]</a></td></tr>

<tr><td>DRP[20] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][3]"><a href="#virtex5-GTX-bit-MAIN[7][31][33]">MAIN[7][31][33]</a></td></tr>

<tr><td>DRP[20] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][4]"><a href="#virtex5-GTX-bit-MAIN[7][31][34]">MAIN[7][31][34]</a></td></tr>

<tr><td>DRP[20] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][5]"><a href="#virtex5-GTX-bit-MAIN[7][30][34]">MAIN[7][30][34]</a></td></tr>

<tr><td>DRP[20] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][6]"><a href="#virtex5-GTX-bit-MAIN[7][30][35]">MAIN[7][30][35]</a></td></tr>

<tr><td>DRP[20] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][7]"><a href="#virtex5-GTX-bit-MAIN[7][31][35]">MAIN[7][31][35]</a></td></tr>

<tr><td>DRP[20] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][8]"><a href="#virtex5-GTX-bit-MAIN[7][31][36]">MAIN[7][31][36]</a></td></tr>

<tr><td>DRP[20] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][9]"><a href="#virtex5-GTX-bit-MAIN[7][30][36]">MAIN[7][30][36]</a></td></tr>

<tr><td>DRP[20] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][10]"><a href="#virtex5-GTX-bit-MAIN[7][30][37]">MAIN[7][30][37]</a></td></tr>

<tr><td>DRP[20] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][11]"><a href="#virtex5-GTX-bit-MAIN[7][31][37]">MAIN[7][31][37]</a></td></tr>

<tr><td>DRP[20] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][12]"><a href="#virtex5-GTX-bit-MAIN[7][31][38]">MAIN[7][31][38]</a></td></tr>

<tr><td>DRP[20] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][13]"><a href="#virtex5-GTX-bit-MAIN[7][30][38]">MAIN[7][30][38]</a></td></tr>

<tr><td>DRP[20] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][14]"><a href="#virtex5-GTX-bit-MAIN[7][30][39]">MAIN[7][30][39]</a></td></tr>

<tr><td>DRP[20] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[20][15]"><a href="#virtex5-GTX-bit-MAIN[7][31][39]">MAIN[7][31][39]</a></td></tr>

<tr><td>DRP[21] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][0]"><a href="#virtex5-GTX-bit-MAIN[7][31][40]">MAIN[7][31][40]</a></td></tr>

<tr><td>DRP[21] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][1]"><a href="#virtex5-GTX-bit-MAIN[7][30][40]">MAIN[7][30][40]</a></td></tr>

<tr><td>DRP[21] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][2]"><a href="#virtex5-GTX-bit-MAIN[7][30][41]">MAIN[7][30][41]</a></td></tr>

<tr><td>DRP[21] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][3]"><a href="#virtex5-GTX-bit-MAIN[7][31][41]">MAIN[7][31][41]</a></td></tr>

<tr><td>DRP[21] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][4]"><a href="#virtex5-GTX-bit-MAIN[7][31][42]">MAIN[7][31][42]</a></td></tr>

<tr><td>DRP[21] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][5]"><a href="#virtex5-GTX-bit-MAIN[7][30][42]">MAIN[7][30][42]</a></td></tr>

<tr><td>DRP[21] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][6]"><a href="#virtex5-GTX-bit-MAIN[7][30][43]">MAIN[7][30][43]</a></td></tr>

<tr><td>DRP[21] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][7]"><a href="#virtex5-GTX-bit-MAIN[7][31][43]">MAIN[7][31][43]</a></td></tr>

<tr><td>DRP[21] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][8]"><a href="#virtex5-GTX-bit-MAIN[7][31][44]">MAIN[7][31][44]</a></td></tr>

<tr><td>DRP[21] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][9]"><a href="#virtex5-GTX-bit-MAIN[7][30][44]">MAIN[7][30][44]</a></td></tr>

<tr><td>DRP[21] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][10]"><a href="#virtex5-GTX-bit-MAIN[7][30][45]">MAIN[7][30][45]</a></td></tr>

<tr><td>DRP[21] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][11]"><a href="#virtex5-GTX-bit-MAIN[7][31][45]">MAIN[7][31][45]</a></td></tr>

<tr><td>DRP[21] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][12]"><a href="#virtex5-GTX-bit-MAIN[7][31][46]">MAIN[7][31][46]</a></td></tr>

<tr><td>DRP[21] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][13]"><a href="#virtex5-GTX-bit-MAIN[7][30][46]">MAIN[7][30][46]</a></td></tr>

<tr><td>DRP[21] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][14]"><a href="#virtex5-GTX-bit-MAIN[7][30][47]">MAIN[7][30][47]</a></td></tr>

<tr><td>DRP[21] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[21][15]"><a href="#virtex5-GTX-bit-MAIN[7][31][47]">MAIN[7][31][47]</a></td></tr>

<tr><td>DRP[22] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][0]"><a href="#virtex5-GTX-bit-MAIN[7][31][48]">MAIN[7][31][48]</a></td></tr>

<tr><td>DRP[22] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][1]"><a href="#virtex5-GTX-bit-MAIN[7][30][48]">MAIN[7][30][48]</a></td></tr>

<tr><td>DRP[22] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][2]"><a href="#virtex5-GTX-bit-MAIN[7][30][49]">MAIN[7][30][49]</a></td></tr>

<tr><td>DRP[22] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][3]"><a href="#virtex5-GTX-bit-MAIN[7][31][49]">MAIN[7][31][49]</a></td></tr>

<tr><td>DRP[22] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][4]"><a href="#virtex5-GTX-bit-MAIN[7][31][50]">MAIN[7][31][50]</a></td></tr>

<tr><td>DRP[22] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][5]"><a href="#virtex5-GTX-bit-MAIN[7][30][50]">MAIN[7][30][50]</a></td></tr>

<tr><td>DRP[22] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][6]"><a href="#virtex5-GTX-bit-MAIN[7][30][51]">MAIN[7][30][51]</a></td></tr>

<tr><td>DRP[22] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][7]"><a href="#virtex5-GTX-bit-MAIN[7][31][51]">MAIN[7][31][51]</a></td></tr>

<tr><td>DRP[22] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][8]"><a href="#virtex5-GTX-bit-MAIN[7][31][52]">MAIN[7][31][52]</a></td></tr>

<tr><td>DRP[22] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][9]"><a href="#virtex5-GTX-bit-MAIN[7][30][52]">MAIN[7][30][52]</a></td></tr>

<tr><td>DRP[22] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][10]"><a href="#virtex5-GTX-bit-MAIN[7][30][53]">MAIN[7][30][53]</a></td></tr>

<tr><td>DRP[22] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][11]"><a href="#virtex5-GTX-bit-MAIN[7][31][53]">MAIN[7][31][53]</a></td></tr>

<tr><td>DRP[22] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][12]"><a href="#virtex5-GTX-bit-MAIN[7][31][54]">MAIN[7][31][54]</a></td></tr>

<tr><td>DRP[22] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][13]"><a href="#virtex5-GTX-bit-MAIN[7][30][54]">MAIN[7][30][54]</a></td></tr>

<tr><td>DRP[22] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][14]"><a href="#virtex5-GTX-bit-MAIN[7][30][55]">MAIN[7][30][55]</a></td></tr>

<tr><td>DRP[22] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[22][15]"><a href="#virtex5-GTX-bit-MAIN[7][31][55]">MAIN[7][31][55]</a></td></tr>

<tr><td>DRP[23] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][0]"><a href="#virtex5-GTX-bit-MAIN[7][31][56]">MAIN[7][31][56]</a></td></tr>

<tr><td>DRP[23] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][1]"><a href="#virtex5-GTX-bit-MAIN[7][30][56]">MAIN[7][30][56]</a></td></tr>

<tr><td>DRP[23] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][2]"><a href="#virtex5-GTX-bit-MAIN[7][30][57]">MAIN[7][30][57]</a></td></tr>

<tr><td>DRP[23] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][3]"><a href="#virtex5-GTX-bit-MAIN[7][31][57]">MAIN[7][31][57]</a></td></tr>

<tr><td>DRP[23] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][4]"><a href="#virtex5-GTX-bit-MAIN[7][31][58]">MAIN[7][31][58]</a></td></tr>

<tr><td>DRP[23] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][5]"><a href="#virtex5-GTX-bit-MAIN[7][30][58]">MAIN[7][30][58]</a></td></tr>

<tr><td>DRP[23] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][6]"><a href="#virtex5-GTX-bit-MAIN[7][30][59]">MAIN[7][30][59]</a></td></tr>

<tr><td>DRP[23] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][7]"><a href="#virtex5-GTX-bit-MAIN[7][31][59]">MAIN[7][31][59]</a></td></tr>

<tr><td>DRP[23] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][8]"><a href="#virtex5-GTX-bit-MAIN[7][31][60]">MAIN[7][31][60]</a></td></tr>

<tr><td>DRP[23] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][9]"><a href="#virtex5-GTX-bit-MAIN[7][30][60]">MAIN[7][30][60]</a></td></tr>

<tr><td>DRP[23] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][10]"><a href="#virtex5-GTX-bit-MAIN[7][30][61]">MAIN[7][30][61]</a></td></tr>

<tr><td>DRP[23] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][11]"><a href="#virtex5-GTX-bit-MAIN[7][31][61]">MAIN[7][31][61]</a></td></tr>

<tr><td>DRP[23] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][12]"><a href="#virtex5-GTX-bit-MAIN[7][31][62]">MAIN[7][31][62]</a></td></tr>

<tr><td>DRP[23] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][13]"><a href="#virtex5-GTX-bit-MAIN[7][30][62]">MAIN[7][30][62]</a></td></tr>

<tr><td>DRP[23] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][14]"><a href="#virtex5-GTX-bit-MAIN[7][30][63]">MAIN[7][30][63]</a></td></tr>

<tr><td>DRP[23] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[23][15]"><a href="#virtex5-GTX-bit-MAIN[7][31][63]">MAIN[7][31][63]</a></td></tr>

<tr><td>DRP[24] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][0]"><a href="#virtex5-GTX-bit-MAIN[8][31][0]">MAIN[8][31][0]</a></td></tr>

<tr><td>DRP[24] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][1]"><a href="#virtex5-GTX-bit-MAIN[8][30][0]">MAIN[8][30][0]</a></td></tr>

<tr><td>DRP[24] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][2]"><a href="#virtex5-GTX-bit-MAIN[8][30][1]">MAIN[8][30][1]</a></td></tr>

<tr><td>DRP[24] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][3]"><a href="#virtex5-GTX-bit-MAIN[8][31][1]">MAIN[8][31][1]</a></td></tr>

<tr><td>DRP[24] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][4]"><a href="#virtex5-GTX-bit-MAIN[8][31][2]">MAIN[8][31][2]</a></td></tr>

<tr><td>DRP[24] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][5]"><a href="#virtex5-GTX-bit-MAIN[8][30][2]">MAIN[8][30][2]</a></td></tr>

<tr><td>DRP[24] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][6]"><a href="#virtex5-GTX-bit-MAIN[8][30][3]">MAIN[8][30][3]</a></td></tr>

<tr><td>DRP[24] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][7]"><a href="#virtex5-GTX-bit-MAIN[8][31][3]">MAIN[8][31][3]</a></td></tr>

<tr><td>DRP[24] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][8]"><a href="#virtex5-GTX-bit-MAIN[8][31][4]">MAIN[8][31][4]</a></td></tr>

<tr><td>DRP[24] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][9]"><a href="#virtex5-GTX-bit-MAIN[8][30][4]">MAIN[8][30][4]</a></td></tr>

<tr><td>DRP[24] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][10]"><a href="#virtex5-GTX-bit-MAIN[8][30][5]">MAIN[8][30][5]</a></td></tr>

<tr><td>DRP[24] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][11]"><a href="#virtex5-GTX-bit-MAIN[8][31][5]">MAIN[8][31][5]</a></td></tr>

<tr><td>DRP[24] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][12]"><a href="#virtex5-GTX-bit-MAIN[8][31][6]">MAIN[8][31][6]</a></td></tr>

<tr><td>DRP[24] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][13]"><a href="#virtex5-GTX-bit-MAIN[8][30][6]">MAIN[8][30][6]</a></td></tr>

<tr><td>DRP[24] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][14]"><a href="#virtex5-GTX-bit-MAIN[8][30][7]">MAIN[8][30][7]</a></td></tr>

<tr><td>DRP[24] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[24][15]"><a href="#virtex5-GTX-bit-MAIN[8][31][7]">MAIN[8][31][7]</a></td></tr>

<tr><td>DRP[25] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][0]"><a href="#virtex5-GTX-bit-MAIN[8][31][8]">MAIN[8][31][8]</a></td></tr>

<tr><td>DRP[25] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][1]"><a href="#virtex5-GTX-bit-MAIN[8][30][8]">MAIN[8][30][8]</a></td></tr>

<tr><td>DRP[25] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][2]"><a href="#virtex5-GTX-bit-MAIN[8][30][9]">MAIN[8][30][9]</a></td></tr>

<tr><td>DRP[25] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][3]"><a href="#virtex5-GTX-bit-MAIN[8][31][9]">MAIN[8][31][9]</a></td></tr>

<tr><td>DRP[25] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][4]"><a href="#virtex5-GTX-bit-MAIN[8][31][10]">MAIN[8][31][10]</a></td></tr>

<tr><td>DRP[25] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][5]"><a href="#virtex5-GTX-bit-MAIN[8][30][10]">MAIN[8][30][10]</a></td></tr>

<tr><td>DRP[25] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][6]"><a href="#virtex5-GTX-bit-MAIN[8][30][11]">MAIN[8][30][11]</a></td></tr>

<tr><td>DRP[25] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][7]"><a href="#virtex5-GTX-bit-MAIN[8][31][11]">MAIN[8][31][11]</a></td></tr>

<tr><td>DRP[25] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][8]"><a href="#virtex5-GTX-bit-MAIN[8][31][12]">MAIN[8][31][12]</a></td></tr>

<tr><td>DRP[25] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][9]"><a href="#virtex5-GTX-bit-MAIN[8][30][12]">MAIN[8][30][12]</a></td></tr>

<tr><td>DRP[25] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][10]"><a href="#virtex5-GTX-bit-MAIN[8][30][13]">MAIN[8][30][13]</a></td></tr>

<tr><td>DRP[25] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][11]"><a href="#virtex5-GTX-bit-MAIN[8][31][13]">MAIN[8][31][13]</a></td></tr>

<tr><td>DRP[25] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][12]"><a href="#virtex5-GTX-bit-MAIN[8][31][14]">MAIN[8][31][14]</a></td></tr>

<tr><td>DRP[25] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][13]"><a href="#virtex5-GTX-bit-MAIN[8][30][14]">MAIN[8][30][14]</a></td></tr>

<tr><td>DRP[25] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][14]"><a href="#virtex5-GTX-bit-MAIN[8][30][15]">MAIN[8][30][15]</a></td></tr>

<tr><td>DRP[25] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[25][15]"><a href="#virtex5-GTX-bit-MAIN[8][31][15]">MAIN[8][31][15]</a></td></tr>

<tr><td>DRP[26] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][0]"><a href="#virtex5-GTX-bit-MAIN[8][31][16]">MAIN[8][31][16]</a></td></tr>

<tr><td>DRP[26] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][1]"><a href="#virtex5-GTX-bit-MAIN[8][30][16]">MAIN[8][30][16]</a></td></tr>

<tr><td>DRP[26] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][2]"><a href="#virtex5-GTX-bit-MAIN[8][30][17]">MAIN[8][30][17]</a></td></tr>

<tr><td>DRP[26] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][3]"><a href="#virtex5-GTX-bit-MAIN[8][31][17]">MAIN[8][31][17]</a></td></tr>

<tr><td>DRP[26] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][4]"><a href="#virtex5-GTX-bit-MAIN[8][31][18]">MAIN[8][31][18]</a></td></tr>

<tr><td>DRP[26] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][5]"><a href="#virtex5-GTX-bit-MAIN[8][30][18]">MAIN[8][30][18]</a></td></tr>

<tr><td>DRP[26] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][6]"><a href="#virtex5-GTX-bit-MAIN[8][30][19]">MAIN[8][30][19]</a></td></tr>

<tr><td>DRP[26] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][7]"><a href="#virtex5-GTX-bit-MAIN[8][31][19]">MAIN[8][31][19]</a></td></tr>

<tr><td>DRP[26] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][8]"><a href="#virtex5-GTX-bit-MAIN[8][31][20]">MAIN[8][31][20]</a></td></tr>

<tr><td>DRP[26] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][9]"><a href="#virtex5-GTX-bit-MAIN[8][30][20]">MAIN[8][30][20]</a></td></tr>

<tr><td>DRP[26] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][10]"><a href="#virtex5-GTX-bit-MAIN[8][30][21]">MAIN[8][30][21]</a></td></tr>

<tr><td>DRP[26] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][11]"><a href="#virtex5-GTX-bit-MAIN[8][31][21]">MAIN[8][31][21]</a></td></tr>

<tr><td>DRP[26] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][12]"><a href="#virtex5-GTX-bit-MAIN[8][31][22]">MAIN[8][31][22]</a></td></tr>

<tr><td>DRP[26] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][13]"><a href="#virtex5-GTX-bit-MAIN[8][30][22]">MAIN[8][30][22]</a></td></tr>

<tr><td>DRP[26] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][14]"><a href="#virtex5-GTX-bit-MAIN[8][30][23]">MAIN[8][30][23]</a></td></tr>

<tr><td>DRP[26] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[26][15]"><a href="#virtex5-GTX-bit-MAIN[8][31][23]">MAIN[8][31][23]</a></td></tr>

<tr><td>DRP[27] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][0]"><a href="#virtex5-GTX-bit-MAIN[8][31][24]">MAIN[8][31][24]</a></td></tr>

<tr><td>DRP[27] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][1]"><a href="#virtex5-GTX-bit-MAIN[8][30][24]">MAIN[8][30][24]</a></td></tr>

<tr><td>DRP[27] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][2]"><a href="#virtex5-GTX-bit-MAIN[8][30][25]">MAIN[8][30][25]</a></td></tr>

<tr><td>DRP[27] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][3]"><a href="#virtex5-GTX-bit-MAIN[8][31][25]">MAIN[8][31][25]</a></td></tr>

<tr><td>DRP[27] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][4]"><a href="#virtex5-GTX-bit-MAIN[8][31][26]">MAIN[8][31][26]</a></td></tr>

<tr><td>DRP[27] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][5]"><a href="#virtex5-GTX-bit-MAIN[8][30][26]">MAIN[8][30][26]</a></td></tr>

<tr><td>DRP[27] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][6]"><a href="#virtex5-GTX-bit-MAIN[8][30][27]">MAIN[8][30][27]</a></td></tr>

<tr><td>DRP[27] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][7]"><a href="#virtex5-GTX-bit-MAIN[8][31][27]">MAIN[8][31][27]</a></td></tr>

<tr><td>DRP[27] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][8]"><a href="#virtex5-GTX-bit-MAIN[8][31][28]">MAIN[8][31][28]</a></td></tr>

<tr><td>DRP[27] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][9]"><a href="#virtex5-GTX-bit-MAIN[8][30][28]">MAIN[8][30][28]</a></td></tr>

<tr><td>DRP[27] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][10]"><a href="#virtex5-GTX-bit-MAIN[8][30][29]">MAIN[8][30][29]</a></td></tr>

<tr><td>DRP[27] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][11]"><a href="#virtex5-GTX-bit-MAIN[8][31][29]">MAIN[8][31][29]</a></td></tr>

<tr><td>DRP[27] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][12]"><a href="#virtex5-GTX-bit-MAIN[8][31][30]">MAIN[8][31][30]</a></td></tr>

<tr><td>DRP[27] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][13]"><a href="#virtex5-GTX-bit-MAIN[8][30][30]">MAIN[8][30][30]</a></td></tr>

<tr><td>DRP[27] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][14]"><a href="#virtex5-GTX-bit-MAIN[8][30][31]">MAIN[8][30][31]</a></td></tr>

<tr><td>DRP[27] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[27][15]"><a href="#virtex5-GTX-bit-MAIN[8][31][31]">MAIN[8][31][31]</a></td></tr>

<tr><td>DRP[28] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][0]"><a href="#virtex5-GTX-bit-MAIN[8][31][32]">MAIN[8][31][32]</a></td></tr>

<tr><td>DRP[28] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][1]"><a href="#virtex5-GTX-bit-MAIN[8][30][32]">MAIN[8][30][32]</a></td></tr>

<tr><td>DRP[28] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][2]"><a href="#virtex5-GTX-bit-MAIN[8][30][33]">MAIN[8][30][33]</a></td></tr>

<tr><td>DRP[28] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][3]"><a href="#virtex5-GTX-bit-MAIN[8][31][33]">MAIN[8][31][33]</a></td></tr>

<tr><td>DRP[28] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][4]"><a href="#virtex5-GTX-bit-MAIN[8][31][34]">MAIN[8][31][34]</a></td></tr>

<tr><td>DRP[28] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][5]"><a href="#virtex5-GTX-bit-MAIN[8][30][34]">MAIN[8][30][34]</a></td></tr>

<tr><td>DRP[28] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][6]"><a href="#virtex5-GTX-bit-MAIN[8][30][35]">MAIN[8][30][35]</a></td></tr>

<tr><td>DRP[28] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][7]"><a href="#virtex5-GTX-bit-MAIN[8][31][35]">MAIN[8][31][35]</a></td></tr>

<tr><td>DRP[28] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][8]"><a href="#virtex5-GTX-bit-MAIN[8][31][36]">MAIN[8][31][36]</a></td></tr>

<tr><td>DRP[28] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][9]"><a href="#virtex5-GTX-bit-MAIN[8][30][36]">MAIN[8][30][36]</a></td></tr>

<tr><td>DRP[28] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][10]"><a href="#virtex5-GTX-bit-MAIN[8][30][37]">MAIN[8][30][37]</a></td></tr>

<tr><td>DRP[28] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][11]"><a href="#virtex5-GTX-bit-MAIN[8][31][37]">MAIN[8][31][37]</a></td></tr>

<tr><td>DRP[28] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][12]"><a href="#virtex5-GTX-bit-MAIN[8][31][38]">MAIN[8][31][38]</a></td></tr>

<tr><td>DRP[28] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][13]"><a href="#virtex5-GTX-bit-MAIN[8][30][38]">MAIN[8][30][38]</a></td></tr>

<tr><td>DRP[28] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][14]"><a href="#virtex5-GTX-bit-MAIN[8][30][39]">MAIN[8][30][39]</a></td></tr>

<tr><td>DRP[28] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[28][15]"><a href="#virtex5-GTX-bit-MAIN[8][31][39]">MAIN[8][31][39]</a></td></tr>

<tr><td>DRP[29] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][0]"><a href="#virtex5-GTX-bit-MAIN[8][31][40]">MAIN[8][31][40]</a></td></tr>

<tr><td>DRP[29] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][1]"><a href="#virtex5-GTX-bit-MAIN[8][30][40]">MAIN[8][30][40]</a></td></tr>

<tr><td>DRP[29] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][2]"><a href="#virtex5-GTX-bit-MAIN[8][30][41]">MAIN[8][30][41]</a></td></tr>

<tr><td>DRP[29] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][3]"><a href="#virtex5-GTX-bit-MAIN[8][31][41]">MAIN[8][31][41]</a></td></tr>

<tr><td>DRP[29] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][4]"><a href="#virtex5-GTX-bit-MAIN[8][31][42]">MAIN[8][31][42]</a></td></tr>

<tr><td>DRP[29] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][5]"><a href="#virtex5-GTX-bit-MAIN[8][30][42]">MAIN[8][30][42]</a></td></tr>

<tr><td>DRP[29] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][6]"><a href="#virtex5-GTX-bit-MAIN[8][30][43]">MAIN[8][30][43]</a></td></tr>

<tr><td>DRP[29] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][7]"><a href="#virtex5-GTX-bit-MAIN[8][31][43]">MAIN[8][31][43]</a></td></tr>

<tr><td>DRP[29] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][8]"><a href="#virtex5-GTX-bit-MAIN[8][31][44]">MAIN[8][31][44]</a></td></tr>

<tr><td>DRP[29] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][9]"><a href="#virtex5-GTX-bit-MAIN[8][30][44]">MAIN[8][30][44]</a></td></tr>

<tr><td>DRP[29] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][10]"><a href="#virtex5-GTX-bit-MAIN[8][30][45]">MAIN[8][30][45]</a></td></tr>

<tr><td>DRP[29] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][11]"><a href="#virtex5-GTX-bit-MAIN[8][31][45]">MAIN[8][31][45]</a></td></tr>

<tr><td>DRP[29] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][12]"><a href="#virtex5-GTX-bit-MAIN[8][31][46]">MAIN[8][31][46]</a></td></tr>

<tr><td>DRP[29] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][13]"><a href="#virtex5-GTX-bit-MAIN[8][30][46]">MAIN[8][30][46]</a></td></tr>

<tr><td>DRP[29] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][14]"><a href="#virtex5-GTX-bit-MAIN[8][30][47]">MAIN[8][30][47]</a></td></tr>

<tr><td>DRP[29] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[29][15]"><a href="#virtex5-GTX-bit-MAIN[8][31][47]">MAIN[8][31][47]</a></td></tr>

<tr><td>DRP[30] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][0]"><a href="#virtex5-GTX-bit-MAIN[8][31][48]">MAIN[8][31][48]</a></td></tr>

<tr><td>DRP[30] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][1]"><a href="#virtex5-GTX-bit-MAIN[8][30][48]">MAIN[8][30][48]</a></td></tr>

<tr><td>DRP[30] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][2]"><a href="#virtex5-GTX-bit-MAIN[8][30][49]">MAIN[8][30][49]</a></td></tr>

<tr><td>DRP[30] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][3]"><a href="#virtex5-GTX-bit-MAIN[8][31][49]">MAIN[8][31][49]</a></td></tr>

<tr><td>DRP[30] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][4]"><a href="#virtex5-GTX-bit-MAIN[8][31][50]">MAIN[8][31][50]</a></td></tr>

<tr><td>DRP[30] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][5]"><a href="#virtex5-GTX-bit-MAIN[8][30][50]">MAIN[8][30][50]</a></td></tr>

<tr><td>DRP[30] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][6]"><a href="#virtex5-GTX-bit-MAIN[8][30][51]">MAIN[8][30][51]</a></td></tr>

<tr><td>DRP[30] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][7]"><a href="#virtex5-GTX-bit-MAIN[8][31][51]">MAIN[8][31][51]</a></td></tr>

<tr><td>DRP[30] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][8]"><a href="#virtex5-GTX-bit-MAIN[8][31][52]">MAIN[8][31][52]</a></td></tr>

<tr><td>DRP[30] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][9]"><a href="#virtex5-GTX-bit-MAIN[8][30][52]">MAIN[8][30][52]</a></td></tr>

<tr><td>DRP[30] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][10]"><a href="#virtex5-GTX-bit-MAIN[8][30][53]">MAIN[8][30][53]</a></td></tr>

<tr><td>DRP[30] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][11]"><a href="#virtex5-GTX-bit-MAIN[8][31][53]">MAIN[8][31][53]</a></td></tr>

<tr><td>DRP[30] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][12]"><a href="#virtex5-GTX-bit-MAIN[8][31][54]">MAIN[8][31][54]</a></td></tr>

<tr><td>DRP[30] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][13]"><a href="#virtex5-GTX-bit-MAIN[8][30][54]">MAIN[8][30][54]</a></td></tr>

<tr><td>DRP[30] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][14]"><a href="#virtex5-GTX-bit-MAIN[8][30][55]">MAIN[8][30][55]</a></td></tr>

<tr><td>DRP[30] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[30][15]"><a href="#virtex5-GTX-bit-MAIN[8][31][55]">MAIN[8][31][55]</a></td></tr>

<tr><td>DRP[31] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][0]"><a href="#virtex5-GTX-bit-MAIN[8][31][56]">MAIN[8][31][56]</a></td></tr>

<tr><td>DRP[31] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][1]"><a href="#virtex5-GTX-bit-MAIN[8][30][56]">MAIN[8][30][56]</a></td></tr>

<tr><td>DRP[31] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][2]"><a href="#virtex5-GTX-bit-MAIN[8][30][57]">MAIN[8][30][57]</a></td></tr>

<tr><td>DRP[31] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][3]"><a href="#virtex5-GTX-bit-MAIN[8][31][57]">MAIN[8][31][57]</a></td></tr>

<tr><td>DRP[31] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][4]"><a href="#virtex5-GTX-bit-MAIN[8][31][58]">MAIN[8][31][58]</a></td></tr>

<tr><td>DRP[31] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][5]"><a href="#virtex5-GTX-bit-MAIN[8][30][58]">MAIN[8][30][58]</a></td></tr>

<tr><td>DRP[31] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][6]"><a href="#virtex5-GTX-bit-MAIN[8][30][59]">MAIN[8][30][59]</a></td></tr>

<tr><td>DRP[31] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][7]"><a href="#virtex5-GTX-bit-MAIN[8][31][59]">MAIN[8][31][59]</a></td></tr>

<tr><td>DRP[31] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][8]"><a href="#virtex5-GTX-bit-MAIN[8][31][60]">MAIN[8][31][60]</a></td></tr>

<tr><td>DRP[31] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][9]"><a href="#virtex5-GTX-bit-MAIN[8][30][60]">MAIN[8][30][60]</a></td></tr>

<tr><td>DRP[31] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][10]"><a href="#virtex5-GTX-bit-MAIN[8][30][61]">MAIN[8][30][61]</a></td></tr>

<tr><td>DRP[31] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][11]"><a href="#virtex5-GTX-bit-MAIN[8][31][61]">MAIN[8][31][61]</a></td></tr>

<tr><td>DRP[31] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][12]"><a href="#virtex5-GTX-bit-MAIN[8][31][62]">MAIN[8][31][62]</a></td></tr>

<tr><td>DRP[31] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][13]"><a href="#virtex5-GTX-bit-MAIN[8][30][62]">MAIN[8][30][62]</a></td></tr>

<tr><td>DRP[31] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][14]"><a href="#virtex5-GTX-bit-MAIN[8][30][63]">MAIN[8][30][63]</a></td></tr>

<tr><td>DRP[31] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[31][15]"><a href="#virtex5-GTX-bit-MAIN[8][31][63]">MAIN[8][31][63]</a></td></tr>

<tr><td>DRP[32] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][0]"><a href="#virtex5-GTX-bit-MAIN[9][31][0]">MAIN[9][31][0]</a></td></tr>

<tr><td>DRP[32] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][1]"><a href="#virtex5-GTX-bit-MAIN[9][30][0]">MAIN[9][30][0]</a></td></tr>

<tr><td>DRP[32] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][2]"><a href="#virtex5-GTX-bit-MAIN[9][30][1]">MAIN[9][30][1]</a></td></tr>

<tr><td>DRP[32] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][3]"><a href="#virtex5-GTX-bit-MAIN[9][31][1]">MAIN[9][31][1]</a></td></tr>

<tr><td>DRP[32] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][4]"><a href="#virtex5-GTX-bit-MAIN[9][31][2]">MAIN[9][31][2]</a></td></tr>

<tr><td>DRP[32] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][5]"><a href="#virtex5-GTX-bit-MAIN[9][30][2]">MAIN[9][30][2]</a></td></tr>

<tr><td>DRP[32] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][6]"><a href="#virtex5-GTX-bit-MAIN[9][30][3]">MAIN[9][30][3]</a></td></tr>

<tr><td>DRP[32] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][7]"><a href="#virtex5-GTX-bit-MAIN[9][31][3]">MAIN[9][31][3]</a></td></tr>

<tr><td>DRP[32] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][8]"><a href="#virtex5-GTX-bit-MAIN[9][31][4]">MAIN[9][31][4]</a></td></tr>

<tr><td>DRP[32] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][9]"><a href="#virtex5-GTX-bit-MAIN[9][30][4]">MAIN[9][30][4]</a></td></tr>

<tr><td>DRP[32] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][10]"><a href="#virtex5-GTX-bit-MAIN[9][30][5]">MAIN[9][30][5]</a></td></tr>

<tr><td>DRP[32] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][11]"><a href="#virtex5-GTX-bit-MAIN[9][31][5]">MAIN[9][31][5]</a></td></tr>

<tr><td>DRP[32] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][12]"><a href="#virtex5-GTX-bit-MAIN[9][31][6]">MAIN[9][31][6]</a></td></tr>

<tr><td>DRP[32] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][13]"><a href="#virtex5-GTX-bit-MAIN[9][30][6]">MAIN[9][30][6]</a></td></tr>

<tr><td>DRP[32] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][14]"><a href="#virtex5-GTX-bit-MAIN[9][30][7]">MAIN[9][30][7]</a></td></tr>

<tr><td>DRP[32] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[32][15]"><a href="#virtex5-GTX-bit-MAIN[9][31][7]">MAIN[9][31][7]</a></td></tr>

<tr><td>DRP[33] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][0]"><a href="#virtex5-GTX-bit-MAIN[9][31][8]">MAIN[9][31][8]</a></td></tr>

<tr><td>DRP[33] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][1]"><a href="#virtex5-GTX-bit-MAIN[9][30][8]">MAIN[9][30][8]</a></td></tr>

<tr><td>DRP[33] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][2]"><a href="#virtex5-GTX-bit-MAIN[9][30][9]">MAIN[9][30][9]</a></td></tr>

<tr><td>DRP[33] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][3]"><a href="#virtex5-GTX-bit-MAIN[9][31][9]">MAIN[9][31][9]</a></td></tr>

<tr><td>DRP[33] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][4]"><a href="#virtex5-GTX-bit-MAIN[9][31][10]">MAIN[9][31][10]</a></td></tr>

<tr><td>DRP[33] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][5]"><a href="#virtex5-GTX-bit-MAIN[9][30][10]">MAIN[9][30][10]</a></td></tr>

<tr><td>DRP[33] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][6]"><a href="#virtex5-GTX-bit-MAIN[9][30][11]">MAIN[9][30][11]</a></td></tr>

<tr><td>DRP[33] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][7]"><a href="#virtex5-GTX-bit-MAIN[9][31][11]">MAIN[9][31][11]</a></td></tr>

<tr><td>DRP[33] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][8]"><a href="#virtex5-GTX-bit-MAIN[9][31][12]">MAIN[9][31][12]</a></td></tr>

<tr><td>DRP[33] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][9]"><a href="#virtex5-GTX-bit-MAIN[9][30][12]">MAIN[9][30][12]</a></td></tr>

<tr><td>DRP[33] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][10]"><a href="#virtex5-GTX-bit-MAIN[9][30][13]">MAIN[9][30][13]</a></td></tr>

<tr><td>DRP[33] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][11]"><a href="#virtex5-GTX-bit-MAIN[9][31][13]">MAIN[9][31][13]</a></td></tr>

<tr><td>DRP[33] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][12]"><a href="#virtex5-GTX-bit-MAIN[9][31][14]">MAIN[9][31][14]</a></td></tr>

<tr><td>DRP[33] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][13]"><a href="#virtex5-GTX-bit-MAIN[9][30][14]">MAIN[9][30][14]</a></td></tr>

<tr><td>DRP[33] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][14]"><a href="#virtex5-GTX-bit-MAIN[9][30][15]">MAIN[9][30][15]</a></td></tr>

<tr><td>DRP[33] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[33][15]"><a href="#virtex5-GTX-bit-MAIN[9][31][15]">MAIN[9][31][15]</a></td></tr>

<tr><td>DRP[34] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][0]"><a href="#virtex5-GTX-bit-MAIN[9][31][16]">MAIN[9][31][16]</a></td></tr>

<tr><td>DRP[34] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][1]"><a href="#virtex5-GTX-bit-MAIN[9][30][16]">MAIN[9][30][16]</a></td></tr>

<tr><td>DRP[34] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][2]"><a href="#virtex5-GTX-bit-MAIN[9][30][17]">MAIN[9][30][17]</a></td></tr>

<tr><td>DRP[34] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][3]"><a href="#virtex5-GTX-bit-MAIN[9][31][17]">MAIN[9][31][17]</a></td></tr>

<tr><td>DRP[34] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][4]"><a href="#virtex5-GTX-bit-MAIN[9][31][18]">MAIN[9][31][18]</a></td></tr>

<tr><td>DRP[34] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][5]"><a href="#virtex5-GTX-bit-MAIN[9][30][18]">MAIN[9][30][18]</a></td></tr>

<tr><td>DRP[34] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][6]"><a href="#virtex5-GTX-bit-MAIN[9][30][19]">MAIN[9][30][19]</a></td></tr>

<tr><td>DRP[34] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][7]"><a href="#virtex5-GTX-bit-MAIN[9][31][19]">MAIN[9][31][19]</a></td></tr>

<tr><td>DRP[34] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][8]"><a href="#virtex5-GTX-bit-MAIN[9][31][20]">MAIN[9][31][20]</a></td></tr>

<tr><td>DRP[34] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][9]"><a href="#virtex5-GTX-bit-MAIN[9][30][20]">MAIN[9][30][20]</a></td></tr>

<tr><td>DRP[34] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][10]"><a href="#virtex5-GTX-bit-MAIN[9][30][21]">MAIN[9][30][21]</a></td></tr>

<tr><td>DRP[34] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][11]"><a href="#virtex5-GTX-bit-MAIN[9][31][21]">MAIN[9][31][21]</a></td></tr>

<tr><td>DRP[34] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][12]"><a href="#virtex5-GTX-bit-MAIN[9][31][22]">MAIN[9][31][22]</a></td></tr>

<tr><td>DRP[34] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][13]"><a href="#virtex5-GTX-bit-MAIN[9][30][22]">MAIN[9][30][22]</a></td></tr>

<tr><td>DRP[34] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][14]"><a href="#virtex5-GTX-bit-MAIN[9][30][23]">MAIN[9][30][23]</a></td></tr>

<tr><td>DRP[34] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[34][15]"><a href="#virtex5-GTX-bit-MAIN[9][31][23]">MAIN[9][31][23]</a></td></tr>

<tr><td>DRP[35] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][0]"><a href="#virtex5-GTX-bit-MAIN[9][31][24]">MAIN[9][31][24]</a></td></tr>

<tr><td>DRP[35] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][1]"><a href="#virtex5-GTX-bit-MAIN[9][30][24]">MAIN[9][30][24]</a></td></tr>

<tr><td>DRP[35] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][2]"><a href="#virtex5-GTX-bit-MAIN[9][30][25]">MAIN[9][30][25]</a></td></tr>

<tr><td>DRP[35] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][3]"><a href="#virtex5-GTX-bit-MAIN[9][31][25]">MAIN[9][31][25]</a></td></tr>

<tr><td>DRP[35] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][4]"><a href="#virtex5-GTX-bit-MAIN[9][31][26]">MAIN[9][31][26]</a></td></tr>

<tr><td>DRP[35] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][5]"><a href="#virtex5-GTX-bit-MAIN[9][30][26]">MAIN[9][30][26]</a></td></tr>

<tr><td>DRP[35] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][6]"><a href="#virtex5-GTX-bit-MAIN[9][30][27]">MAIN[9][30][27]</a></td></tr>

<tr><td>DRP[35] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][7]"><a href="#virtex5-GTX-bit-MAIN[9][31][27]">MAIN[9][31][27]</a></td></tr>

<tr><td>DRP[35] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][8]"><a href="#virtex5-GTX-bit-MAIN[9][31][28]">MAIN[9][31][28]</a></td></tr>

<tr><td>DRP[35] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][9]"><a href="#virtex5-GTX-bit-MAIN[9][30][28]">MAIN[9][30][28]</a></td></tr>

<tr><td>DRP[35] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][10]"><a href="#virtex5-GTX-bit-MAIN[9][30][29]">MAIN[9][30][29]</a></td></tr>

<tr><td>DRP[35] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][11]"><a href="#virtex5-GTX-bit-MAIN[9][31][29]">MAIN[9][31][29]</a></td></tr>

<tr><td>DRP[35] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][12]"><a href="#virtex5-GTX-bit-MAIN[9][31][30]">MAIN[9][31][30]</a></td></tr>

<tr><td>DRP[35] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][13]"><a href="#virtex5-GTX-bit-MAIN[9][30][30]">MAIN[9][30][30]</a></td></tr>

<tr><td>DRP[35] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][14]"><a href="#virtex5-GTX-bit-MAIN[9][30][31]">MAIN[9][30][31]</a></td></tr>

<tr><td>DRP[35] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[35][15]"><a href="#virtex5-GTX-bit-MAIN[9][31][31]">MAIN[9][31][31]</a></td></tr>

<tr><td>DRP[36] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][0]"><a href="#virtex5-GTX-bit-MAIN[9][31][32]">MAIN[9][31][32]</a></td></tr>

<tr><td>DRP[36] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][1]"><a href="#virtex5-GTX-bit-MAIN[9][30][32]">MAIN[9][30][32]</a></td></tr>

<tr><td>DRP[36] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][2]"><a href="#virtex5-GTX-bit-MAIN[9][30][33]">MAIN[9][30][33]</a></td></tr>

<tr><td>DRP[36] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][3]"><a href="#virtex5-GTX-bit-MAIN[9][31][33]">MAIN[9][31][33]</a></td></tr>

<tr><td>DRP[36] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][4]"><a href="#virtex5-GTX-bit-MAIN[9][31][34]">MAIN[9][31][34]</a></td></tr>

<tr><td>DRP[36] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][5]"><a href="#virtex5-GTX-bit-MAIN[9][30][34]">MAIN[9][30][34]</a></td></tr>

<tr><td>DRP[36] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][6]"><a href="#virtex5-GTX-bit-MAIN[9][30][35]">MAIN[9][30][35]</a></td></tr>

<tr><td>DRP[36] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][7]"><a href="#virtex5-GTX-bit-MAIN[9][31][35]">MAIN[9][31][35]</a></td></tr>

<tr><td>DRP[36] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][8]"><a href="#virtex5-GTX-bit-MAIN[9][31][36]">MAIN[9][31][36]</a></td></tr>

<tr><td>DRP[36] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][9]"><a href="#virtex5-GTX-bit-MAIN[9][30][36]">MAIN[9][30][36]</a></td></tr>

<tr><td>DRP[36] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][10]"><a href="#virtex5-GTX-bit-MAIN[9][30][37]">MAIN[9][30][37]</a></td></tr>

<tr><td>DRP[36] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][11]"><a href="#virtex5-GTX-bit-MAIN[9][31][37]">MAIN[9][31][37]</a></td></tr>

<tr><td>DRP[36] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][12]"><a href="#virtex5-GTX-bit-MAIN[9][31][38]">MAIN[9][31][38]</a></td></tr>

<tr><td>DRP[36] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][13]"><a href="#virtex5-GTX-bit-MAIN[9][30][38]">MAIN[9][30][38]</a></td></tr>

<tr><td>DRP[36] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][14]"><a href="#virtex5-GTX-bit-MAIN[9][30][39]">MAIN[9][30][39]</a></td></tr>

<tr><td>DRP[36] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[36][15]"><a href="#virtex5-GTX-bit-MAIN[9][31][39]">MAIN[9][31][39]</a></td></tr>

<tr><td>DRP[37] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][0]"><a href="#virtex5-GTX-bit-MAIN[9][31][40]">MAIN[9][31][40]</a></td></tr>

<tr><td>DRP[37] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][1]"><a href="#virtex5-GTX-bit-MAIN[9][30][40]">MAIN[9][30][40]</a></td></tr>

<tr><td>DRP[37] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][2]"><a href="#virtex5-GTX-bit-MAIN[9][30][41]">MAIN[9][30][41]</a></td></tr>

<tr><td>DRP[37] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][3]"><a href="#virtex5-GTX-bit-MAIN[9][31][41]">MAIN[9][31][41]</a></td></tr>

<tr><td>DRP[37] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][4]"><a href="#virtex5-GTX-bit-MAIN[9][31][42]">MAIN[9][31][42]</a></td></tr>

<tr><td>DRP[37] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][5]"><a href="#virtex5-GTX-bit-MAIN[9][30][42]">MAIN[9][30][42]</a></td></tr>

<tr><td>DRP[37] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][6]"><a href="#virtex5-GTX-bit-MAIN[9][30][43]">MAIN[9][30][43]</a></td></tr>

<tr><td>DRP[37] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][7]"><a href="#virtex5-GTX-bit-MAIN[9][31][43]">MAIN[9][31][43]</a></td></tr>

<tr><td>DRP[37] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][8]"><a href="#virtex5-GTX-bit-MAIN[9][31][44]">MAIN[9][31][44]</a></td></tr>

<tr><td>DRP[37] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][9]"><a href="#virtex5-GTX-bit-MAIN[9][30][44]">MAIN[9][30][44]</a></td></tr>

<tr><td>DRP[37] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][10]"><a href="#virtex5-GTX-bit-MAIN[9][30][45]">MAIN[9][30][45]</a></td></tr>

<tr><td>DRP[37] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][11]"><a href="#virtex5-GTX-bit-MAIN[9][31][45]">MAIN[9][31][45]</a></td></tr>

<tr><td>DRP[37] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][12]"><a href="#virtex5-GTX-bit-MAIN[9][31][46]">MAIN[9][31][46]</a></td></tr>

<tr><td>DRP[37] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][13]"><a href="#virtex5-GTX-bit-MAIN[9][30][46]">MAIN[9][30][46]</a></td></tr>

<tr><td>DRP[37] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][14]"><a href="#virtex5-GTX-bit-MAIN[9][30][47]">MAIN[9][30][47]</a></td></tr>

<tr><td>DRP[37] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[37][15]"><a href="#virtex5-GTX-bit-MAIN[9][31][47]">MAIN[9][31][47]</a></td></tr>

<tr><td>DRP[38] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][0]"><a href="#virtex5-GTX-bit-MAIN[9][31][48]">MAIN[9][31][48]</a></td></tr>

<tr><td>DRP[38] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][1]"><a href="#virtex5-GTX-bit-MAIN[9][30][48]">MAIN[9][30][48]</a></td></tr>

<tr><td>DRP[38] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][2]"><a href="#virtex5-GTX-bit-MAIN[9][30][49]">MAIN[9][30][49]</a></td></tr>

<tr><td>DRP[38] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][3]"><a href="#virtex5-GTX-bit-MAIN[9][31][49]">MAIN[9][31][49]</a></td></tr>

<tr><td>DRP[38] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][4]"><a href="#virtex5-GTX-bit-MAIN[9][31][50]">MAIN[9][31][50]</a></td></tr>

<tr><td>DRP[38] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][5]"><a href="#virtex5-GTX-bit-MAIN[9][30][50]">MAIN[9][30][50]</a></td></tr>

<tr><td>DRP[38] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][6]"><a href="#virtex5-GTX-bit-MAIN[9][30][51]">MAIN[9][30][51]</a></td></tr>

<tr><td>DRP[38] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][7]"><a href="#virtex5-GTX-bit-MAIN[9][31][51]">MAIN[9][31][51]</a></td></tr>

<tr><td>DRP[38] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][8]"><a href="#virtex5-GTX-bit-MAIN[9][31][52]">MAIN[9][31][52]</a></td></tr>

<tr><td>DRP[38] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][9]"><a href="#virtex5-GTX-bit-MAIN[9][30][52]">MAIN[9][30][52]</a></td></tr>

<tr><td>DRP[38] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][10]"><a href="#virtex5-GTX-bit-MAIN[9][30][53]">MAIN[9][30][53]</a></td></tr>

<tr><td>DRP[38] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][11]"><a href="#virtex5-GTX-bit-MAIN[9][31][53]">MAIN[9][31][53]</a></td></tr>

<tr><td>DRP[38] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][12]"><a href="#virtex5-GTX-bit-MAIN[9][31][54]">MAIN[9][31][54]</a></td></tr>

<tr><td>DRP[38] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][13]"><a href="#virtex5-GTX-bit-MAIN[9][30][54]">MAIN[9][30][54]</a></td></tr>

<tr><td>DRP[38] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][14]"><a href="#virtex5-GTX-bit-MAIN[9][30][55]">MAIN[9][30][55]</a></td></tr>

<tr><td>DRP[38] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[38][15]"><a href="#virtex5-GTX-bit-MAIN[9][31][55]">MAIN[9][31][55]</a></td></tr>

<tr><td>DRP[39] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][0]"><a href="#virtex5-GTX-bit-MAIN[9][31][56]">MAIN[9][31][56]</a></td></tr>

<tr><td>DRP[39] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][1]"><a href="#virtex5-GTX-bit-MAIN[9][30][56]">MAIN[9][30][56]</a></td></tr>

<tr><td>DRP[39] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][2]"><a href="#virtex5-GTX-bit-MAIN[9][30][57]">MAIN[9][30][57]</a></td></tr>

<tr><td>DRP[39] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][3]"><a href="#virtex5-GTX-bit-MAIN[9][31][57]">MAIN[9][31][57]</a></td></tr>

<tr><td>DRP[39] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][4]"><a href="#virtex5-GTX-bit-MAIN[9][31][58]">MAIN[9][31][58]</a></td></tr>

<tr><td>DRP[39] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][5]"><a href="#virtex5-GTX-bit-MAIN[9][30][58]">MAIN[9][30][58]</a></td></tr>

<tr><td>DRP[39] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][6]"><a href="#virtex5-GTX-bit-MAIN[9][30][59]">MAIN[9][30][59]</a></td></tr>

<tr><td>DRP[39] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][7]"><a href="#virtex5-GTX-bit-MAIN[9][31][59]">MAIN[9][31][59]</a></td></tr>

<tr><td>DRP[39] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][8]"><a href="#virtex5-GTX-bit-MAIN[9][31][60]">MAIN[9][31][60]</a></td></tr>

<tr><td>DRP[39] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][9]"><a href="#virtex5-GTX-bit-MAIN[9][30][60]">MAIN[9][30][60]</a></td></tr>

<tr><td>DRP[39] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][10]"><a href="#virtex5-GTX-bit-MAIN[9][30][61]">MAIN[9][30][61]</a></td></tr>

<tr><td>DRP[39] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][11]"><a href="#virtex5-GTX-bit-MAIN[9][31][61]">MAIN[9][31][61]</a></td></tr>

<tr><td>DRP[39] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][12]"><a href="#virtex5-GTX-bit-MAIN[9][31][62]">MAIN[9][31][62]</a></td></tr>

<tr><td>DRP[39] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][13]"><a href="#virtex5-GTX-bit-MAIN[9][30][62]">MAIN[9][30][62]</a></td></tr>

<tr><td>DRP[39] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][14]"><a href="#virtex5-GTX-bit-MAIN[9][30][63]">MAIN[9][30][63]</a></td></tr>

<tr><td>DRP[39] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[39][15]"><a href="#virtex5-GTX-bit-MAIN[9][31][63]">MAIN[9][31][63]</a></td></tr>

<tr><td>DRP[40] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][0]"><a href="#virtex5-GTX-bit-MAIN[10][31][0]">MAIN[10][31][0]</a></td></tr>

<tr><td>DRP[40] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][1]"><a href="#virtex5-GTX-bit-MAIN[10][30][0]">MAIN[10][30][0]</a></td></tr>

<tr><td>DRP[40] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][2]"><a href="#virtex5-GTX-bit-MAIN[10][30][1]">MAIN[10][30][1]</a></td></tr>

<tr><td>DRP[40] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][3]"><a href="#virtex5-GTX-bit-MAIN[10][31][1]">MAIN[10][31][1]</a></td></tr>

<tr><td>DRP[40] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][4]"><a href="#virtex5-GTX-bit-MAIN[10][31][2]">MAIN[10][31][2]</a></td></tr>

<tr><td>DRP[40] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][5]"><a href="#virtex5-GTX-bit-MAIN[10][30][2]">MAIN[10][30][2]</a></td></tr>

<tr><td>DRP[40] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][6]"><a href="#virtex5-GTX-bit-MAIN[10][30][3]">MAIN[10][30][3]</a></td></tr>

<tr><td>DRP[40] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][7]"><a href="#virtex5-GTX-bit-MAIN[10][31][3]">MAIN[10][31][3]</a></td></tr>

<tr><td>DRP[40] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][8]"><a href="#virtex5-GTX-bit-MAIN[10][31][4]">MAIN[10][31][4]</a></td></tr>

<tr><td>DRP[40] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][9]"><a href="#virtex5-GTX-bit-MAIN[10][30][4]">MAIN[10][30][4]</a></td></tr>

<tr><td>DRP[40] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][10]"><a href="#virtex5-GTX-bit-MAIN[10][30][5]">MAIN[10][30][5]</a></td></tr>

<tr><td>DRP[40] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][11]"><a href="#virtex5-GTX-bit-MAIN[10][31][5]">MAIN[10][31][5]</a></td></tr>

<tr><td>DRP[40] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][12]"><a href="#virtex5-GTX-bit-MAIN[10][31][6]">MAIN[10][31][6]</a></td></tr>

<tr><td>DRP[40] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][13]"><a href="#virtex5-GTX-bit-MAIN[10][30][6]">MAIN[10][30][6]</a></td></tr>

<tr><td>DRP[40] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][14]"><a href="#virtex5-GTX-bit-MAIN[10][30][7]">MAIN[10][30][7]</a></td></tr>

<tr><td>DRP[40] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[40][15]"><a href="#virtex5-GTX-bit-MAIN[10][31][7]">MAIN[10][31][7]</a></td></tr>

<tr><td>DRP[41] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][0]"><a href="#virtex5-GTX-bit-MAIN[10][31][8]">MAIN[10][31][8]</a></td></tr>

<tr><td>DRP[41] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][1]"><a href="#virtex5-GTX-bit-MAIN[10][30][8]">MAIN[10][30][8]</a></td></tr>

<tr><td>DRP[41] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][2]"><a href="#virtex5-GTX-bit-MAIN[10][30][9]">MAIN[10][30][9]</a></td></tr>

<tr><td>DRP[41] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][3]"><a href="#virtex5-GTX-bit-MAIN[10][31][9]">MAIN[10][31][9]</a></td></tr>

<tr><td>DRP[41] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][4]"><a href="#virtex5-GTX-bit-MAIN[10][31][10]">MAIN[10][31][10]</a></td></tr>

<tr><td>DRP[41] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][5]"><a href="#virtex5-GTX-bit-MAIN[10][30][10]">MAIN[10][30][10]</a></td></tr>

<tr><td>DRP[41] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][6]"><a href="#virtex5-GTX-bit-MAIN[10][30][11]">MAIN[10][30][11]</a></td></tr>

<tr><td>DRP[41] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][7]"><a href="#virtex5-GTX-bit-MAIN[10][31][11]">MAIN[10][31][11]</a></td></tr>

<tr><td>DRP[41] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][8]"><a href="#virtex5-GTX-bit-MAIN[10][31][12]">MAIN[10][31][12]</a></td></tr>

<tr><td>DRP[41] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][9]"><a href="#virtex5-GTX-bit-MAIN[10][30][12]">MAIN[10][30][12]</a></td></tr>

<tr><td>DRP[41] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][10]"><a href="#virtex5-GTX-bit-MAIN[10][30][13]">MAIN[10][30][13]</a></td></tr>

<tr><td>DRP[41] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][11]"><a href="#virtex5-GTX-bit-MAIN[10][31][13]">MAIN[10][31][13]</a></td></tr>

<tr><td>DRP[41] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][12]"><a href="#virtex5-GTX-bit-MAIN[10][31][14]">MAIN[10][31][14]</a></td></tr>

<tr><td>DRP[41] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][13]"><a href="#virtex5-GTX-bit-MAIN[10][30][14]">MAIN[10][30][14]</a></td></tr>

<tr><td>DRP[41] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][14]"><a href="#virtex5-GTX-bit-MAIN[10][30][15]">MAIN[10][30][15]</a></td></tr>

<tr><td>DRP[41] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[41][15]"><a href="#virtex5-GTX-bit-MAIN[10][31][15]">MAIN[10][31][15]</a></td></tr>

<tr><td>DRP[42] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][0]"><a href="#virtex5-GTX-bit-MAIN[10][31][16]">MAIN[10][31][16]</a></td></tr>

<tr><td>DRP[42] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][1]"><a href="#virtex5-GTX-bit-MAIN[10][30][16]">MAIN[10][30][16]</a></td></tr>

<tr><td>DRP[42] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][2]"><a href="#virtex5-GTX-bit-MAIN[10][30][17]">MAIN[10][30][17]</a></td></tr>

<tr><td>DRP[42] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][3]"><a href="#virtex5-GTX-bit-MAIN[10][31][17]">MAIN[10][31][17]</a></td></tr>

<tr><td>DRP[42] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][4]"><a href="#virtex5-GTX-bit-MAIN[10][31][18]">MAIN[10][31][18]</a></td></tr>

<tr><td>DRP[42] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][5]"><a href="#virtex5-GTX-bit-MAIN[10][30][18]">MAIN[10][30][18]</a></td></tr>

<tr><td>DRP[42] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][6]"><a href="#virtex5-GTX-bit-MAIN[10][30][19]">MAIN[10][30][19]</a></td></tr>

<tr><td>DRP[42] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][7]"><a href="#virtex5-GTX-bit-MAIN[10][31][19]">MAIN[10][31][19]</a></td></tr>

<tr><td>DRP[42] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][8]"><a href="#virtex5-GTX-bit-MAIN[10][31][20]">MAIN[10][31][20]</a></td></tr>

<tr><td>DRP[42] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][9]"><a href="#virtex5-GTX-bit-MAIN[10][30][20]">MAIN[10][30][20]</a></td></tr>

<tr><td>DRP[42] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][10]"><a href="#virtex5-GTX-bit-MAIN[10][30][21]">MAIN[10][30][21]</a></td></tr>

<tr><td>DRP[42] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][11]"><a href="#virtex5-GTX-bit-MAIN[10][31][21]">MAIN[10][31][21]</a></td></tr>

<tr><td>DRP[42] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][12]"><a href="#virtex5-GTX-bit-MAIN[10][31][22]">MAIN[10][31][22]</a></td></tr>

<tr><td>DRP[42] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][13]"><a href="#virtex5-GTX-bit-MAIN[10][30][22]">MAIN[10][30][22]</a></td></tr>

<tr><td>DRP[42] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][14]"><a href="#virtex5-GTX-bit-MAIN[10][30][23]">MAIN[10][30][23]</a></td></tr>

<tr><td>DRP[42] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[42][15]"><a href="#virtex5-GTX-bit-MAIN[10][31][23]">MAIN[10][31][23]</a></td></tr>

<tr><td>DRP[43] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][0]"><a href="#virtex5-GTX-bit-MAIN[10][31][24]">MAIN[10][31][24]</a></td></tr>

<tr><td>DRP[43] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][1]"><a href="#virtex5-GTX-bit-MAIN[10][30][24]">MAIN[10][30][24]</a></td></tr>

<tr><td>DRP[43] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][2]"><a href="#virtex5-GTX-bit-MAIN[10][30][25]">MAIN[10][30][25]</a></td></tr>

<tr><td>DRP[43] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][3]"><a href="#virtex5-GTX-bit-MAIN[10][31][25]">MAIN[10][31][25]</a></td></tr>

<tr><td>DRP[43] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][4]"><a href="#virtex5-GTX-bit-MAIN[10][31][26]">MAIN[10][31][26]</a></td></tr>

<tr><td>DRP[43] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][5]"><a href="#virtex5-GTX-bit-MAIN[10][30][26]">MAIN[10][30][26]</a></td></tr>

<tr><td>DRP[43] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][6]"><a href="#virtex5-GTX-bit-MAIN[10][30][27]">MAIN[10][30][27]</a></td></tr>

<tr><td>DRP[43] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][7]"><a href="#virtex5-GTX-bit-MAIN[10][31][27]">MAIN[10][31][27]</a></td></tr>

<tr><td>DRP[43] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][8]"><a href="#virtex5-GTX-bit-MAIN[10][31][28]">MAIN[10][31][28]</a></td></tr>

<tr><td>DRP[43] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][9]"><a href="#virtex5-GTX-bit-MAIN[10][30][28]">MAIN[10][30][28]</a></td></tr>

<tr><td>DRP[43] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][10]"><a href="#virtex5-GTX-bit-MAIN[10][30][29]">MAIN[10][30][29]</a></td></tr>

<tr><td>DRP[43] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][11]"><a href="#virtex5-GTX-bit-MAIN[10][31][29]">MAIN[10][31][29]</a></td></tr>

<tr><td>DRP[43] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][12]"><a href="#virtex5-GTX-bit-MAIN[10][31][30]">MAIN[10][31][30]</a></td></tr>

<tr><td>DRP[43] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][13]"><a href="#virtex5-GTX-bit-MAIN[10][30][30]">MAIN[10][30][30]</a></td></tr>

<tr><td>DRP[43] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][14]"><a href="#virtex5-GTX-bit-MAIN[10][30][31]">MAIN[10][30][31]</a></td></tr>

<tr><td>DRP[43] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[43][15]"><a href="#virtex5-GTX-bit-MAIN[10][31][31]">MAIN[10][31][31]</a></td></tr>

<tr><td>DRP[44] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][0]"><a href="#virtex5-GTX-bit-MAIN[10][31][32]">MAIN[10][31][32]</a></td></tr>

<tr><td>DRP[44] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][1]"><a href="#virtex5-GTX-bit-MAIN[10][30][32]">MAIN[10][30][32]</a></td></tr>

<tr><td>DRP[44] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][2]"><a href="#virtex5-GTX-bit-MAIN[10][30][33]">MAIN[10][30][33]</a></td></tr>

<tr><td>DRP[44] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][3]"><a href="#virtex5-GTX-bit-MAIN[10][31][33]">MAIN[10][31][33]</a></td></tr>

<tr><td>DRP[44] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][4]"><a href="#virtex5-GTX-bit-MAIN[10][31][34]">MAIN[10][31][34]</a></td></tr>

<tr><td>DRP[44] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][5]"><a href="#virtex5-GTX-bit-MAIN[10][30][34]">MAIN[10][30][34]</a></td></tr>

<tr><td>DRP[44] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][6]"><a href="#virtex5-GTX-bit-MAIN[10][30][35]">MAIN[10][30][35]</a></td></tr>

<tr><td>DRP[44] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][7]"><a href="#virtex5-GTX-bit-MAIN[10][31][35]">MAIN[10][31][35]</a></td></tr>

<tr><td>DRP[44] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][8]"><a href="#virtex5-GTX-bit-MAIN[10][31][36]">MAIN[10][31][36]</a></td></tr>

<tr><td>DRP[44] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][9]"><a href="#virtex5-GTX-bit-MAIN[10][30][36]">MAIN[10][30][36]</a></td></tr>

<tr><td>DRP[44] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][10]"><a href="#virtex5-GTX-bit-MAIN[10][30][37]">MAIN[10][30][37]</a></td></tr>

<tr><td>DRP[44] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][11]"><a href="#virtex5-GTX-bit-MAIN[10][31][37]">MAIN[10][31][37]</a></td></tr>

<tr><td>DRP[44] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][12]"><a href="#virtex5-GTX-bit-MAIN[10][31][38]">MAIN[10][31][38]</a></td></tr>

<tr><td>DRP[44] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][13]"><a href="#virtex5-GTX-bit-MAIN[10][30][38]">MAIN[10][30][38]</a></td></tr>

<tr><td>DRP[44] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][14]"><a href="#virtex5-GTX-bit-MAIN[10][30][39]">MAIN[10][30][39]</a></td></tr>

<tr><td>DRP[44] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[44][15]"><a href="#virtex5-GTX-bit-MAIN[10][31][39]">MAIN[10][31][39]</a></td></tr>

<tr><td>DRP[45] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][0]"><a href="#virtex5-GTX-bit-MAIN[10][31][40]">MAIN[10][31][40]</a></td></tr>

<tr><td>DRP[45] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][1]"><a href="#virtex5-GTX-bit-MAIN[10][30][40]">MAIN[10][30][40]</a></td></tr>

<tr><td>DRP[45] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][2]"><a href="#virtex5-GTX-bit-MAIN[10][30][41]">MAIN[10][30][41]</a></td></tr>

<tr><td>DRP[45] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][3]"><a href="#virtex5-GTX-bit-MAIN[10][31][41]">MAIN[10][31][41]</a></td></tr>

<tr><td>DRP[45] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][4]"><a href="#virtex5-GTX-bit-MAIN[10][31][42]">MAIN[10][31][42]</a></td></tr>

<tr><td>DRP[45] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][5]"><a href="#virtex5-GTX-bit-MAIN[10][30][42]">MAIN[10][30][42]</a></td></tr>

<tr><td>DRP[45] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][6]"><a href="#virtex5-GTX-bit-MAIN[10][30][43]">MAIN[10][30][43]</a></td></tr>

<tr><td>DRP[45] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][7]"><a href="#virtex5-GTX-bit-MAIN[10][31][43]">MAIN[10][31][43]</a></td></tr>

<tr><td>DRP[45] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][8]"><a href="#virtex5-GTX-bit-MAIN[10][31][44]">MAIN[10][31][44]</a></td></tr>

<tr><td>DRP[45] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][9]"><a href="#virtex5-GTX-bit-MAIN[10][30][44]">MAIN[10][30][44]</a></td></tr>

<tr><td>DRP[45] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][10]"><a href="#virtex5-GTX-bit-MAIN[10][30][45]">MAIN[10][30][45]</a></td></tr>

<tr><td>DRP[45] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][11]"><a href="#virtex5-GTX-bit-MAIN[10][31][45]">MAIN[10][31][45]</a></td></tr>

<tr><td>DRP[45] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][12]"><a href="#virtex5-GTX-bit-MAIN[10][31][46]">MAIN[10][31][46]</a></td></tr>

<tr><td>DRP[45] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][13]"><a href="#virtex5-GTX-bit-MAIN[10][30][46]">MAIN[10][30][46]</a></td></tr>

<tr><td>DRP[45] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][14]"><a href="#virtex5-GTX-bit-MAIN[10][30][47]">MAIN[10][30][47]</a></td></tr>

<tr><td>DRP[45] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[45][15]"><a href="#virtex5-GTX-bit-MAIN[10][31][47]">MAIN[10][31][47]</a></td></tr>

<tr><td>DRP[46] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][0]"><a href="#virtex5-GTX-bit-MAIN[10][31][48]">MAIN[10][31][48]</a></td></tr>

<tr><td>DRP[46] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][1]"><a href="#virtex5-GTX-bit-MAIN[10][30][48]">MAIN[10][30][48]</a></td></tr>

<tr><td>DRP[46] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][2]"><a href="#virtex5-GTX-bit-MAIN[10][30][49]">MAIN[10][30][49]</a></td></tr>

<tr><td>DRP[46] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][3]"><a href="#virtex5-GTX-bit-MAIN[10][31][49]">MAIN[10][31][49]</a></td></tr>

<tr><td>DRP[46] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][4]"><a href="#virtex5-GTX-bit-MAIN[10][31][50]">MAIN[10][31][50]</a></td></tr>

<tr><td>DRP[46] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][5]"><a href="#virtex5-GTX-bit-MAIN[10][30][50]">MAIN[10][30][50]</a></td></tr>

<tr><td>DRP[46] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][6]"><a href="#virtex5-GTX-bit-MAIN[10][30][51]">MAIN[10][30][51]</a></td></tr>

<tr><td>DRP[46] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][7]"><a href="#virtex5-GTX-bit-MAIN[10][31][51]">MAIN[10][31][51]</a></td></tr>

<tr><td>DRP[46] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][8]"><a href="#virtex5-GTX-bit-MAIN[10][31][52]">MAIN[10][31][52]</a></td></tr>

<tr><td>DRP[46] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][9]"><a href="#virtex5-GTX-bit-MAIN[10][30][52]">MAIN[10][30][52]</a></td></tr>

<tr><td>DRP[46] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][10]"><a href="#virtex5-GTX-bit-MAIN[10][30][53]">MAIN[10][30][53]</a></td></tr>

<tr><td>DRP[46] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][11]"><a href="#virtex5-GTX-bit-MAIN[10][31][53]">MAIN[10][31][53]</a></td></tr>

<tr><td>DRP[46] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][12]"><a href="#virtex5-GTX-bit-MAIN[10][31][54]">MAIN[10][31][54]</a></td></tr>

<tr><td>DRP[46] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][13]"><a href="#virtex5-GTX-bit-MAIN[10][30][54]">MAIN[10][30][54]</a></td></tr>

<tr><td>DRP[46] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][14]"><a href="#virtex5-GTX-bit-MAIN[10][30][55]">MAIN[10][30][55]</a></td></tr>

<tr><td>DRP[46] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[46][15]"><a href="#virtex5-GTX-bit-MAIN[10][31][55]">MAIN[10][31][55]</a></td></tr>

<tr><td>DRP[47] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][0]"><a href="#virtex5-GTX-bit-MAIN[10][31][56]">MAIN[10][31][56]</a></td></tr>

<tr><td>DRP[47] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][1]"><a href="#virtex5-GTX-bit-MAIN[10][30][56]">MAIN[10][30][56]</a></td></tr>

<tr><td>DRP[47] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][2]"><a href="#virtex5-GTX-bit-MAIN[10][30][57]">MAIN[10][30][57]</a></td></tr>

<tr><td>DRP[47] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][3]"><a href="#virtex5-GTX-bit-MAIN[10][31][57]">MAIN[10][31][57]</a></td></tr>

<tr><td>DRP[47] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][4]"><a href="#virtex5-GTX-bit-MAIN[10][31][58]">MAIN[10][31][58]</a></td></tr>

<tr><td>DRP[47] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][5]"><a href="#virtex5-GTX-bit-MAIN[10][30][58]">MAIN[10][30][58]</a></td></tr>

<tr><td>DRP[47] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][6]"><a href="#virtex5-GTX-bit-MAIN[10][30][59]">MAIN[10][30][59]</a></td></tr>

<tr><td>DRP[47] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][7]"><a href="#virtex5-GTX-bit-MAIN[10][31][59]">MAIN[10][31][59]</a></td></tr>

<tr><td>DRP[47] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][8]"><a href="#virtex5-GTX-bit-MAIN[10][31][60]">MAIN[10][31][60]</a></td></tr>

<tr><td>DRP[47] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][9]"><a href="#virtex5-GTX-bit-MAIN[10][30][60]">MAIN[10][30][60]</a></td></tr>

<tr><td>DRP[47] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][10]"><a href="#virtex5-GTX-bit-MAIN[10][30][61]">MAIN[10][30][61]</a></td></tr>

<tr><td>DRP[47] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][11]"><a href="#virtex5-GTX-bit-MAIN[10][31][61]">MAIN[10][31][61]</a></td></tr>

<tr><td>DRP[47] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][12]"><a href="#virtex5-GTX-bit-MAIN[10][31][62]">MAIN[10][31][62]</a></td></tr>

<tr><td>DRP[47] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][13]"><a href="#virtex5-GTX-bit-MAIN[10][30][62]">MAIN[10][30][62]</a></td></tr>

<tr><td>DRP[47] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][14]"><a href="#virtex5-GTX-bit-MAIN[10][30][63]">MAIN[10][30][63]</a></td></tr>

<tr><td>DRP[47] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[47][15]"><a href="#virtex5-GTX-bit-MAIN[10][31][63]">MAIN[10][31][63]</a></td></tr>

<tr><td>DRP[48] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][0]"><a href="#virtex5-GTX-bit-MAIN[11][31][0]">MAIN[11][31][0]</a></td></tr>

<tr><td>DRP[48] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][1]"><a href="#virtex5-GTX-bit-MAIN[11][30][0]">MAIN[11][30][0]</a></td></tr>

<tr><td>DRP[48] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][2]"><a href="#virtex5-GTX-bit-MAIN[11][30][1]">MAIN[11][30][1]</a></td></tr>

<tr><td>DRP[48] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][3]"><a href="#virtex5-GTX-bit-MAIN[11][31][1]">MAIN[11][31][1]</a></td></tr>

<tr><td>DRP[48] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][4]"><a href="#virtex5-GTX-bit-MAIN[11][31][2]">MAIN[11][31][2]</a></td></tr>

<tr><td>DRP[48] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][5]"><a href="#virtex5-GTX-bit-MAIN[11][30][2]">MAIN[11][30][2]</a></td></tr>

<tr><td>DRP[48] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][6]"><a href="#virtex5-GTX-bit-MAIN[11][30][3]">MAIN[11][30][3]</a></td></tr>

<tr><td>DRP[48] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][7]"><a href="#virtex5-GTX-bit-MAIN[11][31][3]">MAIN[11][31][3]</a></td></tr>

<tr><td>DRP[48] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][8]"><a href="#virtex5-GTX-bit-MAIN[11][31][4]">MAIN[11][31][4]</a></td></tr>

<tr><td>DRP[48] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][9]"><a href="#virtex5-GTX-bit-MAIN[11][30][4]">MAIN[11][30][4]</a></td></tr>

<tr><td>DRP[48] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][10]"><a href="#virtex5-GTX-bit-MAIN[11][30][5]">MAIN[11][30][5]</a></td></tr>

<tr><td>DRP[48] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][11]"><a href="#virtex5-GTX-bit-MAIN[11][31][5]">MAIN[11][31][5]</a></td></tr>

<tr><td>DRP[48] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][12]"><a href="#virtex5-GTX-bit-MAIN[11][31][6]">MAIN[11][31][6]</a></td></tr>

<tr><td>DRP[48] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][13]"><a href="#virtex5-GTX-bit-MAIN[11][30][6]">MAIN[11][30][6]</a></td></tr>

<tr><td>DRP[48] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][14]"><a href="#virtex5-GTX-bit-MAIN[11][30][7]">MAIN[11][30][7]</a></td></tr>

<tr><td>DRP[48] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[48][15]"><a href="#virtex5-GTX-bit-MAIN[11][31][7]">MAIN[11][31][7]</a></td></tr>

<tr><td>DRP[49] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][0]"><a href="#virtex5-GTX-bit-MAIN[11][31][8]">MAIN[11][31][8]</a></td></tr>

<tr><td>DRP[49] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][1]"><a href="#virtex5-GTX-bit-MAIN[11][30][8]">MAIN[11][30][8]</a></td></tr>

<tr><td>DRP[49] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][2]"><a href="#virtex5-GTX-bit-MAIN[11][30][9]">MAIN[11][30][9]</a></td></tr>

<tr><td>DRP[49] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][3]"><a href="#virtex5-GTX-bit-MAIN[11][31][9]">MAIN[11][31][9]</a></td></tr>

<tr><td>DRP[49] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][4]"><a href="#virtex5-GTX-bit-MAIN[11][31][10]">MAIN[11][31][10]</a></td></tr>

<tr><td>DRP[49] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][5]"><a href="#virtex5-GTX-bit-MAIN[11][30][10]">MAIN[11][30][10]</a></td></tr>

<tr><td>DRP[49] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][6]"><a href="#virtex5-GTX-bit-MAIN[11][30][11]">MAIN[11][30][11]</a></td></tr>

<tr><td>DRP[49] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][7]"><a href="#virtex5-GTX-bit-MAIN[11][31][11]">MAIN[11][31][11]</a></td></tr>

<tr><td>DRP[49] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][8]"><a href="#virtex5-GTX-bit-MAIN[11][31][12]">MAIN[11][31][12]</a></td></tr>

<tr><td>DRP[49] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][9]"><a href="#virtex5-GTX-bit-MAIN[11][30][12]">MAIN[11][30][12]</a></td></tr>

<tr><td>DRP[49] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][10]"><a href="#virtex5-GTX-bit-MAIN[11][30][13]">MAIN[11][30][13]</a></td></tr>

<tr><td>DRP[49] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][11]"><a href="#virtex5-GTX-bit-MAIN[11][31][13]">MAIN[11][31][13]</a></td></tr>

<tr><td>DRP[49] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][12]"><a href="#virtex5-GTX-bit-MAIN[11][31][14]">MAIN[11][31][14]</a></td></tr>

<tr><td>DRP[49] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][13]"><a href="#virtex5-GTX-bit-MAIN[11][30][14]">MAIN[11][30][14]</a></td></tr>

<tr><td>DRP[49] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][14]"><a href="#virtex5-GTX-bit-MAIN[11][30][15]">MAIN[11][30][15]</a></td></tr>

<tr><td>DRP[49] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[49][15]"><a href="#virtex5-GTX-bit-MAIN[11][31][15]">MAIN[11][31][15]</a></td></tr>

<tr><td>DRP[50] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][0]"><a href="#virtex5-GTX-bit-MAIN[11][31][16]">MAIN[11][31][16]</a></td></tr>

<tr><td>DRP[50] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][1]"><a href="#virtex5-GTX-bit-MAIN[11][30][16]">MAIN[11][30][16]</a></td></tr>

<tr><td>DRP[50] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][2]"><a href="#virtex5-GTX-bit-MAIN[11][30][17]">MAIN[11][30][17]</a></td></tr>

<tr><td>DRP[50] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][3]"><a href="#virtex5-GTX-bit-MAIN[11][31][17]">MAIN[11][31][17]</a></td></tr>

<tr><td>DRP[50] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][4]"><a href="#virtex5-GTX-bit-MAIN[11][31][18]">MAIN[11][31][18]</a></td></tr>

<tr><td>DRP[50] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][5]"><a href="#virtex5-GTX-bit-MAIN[11][30][18]">MAIN[11][30][18]</a></td></tr>

<tr><td>DRP[50] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][6]"><a href="#virtex5-GTX-bit-MAIN[11][30][19]">MAIN[11][30][19]</a></td></tr>

<tr><td>DRP[50] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][7]"><a href="#virtex5-GTX-bit-MAIN[11][31][19]">MAIN[11][31][19]</a></td></tr>

<tr><td>DRP[50] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][8]"><a href="#virtex5-GTX-bit-MAIN[11][31][20]">MAIN[11][31][20]</a></td></tr>

<tr><td>DRP[50] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][9]"><a href="#virtex5-GTX-bit-MAIN[11][30][20]">MAIN[11][30][20]</a></td></tr>

<tr><td>DRP[50] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][10]"><a href="#virtex5-GTX-bit-MAIN[11][30][21]">MAIN[11][30][21]</a></td></tr>

<tr><td>DRP[50] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][11]"><a href="#virtex5-GTX-bit-MAIN[11][31][21]">MAIN[11][31][21]</a></td></tr>

<tr><td>DRP[50] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][12]"><a href="#virtex5-GTX-bit-MAIN[11][31][22]">MAIN[11][31][22]</a></td></tr>

<tr><td>DRP[50] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][13]"><a href="#virtex5-GTX-bit-MAIN[11][30][22]">MAIN[11][30][22]</a></td></tr>

<tr><td>DRP[50] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][14]"><a href="#virtex5-GTX-bit-MAIN[11][30][23]">MAIN[11][30][23]</a></td></tr>

<tr><td>DRP[50] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[50][15]"><a href="#virtex5-GTX-bit-MAIN[11][31][23]">MAIN[11][31][23]</a></td></tr>

<tr><td>DRP[51] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][0]"><a href="#virtex5-GTX-bit-MAIN[11][31][24]">MAIN[11][31][24]</a></td></tr>

<tr><td>DRP[51] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][1]"><a href="#virtex5-GTX-bit-MAIN[11][30][24]">MAIN[11][30][24]</a></td></tr>

<tr><td>DRP[51] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][2]"><a href="#virtex5-GTX-bit-MAIN[11][30][25]">MAIN[11][30][25]</a></td></tr>

<tr><td>DRP[51] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][3]"><a href="#virtex5-GTX-bit-MAIN[11][31][25]">MAIN[11][31][25]</a></td></tr>

<tr><td>DRP[51] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][4]"><a href="#virtex5-GTX-bit-MAIN[11][31][26]">MAIN[11][31][26]</a></td></tr>

<tr><td>DRP[51] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][5]"><a href="#virtex5-GTX-bit-MAIN[11][30][26]">MAIN[11][30][26]</a></td></tr>

<tr><td>DRP[51] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][6]"><a href="#virtex5-GTX-bit-MAIN[11][30][27]">MAIN[11][30][27]</a></td></tr>

<tr><td>DRP[51] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][7]"><a href="#virtex5-GTX-bit-MAIN[11][31][27]">MAIN[11][31][27]</a></td></tr>

<tr><td>DRP[51] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][8]"><a href="#virtex5-GTX-bit-MAIN[11][31][28]">MAIN[11][31][28]</a></td></tr>

<tr><td>DRP[51] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][9]"><a href="#virtex5-GTX-bit-MAIN[11][30][28]">MAIN[11][30][28]</a></td></tr>

<tr><td>DRP[51] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][10]"><a href="#virtex5-GTX-bit-MAIN[11][30][29]">MAIN[11][30][29]</a></td></tr>

<tr><td>DRP[51] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][11]"><a href="#virtex5-GTX-bit-MAIN[11][31][29]">MAIN[11][31][29]</a></td></tr>

<tr><td>DRP[51] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][12]"><a href="#virtex5-GTX-bit-MAIN[11][31][30]">MAIN[11][31][30]</a></td></tr>

<tr><td>DRP[51] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][13]"><a href="#virtex5-GTX-bit-MAIN[11][30][30]">MAIN[11][30][30]</a></td></tr>

<tr><td>DRP[51] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][14]"><a href="#virtex5-GTX-bit-MAIN[11][30][31]">MAIN[11][30][31]</a></td></tr>

<tr><td>DRP[51] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[51][15]"><a href="#virtex5-GTX-bit-MAIN[11][31][31]">MAIN[11][31][31]</a></td></tr>

<tr><td>DRP[52] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][0]"><a href="#virtex5-GTX-bit-MAIN[11][31][32]">MAIN[11][31][32]</a></td></tr>

<tr><td>DRP[52] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][1]"><a href="#virtex5-GTX-bit-MAIN[11][30][32]">MAIN[11][30][32]</a></td></tr>

<tr><td>DRP[52] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][2]"><a href="#virtex5-GTX-bit-MAIN[11][30][33]">MAIN[11][30][33]</a></td></tr>

<tr><td>DRP[52] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][3]"><a href="#virtex5-GTX-bit-MAIN[11][31][33]">MAIN[11][31][33]</a></td></tr>

<tr><td>DRP[52] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][4]"><a href="#virtex5-GTX-bit-MAIN[11][31][34]">MAIN[11][31][34]</a></td></tr>

<tr><td>DRP[52] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][5]"><a href="#virtex5-GTX-bit-MAIN[11][30][34]">MAIN[11][30][34]</a></td></tr>

<tr><td>DRP[52] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][6]"><a href="#virtex5-GTX-bit-MAIN[11][30][35]">MAIN[11][30][35]</a></td></tr>

<tr><td>DRP[52] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][7]"><a href="#virtex5-GTX-bit-MAIN[11][31][35]">MAIN[11][31][35]</a></td></tr>

<tr><td>DRP[52] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][8]"><a href="#virtex5-GTX-bit-MAIN[11][31][36]">MAIN[11][31][36]</a></td></tr>

<tr><td>DRP[52] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][9]"><a href="#virtex5-GTX-bit-MAIN[11][30][36]">MAIN[11][30][36]</a></td></tr>

<tr><td>DRP[52] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][10]"><a href="#virtex5-GTX-bit-MAIN[11][30][37]">MAIN[11][30][37]</a></td></tr>

<tr><td>DRP[52] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][11]"><a href="#virtex5-GTX-bit-MAIN[11][31][37]">MAIN[11][31][37]</a></td></tr>

<tr><td>DRP[52] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][12]"><a href="#virtex5-GTX-bit-MAIN[11][31][38]">MAIN[11][31][38]</a></td></tr>

<tr><td>DRP[52] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][13]"><a href="#virtex5-GTX-bit-MAIN[11][30][38]">MAIN[11][30][38]</a></td></tr>

<tr><td>DRP[52] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][14]"><a href="#virtex5-GTX-bit-MAIN[11][30][39]">MAIN[11][30][39]</a></td></tr>

<tr><td>DRP[52] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[52][15]"><a href="#virtex5-GTX-bit-MAIN[11][31][39]">MAIN[11][31][39]</a></td></tr>

<tr><td>DRP[53] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][0]"><a href="#virtex5-GTX-bit-MAIN[11][31][40]">MAIN[11][31][40]</a></td></tr>

<tr><td>DRP[53] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][1]"><a href="#virtex5-GTX-bit-MAIN[11][30][40]">MAIN[11][30][40]</a></td></tr>

<tr><td>DRP[53] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][2]"><a href="#virtex5-GTX-bit-MAIN[11][30][41]">MAIN[11][30][41]</a></td></tr>

<tr><td>DRP[53] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][3]"><a href="#virtex5-GTX-bit-MAIN[11][31][41]">MAIN[11][31][41]</a></td></tr>

<tr><td>DRP[53] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][4]"><a href="#virtex5-GTX-bit-MAIN[11][31][42]">MAIN[11][31][42]</a></td></tr>

<tr><td>DRP[53] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][5]"><a href="#virtex5-GTX-bit-MAIN[11][30][42]">MAIN[11][30][42]</a></td></tr>

<tr><td>DRP[53] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][6]"><a href="#virtex5-GTX-bit-MAIN[11][30][43]">MAIN[11][30][43]</a></td></tr>

<tr><td>DRP[53] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][7]"><a href="#virtex5-GTX-bit-MAIN[11][31][43]">MAIN[11][31][43]</a></td></tr>

<tr><td>DRP[53] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][8]"><a href="#virtex5-GTX-bit-MAIN[11][31][44]">MAIN[11][31][44]</a></td></tr>

<tr><td>DRP[53] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][9]"><a href="#virtex5-GTX-bit-MAIN[11][30][44]">MAIN[11][30][44]</a></td></tr>

<tr><td>DRP[53] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][10]"><a href="#virtex5-GTX-bit-MAIN[11][30][45]">MAIN[11][30][45]</a></td></tr>

<tr><td>DRP[53] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][11]"><a href="#virtex5-GTX-bit-MAIN[11][31][45]">MAIN[11][31][45]</a></td></tr>

<tr><td>DRP[53] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][12]"><a href="#virtex5-GTX-bit-MAIN[11][31][46]">MAIN[11][31][46]</a></td></tr>

<tr><td>DRP[53] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][13]"><a href="#virtex5-GTX-bit-MAIN[11][30][46]">MAIN[11][30][46]</a></td></tr>

<tr><td>DRP[53] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][14]"><a href="#virtex5-GTX-bit-MAIN[11][30][47]">MAIN[11][30][47]</a></td></tr>

<tr><td>DRP[53] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[53][15]"><a href="#virtex5-GTX-bit-MAIN[11][31][47]">MAIN[11][31][47]</a></td></tr>

<tr><td>DRP[54] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][0]"><a href="#virtex5-GTX-bit-MAIN[11][31][48]">MAIN[11][31][48]</a></td></tr>

<tr><td>DRP[54] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][1]"><a href="#virtex5-GTX-bit-MAIN[11][30][48]">MAIN[11][30][48]</a></td></tr>

<tr><td>DRP[54] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][2]"><a href="#virtex5-GTX-bit-MAIN[11][30][49]">MAIN[11][30][49]</a></td></tr>

<tr><td>DRP[54] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][3]"><a href="#virtex5-GTX-bit-MAIN[11][31][49]">MAIN[11][31][49]</a></td></tr>

<tr><td>DRP[54] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][4]"><a href="#virtex5-GTX-bit-MAIN[11][31][50]">MAIN[11][31][50]</a></td></tr>

<tr><td>DRP[54] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][5]"><a href="#virtex5-GTX-bit-MAIN[11][30][50]">MAIN[11][30][50]</a></td></tr>

<tr><td>DRP[54] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][6]"><a href="#virtex5-GTX-bit-MAIN[11][30][51]">MAIN[11][30][51]</a></td></tr>

<tr><td>DRP[54] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][7]"><a href="#virtex5-GTX-bit-MAIN[11][31][51]">MAIN[11][31][51]</a></td></tr>

<tr><td>DRP[54] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][8]"><a href="#virtex5-GTX-bit-MAIN[11][31][52]">MAIN[11][31][52]</a></td></tr>

<tr><td>DRP[54] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][9]"><a href="#virtex5-GTX-bit-MAIN[11][30][52]">MAIN[11][30][52]</a></td></tr>

<tr><td>DRP[54] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][10]"><a href="#virtex5-GTX-bit-MAIN[11][30][53]">MAIN[11][30][53]</a></td></tr>

<tr><td>DRP[54] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][11]"><a href="#virtex5-GTX-bit-MAIN[11][31][53]">MAIN[11][31][53]</a></td></tr>

<tr><td>DRP[54] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][12]"><a href="#virtex5-GTX-bit-MAIN[11][31][54]">MAIN[11][31][54]</a></td></tr>

<tr><td>DRP[54] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][13]"><a href="#virtex5-GTX-bit-MAIN[11][30][54]">MAIN[11][30][54]</a></td></tr>

<tr><td>DRP[54] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][14]"><a href="#virtex5-GTX-bit-MAIN[11][30][55]">MAIN[11][30][55]</a></td></tr>

<tr><td>DRP[54] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[54][15]"><a href="#virtex5-GTX-bit-MAIN[11][31][55]">MAIN[11][31][55]</a></td></tr>

<tr><td>DRP[55] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][0]"><a href="#virtex5-GTX-bit-MAIN[11][31][56]">MAIN[11][31][56]</a></td></tr>

<tr><td>DRP[55] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][1]"><a href="#virtex5-GTX-bit-MAIN[11][30][56]">MAIN[11][30][56]</a></td></tr>

<tr><td>DRP[55] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][2]"><a href="#virtex5-GTX-bit-MAIN[11][30][57]">MAIN[11][30][57]</a></td></tr>

<tr><td>DRP[55] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][3]"><a href="#virtex5-GTX-bit-MAIN[11][31][57]">MAIN[11][31][57]</a></td></tr>

<tr><td>DRP[55] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][4]"><a href="#virtex5-GTX-bit-MAIN[11][31][58]">MAIN[11][31][58]</a></td></tr>

<tr><td>DRP[55] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][5]"><a href="#virtex5-GTX-bit-MAIN[11][30][58]">MAIN[11][30][58]</a></td></tr>

<tr><td>DRP[55] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][6]"><a href="#virtex5-GTX-bit-MAIN[11][30][59]">MAIN[11][30][59]</a></td></tr>

<tr><td>DRP[55] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][7]"><a href="#virtex5-GTX-bit-MAIN[11][31][59]">MAIN[11][31][59]</a></td></tr>

<tr><td>DRP[55] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][8]"><a href="#virtex5-GTX-bit-MAIN[11][31][60]">MAIN[11][31][60]</a></td></tr>

<tr><td>DRP[55] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][9]"><a href="#virtex5-GTX-bit-MAIN[11][30][60]">MAIN[11][30][60]</a></td></tr>

<tr><td>DRP[55] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][10]"><a href="#virtex5-GTX-bit-MAIN[11][30][61]">MAIN[11][30][61]</a></td></tr>

<tr><td>DRP[55] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][11]"><a href="#virtex5-GTX-bit-MAIN[11][31][61]">MAIN[11][31][61]</a></td></tr>

<tr><td>DRP[55] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][12]"><a href="#virtex5-GTX-bit-MAIN[11][31][62]">MAIN[11][31][62]</a></td></tr>

<tr><td>DRP[55] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][13]"><a href="#virtex5-GTX-bit-MAIN[11][30][62]">MAIN[11][30][62]</a></td></tr>

<tr><td>DRP[55] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][14]"><a href="#virtex5-GTX-bit-MAIN[11][30][63]">MAIN[11][30][63]</a></td></tr>

<tr><td>DRP[55] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[55][15]"><a href="#virtex5-GTX-bit-MAIN[11][31][63]">MAIN[11][31][63]</a></td></tr>

<tr><td>DRP[56] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][0]"><a href="#virtex5-GTX-bit-MAIN[12][31][0]">MAIN[12][31][0]</a></td></tr>

<tr><td>DRP[56] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][1]"><a href="#virtex5-GTX-bit-MAIN[12][30][0]">MAIN[12][30][0]</a></td></tr>

<tr><td>DRP[56] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][2]"><a href="#virtex5-GTX-bit-MAIN[12][30][1]">MAIN[12][30][1]</a></td></tr>

<tr><td>DRP[56] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][3]"><a href="#virtex5-GTX-bit-MAIN[12][31][1]">MAIN[12][31][1]</a></td></tr>

<tr><td>DRP[56] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][4]"><a href="#virtex5-GTX-bit-MAIN[12][31][2]">MAIN[12][31][2]</a></td></tr>

<tr><td>DRP[56] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][5]"><a href="#virtex5-GTX-bit-MAIN[12][30][2]">MAIN[12][30][2]</a></td></tr>

<tr><td>DRP[56] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][6]"><a href="#virtex5-GTX-bit-MAIN[12][30][3]">MAIN[12][30][3]</a></td></tr>

<tr><td>DRP[56] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][7]"><a href="#virtex5-GTX-bit-MAIN[12][31][3]">MAIN[12][31][3]</a></td></tr>

<tr><td>DRP[56] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][8]"><a href="#virtex5-GTX-bit-MAIN[12][31][4]">MAIN[12][31][4]</a></td></tr>

<tr><td>DRP[56] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][9]"><a href="#virtex5-GTX-bit-MAIN[12][30][4]">MAIN[12][30][4]</a></td></tr>

<tr><td>DRP[56] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][10]"><a href="#virtex5-GTX-bit-MAIN[12][30][5]">MAIN[12][30][5]</a></td></tr>

<tr><td>DRP[56] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][11]"><a href="#virtex5-GTX-bit-MAIN[12][31][5]">MAIN[12][31][5]</a></td></tr>

<tr><td>DRP[56] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][12]"><a href="#virtex5-GTX-bit-MAIN[12][31][6]">MAIN[12][31][6]</a></td></tr>

<tr><td>DRP[56] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][13]"><a href="#virtex5-GTX-bit-MAIN[12][30][6]">MAIN[12][30][6]</a></td></tr>

<tr><td>DRP[56] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][14]"><a href="#virtex5-GTX-bit-MAIN[12][30][7]">MAIN[12][30][7]</a></td></tr>

<tr><td>DRP[56] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[56][15]"><a href="#virtex5-GTX-bit-MAIN[12][31][7]">MAIN[12][31][7]</a></td></tr>

<tr><td>DRP[57] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][0]"><a href="#virtex5-GTX-bit-MAIN[12][31][8]">MAIN[12][31][8]</a></td></tr>

<tr><td>DRP[57] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][1]"><a href="#virtex5-GTX-bit-MAIN[12][30][8]">MAIN[12][30][8]</a></td></tr>

<tr><td>DRP[57] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][2]"><a href="#virtex5-GTX-bit-MAIN[12][30][9]">MAIN[12][30][9]</a></td></tr>

<tr><td>DRP[57] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][3]"><a href="#virtex5-GTX-bit-MAIN[12][31][9]">MAIN[12][31][9]</a></td></tr>

<tr><td>DRP[57] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][4]"><a href="#virtex5-GTX-bit-MAIN[12][31][10]">MAIN[12][31][10]</a></td></tr>

<tr><td>DRP[57] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][5]"><a href="#virtex5-GTX-bit-MAIN[12][30][10]">MAIN[12][30][10]</a></td></tr>

<tr><td>DRP[57] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][6]"><a href="#virtex5-GTX-bit-MAIN[12][30][11]">MAIN[12][30][11]</a></td></tr>

<tr><td>DRP[57] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][7]"><a href="#virtex5-GTX-bit-MAIN[12][31][11]">MAIN[12][31][11]</a></td></tr>

<tr><td>DRP[57] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][8]"><a href="#virtex5-GTX-bit-MAIN[12][31][12]">MAIN[12][31][12]</a></td></tr>

<tr><td>DRP[57] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][9]"><a href="#virtex5-GTX-bit-MAIN[12][30][12]">MAIN[12][30][12]</a></td></tr>

<tr><td>DRP[57] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][10]"><a href="#virtex5-GTX-bit-MAIN[12][30][13]">MAIN[12][30][13]</a></td></tr>

<tr><td>DRP[57] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][11]"><a href="#virtex5-GTX-bit-MAIN[12][31][13]">MAIN[12][31][13]</a></td></tr>

<tr><td>DRP[57] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][12]"><a href="#virtex5-GTX-bit-MAIN[12][31][14]">MAIN[12][31][14]</a></td></tr>

<tr><td>DRP[57] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][13]"><a href="#virtex5-GTX-bit-MAIN[12][30][14]">MAIN[12][30][14]</a></td></tr>

<tr><td>DRP[57] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][14]"><a href="#virtex5-GTX-bit-MAIN[12][30][15]">MAIN[12][30][15]</a></td></tr>

<tr><td>DRP[57] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[57][15]"><a href="#virtex5-GTX-bit-MAIN[12][31][15]">MAIN[12][31][15]</a></td></tr>

<tr><td>DRP[58] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][0]"><a href="#virtex5-GTX-bit-MAIN[12][31][16]">MAIN[12][31][16]</a></td></tr>

<tr><td>DRP[58] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][1]"><a href="#virtex5-GTX-bit-MAIN[12][30][16]">MAIN[12][30][16]</a></td></tr>

<tr><td>DRP[58] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][2]"><a href="#virtex5-GTX-bit-MAIN[12][30][17]">MAIN[12][30][17]</a></td></tr>

<tr><td>DRP[58] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][3]"><a href="#virtex5-GTX-bit-MAIN[12][31][17]">MAIN[12][31][17]</a></td></tr>

<tr><td>DRP[58] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][4]"><a href="#virtex5-GTX-bit-MAIN[12][31][18]">MAIN[12][31][18]</a></td></tr>

<tr><td>DRP[58] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][5]"><a href="#virtex5-GTX-bit-MAIN[12][30][18]">MAIN[12][30][18]</a></td></tr>

<tr><td>DRP[58] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][6]"><a href="#virtex5-GTX-bit-MAIN[12][30][19]">MAIN[12][30][19]</a></td></tr>

<tr><td>DRP[58] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][7]"><a href="#virtex5-GTX-bit-MAIN[12][31][19]">MAIN[12][31][19]</a></td></tr>

<tr><td>DRP[58] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][8]"><a href="#virtex5-GTX-bit-MAIN[12][31][20]">MAIN[12][31][20]</a></td></tr>

<tr><td>DRP[58] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][9]"><a href="#virtex5-GTX-bit-MAIN[12][30][20]">MAIN[12][30][20]</a></td></tr>

<tr><td>DRP[58] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][10]"><a href="#virtex5-GTX-bit-MAIN[12][30][21]">MAIN[12][30][21]</a></td></tr>

<tr><td>DRP[58] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][11]"><a href="#virtex5-GTX-bit-MAIN[12][31][21]">MAIN[12][31][21]</a></td></tr>

<tr><td>DRP[58] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][12]"><a href="#virtex5-GTX-bit-MAIN[12][31][22]">MAIN[12][31][22]</a></td></tr>

<tr><td>DRP[58] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][13]"><a href="#virtex5-GTX-bit-MAIN[12][30][22]">MAIN[12][30][22]</a></td></tr>

<tr><td>DRP[58] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][14]"><a href="#virtex5-GTX-bit-MAIN[12][30][23]">MAIN[12][30][23]</a></td></tr>

<tr><td>DRP[58] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[58][15]"><a href="#virtex5-GTX-bit-MAIN[12][31][23]">MAIN[12][31][23]</a></td></tr>

<tr><td>DRP[59] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][0]"><a href="#virtex5-GTX-bit-MAIN[12][31][24]">MAIN[12][31][24]</a></td></tr>

<tr><td>DRP[59] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][1]"><a href="#virtex5-GTX-bit-MAIN[12][30][24]">MAIN[12][30][24]</a></td></tr>

<tr><td>DRP[59] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][2]"><a href="#virtex5-GTX-bit-MAIN[12][30][25]">MAIN[12][30][25]</a></td></tr>

<tr><td>DRP[59] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][3]"><a href="#virtex5-GTX-bit-MAIN[12][31][25]">MAIN[12][31][25]</a></td></tr>

<tr><td>DRP[59] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][4]"><a href="#virtex5-GTX-bit-MAIN[12][31][26]">MAIN[12][31][26]</a></td></tr>

<tr><td>DRP[59] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][5]"><a href="#virtex5-GTX-bit-MAIN[12][30][26]">MAIN[12][30][26]</a></td></tr>

<tr><td>DRP[59] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][6]"><a href="#virtex5-GTX-bit-MAIN[12][30][27]">MAIN[12][30][27]</a></td></tr>

<tr><td>DRP[59] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][7]"><a href="#virtex5-GTX-bit-MAIN[12][31][27]">MAIN[12][31][27]</a></td></tr>

<tr><td>DRP[59] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][8]"><a href="#virtex5-GTX-bit-MAIN[12][31][28]">MAIN[12][31][28]</a></td></tr>

<tr><td>DRP[59] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][9]"><a href="#virtex5-GTX-bit-MAIN[12][30][28]">MAIN[12][30][28]</a></td></tr>

<tr><td>DRP[59] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][10]"><a href="#virtex5-GTX-bit-MAIN[12][30][29]">MAIN[12][30][29]</a></td></tr>

<tr><td>DRP[59] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][11]"><a href="#virtex5-GTX-bit-MAIN[12][31][29]">MAIN[12][31][29]</a></td></tr>

<tr><td>DRP[59] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][12]"><a href="#virtex5-GTX-bit-MAIN[12][31][30]">MAIN[12][31][30]</a></td></tr>

<tr><td>DRP[59] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][13]"><a href="#virtex5-GTX-bit-MAIN[12][30][30]">MAIN[12][30][30]</a></td></tr>

<tr><td>DRP[59] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][14]"><a href="#virtex5-GTX-bit-MAIN[12][30][31]">MAIN[12][30][31]</a></td></tr>

<tr><td>DRP[59] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[59][15]"><a href="#virtex5-GTX-bit-MAIN[12][31][31]">MAIN[12][31][31]</a></td></tr>

<tr><td>DRP[60] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][0]"><a href="#virtex5-GTX-bit-MAIN[12][31][32]">MAIN[12][31][32]</a></td></tr>

<tr><td>DRP[60] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][1]"><a href="#virtex5-GTX-bit-MAIN[12][30][32]">MAIN[12][30][32]</a></td></tr>

<tr><td>DRP[60] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][2]"><a href="#virtex5-GTX-bit-MAIN[12][30][33]">MAIN[12][30][33]</a></td></tr>

<tr><td>DRP[60] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][3]"><a href="#virtex5-GTX-bit-MAIN[12][31][33]">MAIN[12][31][33]</a></td></tr>

<tr><td>DRP[60] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][4]"><a href="#virtex5-GTX-bit-MAIN[12][31][34]">MAIN[12][31][34]</a></td></tr>

<tr><td>DRP[60] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][5]"><a href="#virtex5-GTX-bit-MAIN[12][30][34]">MAIN[12][30][34]</a></td></tr>

<tr><td>DRP[60] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][6]"><a href="#virtex5-GTX-bit-MAIN[12][30][35]">MAIN[12][30][35]</a></td></tr>

<tr><td>DRP[60] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][7]"><a href="#virtex5-GTX-bit-MAIN[12][31][35]">MAIN[12][31][35]</a></td></tr>

<tr><td>DRP[60] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][8]"><a href="#virtex5-GTX-bit-MAIN[12][31][36]">MAIN[12][31][36]</a></td></tr>

<tr><td>DRP[60] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][9]"><a href="#virtex5-GTX-bit-MAIN[12][30][36]">MAIN[12][30][36]</a></td></tr>

<tr><td>DRP[60] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][10]"><a href="#virtex5-GTX-bit-MAIN[12][30][37]">MAIN[12][30][37]</a></td></tr>

<tr><td>DRP[60] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][11]"><a href="#virtex5-GTX-bit-MAIN[12][31][37]">MAIN[12][31][37]</a></td></tr>

<tr><td>DRP[60] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][12]"><a href="#virtex5-GTX-bit-MAIN[12][31][38]">MAIN[12][31][38]</a></td></tr>

<tr><td>DRP[60] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][13]"><a href="#virtex5-GTX-bit-MAIN[12][30][38]">MAIN[12][30][38]</a></td></tr>

<tr><td>DRP[60] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][14]"><a href="#virtex5-GTX-bit-MAIN[12][30][39]">MAIN[12][30][39]</a></td></tr>

<tr><td>DRP[60] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[60][15]"><a href="#virtex5-GTX-bit-MAIN[12][31][39]">MAIN[12][31][39]</a></td></tr>

<tr><td>DRP[61] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][0]"><a href="#virtex5-GTX-bit-MAIN[12][31][40]">MAIN[12][31][40]</a></td></tr>

<tr><td>DRP[61] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][1]"><a href="#virtex5-GTX-bit-MAIN[12][30][40]">MAIN[12][30][40]</a></td></tr>

<tr><td>DRP[61] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][2]"><a href="#virtex5-GTX-bit-MAIN[12][30][41]">MAIN[12][30][41]</a></td></tr>

<tr><td>DRP[61] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][3]"><a href="#virtex5-GTX-bit-MAIN[12][31][41]">MAIN[12][31][41]</a></td></tr>

<tr><td>DRP[61] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][4]"><a href="#virtex5-GTX-bit-MAIN[12][31][42]">MAIN[12][31][42]</a></td></tr>

<tr><td>DRP[61] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][5]"><a href="#virtex5-GTX-bit-MAIN[12][30][42]">MAIN[12][30][42]</a></td></tr>

<tr><td>DRP[61] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][6]"><a href="#virtex5-GTX-bit-MAIN[12][30][43]">MAIN[12][30][43]</a></td></tr>

<tr><td>DRP[61] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][7]"><a href="#virtex5-GTX-bit-MAIN[12][31][43]">MAIN[12][31][43]</a></td></tr>

<tr><td>DRP[61] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][8]"><a href="#virtex5-GTX-bit-MAIN[12][31][44]">MAIN[12][31][44]</a></td></tr>

<tr><td>DRP[61] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][9]"><a href="#virtex5-GTX-bit-MAIN[12][30][44]">MAIN[12][30][44]</a></td></tr>

<tr><td>DRP[61] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][10]"><a href="#virtex5-GTX-bit-MAIN[12][30][45]">MAIN[12][30][45]</a></td></tr>

<tr><td>DRP[61] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][11]"><a href="#virtex5-GTX-bit-MAIN[12][31][45]">MAIN[12][31][45]</a></td></tr>

<tr><td>DRP[61] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][12]"><a href="#virtex5-GTX-bit-MAIN[12][31][46]">MAIN[12][31][46]</a></td></tr>

<tr><td>DRP[61] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][13]"><a href="#virtex5-GTX-bit-MAIN[12][30][46]">MAIN[12][30][46]</a></td></tr>

<tr><td>DRP[61] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][14]"><a href="#virtex5-GTX-bit-MAIN[12][30][47]">MAIN[12][30][47]</a></td></tr>

<tr><td>DRP[61] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[61][15]"><a href="#virtex5-GTX-bit-MAIN[12][31][47]">MAIN[12][31][47]</a></td></tr>

<tr><td>DRP[62] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][0]"><a href="#virtex5-GTX-bit-MAIN[12][31][48]">MAIN[12][31][48]</a></td></tr>

<tr><td>DRP[62] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][1]"><a href="#virtex5-GTX-bit-MAIN[12][30][48]">MAIN[12][30][48]</a></td></tr>

<tr><td>DRP[62] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][2]"><a href="#virtex5-GTX-bit-MAIN[12][30][49]">MAIN[12][30][49]</a></td></tr>

<tr><td>DRP[62] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][3]"><a href="#virtex5-GTX-bit-MAIN[12][31][49]">MAIN[12][31][49]</a></td></tr>

<tr><td>DRP[62] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][4]"><a href="#virtex5-GTX-bit-MAIN[12][31][50]">MAIN[12][31][50]</a></td></tr>

<tr><td>DRP[62] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][5]"><a href="#virtex5-GTX-bit-MAIN[12][30][50]">MAIN[12][30][50]</a></td></tr>

<tr><td>DRP[62] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][6]"><a href="#virtex5-GTX-bit-MAIN[12][30][51]">MAIN[12][30][51]</a></td></tr>

<tr><td>DRP[62] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][7]"><a href="#virtex5-GTX-bit-MAIN[12][31][51]">MAIN[12][31][51]</a></td></tr>

<tr><td>DRP[62] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][8]"><a href="#virtex5-GTX-bit-MAIN[12][31][52]">MAIN[12][31][52]</a></td></tr>

<tr><td>DRP[62] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][9]"><a href="#virtex5-GTX-bit-MAIN[12][30][52]">MAIN[12][30][52]</a></td></tr>

<tr><td>DRP[62] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][10]"><a href="#virtex5-GTX-bit-MAIN[12][30][53]">MAIN[12][30][53]</a></td></tr>

<tr><td>DRP[62] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][11]"><a href="#virtex5-GTX-bit-MAIN[12][31][53]">MAIN[12][31][53]</a></td></tr>

<tr><td>DRP[62] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][12]"><a href="#virtex5-GTX-bit-MAIN[12][31][54]">MAIN[12][31][54]</a></td></tr>

<tr><td>DRP[62] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][13]"><a href="#virtex5-GTX-bit-MAIN[12][30][54]">MAIN[12][30][54]</a></td></tr>

<tr><td>DRP[62] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][14]"><a href="#virtex5-GTX-bit-MAIN[12][30][55]">MAIN[12][30][55]</a></td></tr>

<tr><td>DRP[62] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[62][15]"><a href="#virtex5-GTX-bit-MAIN[12][31][55]">MAIN[12][31][55]</a></td></tr>

<tr><td>DRP[63] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][0]"><a href="#virtex5-GTX-bit-MAIN[12][31][56]">MAIN[12][31][56]</a></td></tr>

<tr><td>DRP[63] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][1]"><a href="#virtex5-GTX-bit-MAIN[12][30][56]">MAIN[12][30][56]</a></td></tr>

<tr><td>DRP[63] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][2]"><a href="#virtex5-GTX-bit-MAIN[12][30][57]">MAIN[12][30][57]</a></td></tr>

<tr><td>DRP[63] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][3]"><a href="#virtex5-GTX-bit-MAIN[12][31][57]">MAIN[12][31][57]</a></td></tr>

<tr><td>DRP[63] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][4]"><a href="#virtex5-GTX-bit-MAIN[12][31][58]">MAIN[12][31][58]</a></td></tr>

<tr><td>DRP[63] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][5]"><a href="#virtex5-GTX-bit-MAIN[12][30][58]">MAIN[12][30][58]</a></td></tr>

<tr><td>DRP[63] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][6]"><a href="#virtex5-GTX-bit-MAIN[12][30][59]">MAIN[12][30][59]</a></td></tr>

<tr><td>DRP[63] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][7]"><a href="#virtex5-GTX-bit-MAIN[12][31][59]">MAIN[12][31][59]</a></td></tr>

<tr><td>DRP[63] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][8]"><a href="#virtex5-GTX-bit-MAIN[12][31][60]">MAIN[12][31][60]</a></td></tr>

<tr><td>DRP[63] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][9]"><a href="#virtex5-GTX-bit-MAIN[12][30][60]">MAIN[12][30][60]</a></td></tr>

<tr><td>DRP[63] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][10]"><a href="#virtex5-GTX-bit-MAIN[12][30][61]">MAIN[12][30][61]</a></td></tr>

<tr><td>DRP[63] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][11]"><a href="#virtex5-GTX-bit-MAIN[12][31][61]">MAIN[12][31][61]</a></td></tr>

<tr><td>DRP[63] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][12]"><a href="#virtex5-GTX-bit-MAIN[12][31][62]">MAIN[12][31][62]</a></td></tr>

<tr><td>DRP[63] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][13]"><a href="#virtex5-GTX-bit-MAIN[12][30][62]">MAIN[12][30][62]</a></td></tr>

<tr><td>DRP[63] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][14]"><a href="#virtex5-GTX-bit-MAIN[12][30][63]">MAIN[12][30][63]</a></td></tr>

<tr><td>DRP[63] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[63][15]"><a href="#virtex5-GTX-bit-MAIN[12][31][63]">MAIN[12][31][63]</a></td></tr>

<tr><td>DRP[64] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][0]"><a href="#virtex5-GTX-bit-MAIN[13][31][0]">MAIN[13][31][0]</a></td></tr>

<tr><td>DRP[64] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][1]"><a href="#virtex5-GTX-bit-MAIN[13][30][0]">MAIN[13][30][0]</a></td></tr>

<tr><td>DRP[64] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][2]"><a href="#virtex5-GTX-bit-MAIN[13][30][1]">MAIN[13][30][1]</a></td></tr>

<tr><td>DRP[64] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][3]"><a href="#virtex5-GTX-bit-MAIN[13][31][1]">MAIN[13][31][1]</a></td></tr>

<tr><td>DRP[64] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][4]"><a href="#virtex5-GTX-bit-MAIN[13][31][2]">MAIN[13][31][2]</a></td></tr>

<tr><td>DRP[64] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][5]"><a href="#virtex5-GTX-bit-MAIN[13][30][2]">MAIN[13][30][2]</a></td></tr>

<tr><td>DRP[64] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][6]"><a href="#virtex5-GTX-bit-MAIN[13][30][3]">MAIN[13][30][3]</a></td></tr>

<tr><td>DRP[64] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][7]"><a href="#virtex5-GTX-bit-MAIN[13][31][3]">MAIN[13][31][3]</a></td></tr>

<tr><td>DRP[64] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][8]"><a href="#virtex5-GTX-bit-MAIN[13][31][4]">MAIN[13][31][4]</a></td></tr>

<tr><td>DRP[64] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][9]"><a href="#virtex5-GTX-bit-MAIN[13][30][4]">MAIN[13][30][4]</a></td></tr>

<tr><td>DRP[64] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][10]"><a href="#virtex5-GTX-bit-MAIN[13][30][5]">MAIN[13][30][5]</a></td></tr>

<tr><td>DRP[64] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][11]"><a href="#virtex5-GTX-bit-MAIN[13][31][5]">MAIN[13][31][5]</a></td></tr>

<tr><td>DRP[64] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][12]"><a href="#virtex5-GTX-bit-MAIN[13][31][6]">MAIN[13][31][6]</a></td></tr>

<tr><td>DRP[64] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][13]"><a href="#virtex5-GTX-bit-MAIN[13][30][6]">MAIN[13][30][6]</a></td></tr>

<tr><td>DRP[64] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][14]"><a href="#virtex5-GTX-bit-MAIN[13][30][7]">MAIN[13][30][7]</a></td></tr>

<tr><td>DRP[64] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[64][15]"><a href="#virtex5-GTX-bit-MAIN[13][31][7]">MAIN[13][31][7]</a></td></tr>

<tr><td>DRP[65] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][0]"><a href="#virtex5-GTX-bit-MAIN[13][31][8]">MAIN[13][31][8]</a></td></tr>

<tr><td>DRP[65] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][1]"><a href="#virtex5-GTX-bit-MAIN[13][30][8]">MAIN[13][30][8]</a></td></tr>

<tr><td>DRP[65] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][2]"><a href="#virtex5-GTX-bit-MAIN[13][30][9]">MAIN[13][30][9]</a></td></tr>

<tr><td>DRP[65] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][3]"><a href="#virtex5-GTX-bit-MAIN[13][31][9]">MAIN[13][31][9]</a></td></tr>

<tr><td>DRP[65] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][4]"><a href="#virtex5-GTX-bit-MAIN[13][31][10]">MAIN[13][31][10]</a></td></tr>

<tr><td>DRP[65] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][5]"><a href="#virtex5-GTX-bit-MAIN[13][30][10]">MAIN[13][30][10]</a></td></tr>

<tr><td>DRP[65] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][6]"><a href="#virtex5-GTX-bit-MAIN[13][30][11]">MAIN[13][30][11]</a></td></tr>

<tr><td>DRP[65] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][7]"><a href="#virtex5-GTX-bit-MAIN[13][31][11]">MAIN[13][31][11]</a></td></tr>

<tr><td>DRP[65] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][8]"><a href="#virtex5-GTX-bit-MAIN[13][31][12]">MAIN[13][31][12]</a></td></tr>

<tr><td>DRP[65] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][9]"><a href="#virtex5-GTX-bit-MAIN[13][30][12]">MAIN[13][30][12]</a></td></tr>

<tr><td>DRP[65] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][10]"><a href="#virtex5-GTX-bit-MAIN[13][30][13]">MAIN[13][30][13]</a></td></tr>

<tr><td>DRP[65] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][11]"><a href="#virtex5-GTX-bit-MAIN[13][31][13]">MAIN[13][31][13]</a></td></tr>

<tr><td>DRP[65] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][12]"><a href="#virtex5-GTX-bit-MAIN[13][31][14]">MAIN[13][31][14]</a></td></tr>

<tr><td>DRP[65] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][13]"><a href="#virtex5-GTX-bit-MAIN[13][30][14]">MAIN[13][30][14]</a></td></tr>

<tr><td>DRP[65] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][14]"><a href="#virtex5-GTX-bit-MAIN[13][30][15]">MAIN[13][30][15]</a></td></tr>

<tr><td>DRP[65] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[65][15]"><a href="#virtex5-GTX-bit-MAIN[13][31][15]">MAIN[13][31][15]</a></td></tr>

<tr><td>DRP[66] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][0]"><a href="#virtex5-GTX-bit-MAIN[13][31][16]">MAIN[13][31][16]</a></td></tr>

<tr><td>DRP[66] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][1]"><a href="#virtex5-GTX-bit-MAIN[13][30][16]">MAIN[13][30][16]</a></td></tr>

<tr><td>DRP[66] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][2]"><a href="#virtex5-GTX-bit-MAIN[13][30][17]">MAIN[13][30][17]</a></td></tr>

<tr><td>DRP[66] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][3]"><a href="#virtex5-GTX-bit-MAIN[13][31][17]">MAIN[13][31][17]</a></td></tr>

<tr><td>DRP[66] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][4]"><a href="#virtex5-GTX-bit-MAIN[13][31][18]">MAIN[13][31][18]</a></td></tr>

<tr><td>DRP[66] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][5]"><a href="#virtex5-GTX-bit-MAIN[13][30][18]">MAIN[13][30][18]</a></td></tr>

<tr><td>DRP[66] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][6]"><a href="#virtex5-GTX-bit-MAIN[13][30][19]">MAIN[13][30][19]</a></td></tr>

<tr><td>DRP[66] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][7]"><a href="#virtex5-GTX-bit-MAIN[13][31][19]">MAIN[13][31][19]</a></td></tr>

<tr><td>DRP[66] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][8]"><a href="#virtex5-GTX-bit-MAIN[13][31][20]">MAIN[13][31][20]</a></td></tr>

<tr><td>DRP[66] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][9]"><a href="#virtex5-GTX-bit-MAIN[13][30][20]">MAIN[13][30][20]</a></td></tr>

<tr><td>DRP[66] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][10]"><a href="#virtex5-GTX-bit-MAIN[13][30][21]">MAIN[13][30][21]</a></td></tr>

<tr><td>DRP[66] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][11]"><a href="#virtex5-GTX-bit-MAIN[13][31][21]">MAIN[13][31][21]</a></td></tr>

<tr><td>DRP[66] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][12]"><a href="#virtex5-GTX-bit-MAIN[13][31][22]">MAIN[13][31][22]</a></td></tr>

<tr><td>DRP[66] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][13]"><a href="#virtex5-GTX-bit-MAIN[13][30][22]">MAIN[13][30][22]</a></td></tr>

<tr><td>DRP[66] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][14]"><a href="#virtex5-GTX-bit-MAIN[13][30][23]">MAIN[13][30][23]</a></td></tr>

<tr><td>DRP[66] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[66][15]"><a href="#virtex5-GTX-bit-MAIN[13][31][23]">MAIN[13][31][23]</a></td></tr>

<tr><td>DRP[67] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][0]"><a href="#virtex5-GTX-bit-MAIN[13][31][24]">MAIN[13][31][24]</a></td></tr>

<tr><td>DRP[67] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][1]"><a href="#virtex5-GTX-bit-MAIN[13][30][24]">MAIN[13][30][24]</a></td></tr>

<tr><td>DRP[67] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][2]"><a href="#virtex5-GTX-bit-MAIN[13][30][25]">MAIN[13][30][25]</a></td></tr>

<tr><td>DRP[67] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][3]"><a href="#virtex5-GTX-bit-MAIN[13][31][25]">MAIN[13][31][25]</a></td></tr>

<tr><td>DRP[67] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][4]"><a href="#virtex5-GTX-bit-MAIN[13][31][26]">MAIN[13][31][26]</a></td></tr>

<tr><td>DRP[67] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][5]"><a href="#virtex5-GTX-bit-MAIN[13][30][26]">MAIN[13][30][26]</a></td></tr>

<tr><td>DRP[67] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][6]"><a href="#virtex5-GTX-bit-MAIN[13][30][27]">MAIN[13][30][27]</a></td></tr>

<tr><td>DRP[67] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][7]"><a href="#virtex5-GTX-bit-MAIN[13][31][27]">MAIN[13][31][27]</a></td></tr>

<tr><td>DRP[67] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][8]"><a href="#virtex5-GTX-bit-MAIN[13][31][28]">MAIN[13][31][28]</a></td></tr>

<tr><td>DRP[67] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][9]"><a href="#virtex5-GTX-bit-MAIN[13][30][28]">MAIN[13][30][28]</a></td></tr>

<tr><td>DRP[67] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][10]"><a href="#virtex5-GTX-bit-MAIN[13][30][29]">MAIN[13][30][29]</a></td></tr>

<tr><td>DRP[67] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][11]"><a href="#virtex5-GTX-bit-MAIN[13][31][29]">MAIN[13][31][29]</a></td></tr>

<tr><td>DRP[67] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][12]"><a href="#virtex5-GTX-bit-MAIN[13][31][30]">MAIN[13][31][30]</a></td></tr>

<tr><td>DRP[67] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][13]"><a href="#virtex5-GTX-bit-MAIN[13][30][30]">MAIN[13][30][30]</a></td></tr>

<tr><td>DRP[67] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][14]"><a href="#virtex5-GTX-bit-MAIN[13][30][31]">MAIN[13][30][31]</a></td></tr>

<tr><td>DRP[67] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[67][15]"><a href="#virtex5-GTX-bit-MAIN[13][31][31]">MAIN[13][31][31]</a></td></tr>

<tr><td>DRP[68] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][0]"><a href="#virtex5-GTX-bit-MAIN[13][31][32]">MAIN[13][31][32]</a></td></tr>

<tr><td>DRP[68] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][1]"><a href="#virtex5-GTX-bit-MAIN[13][30][32]">MAIN[13][30][32]</a></td></tr>

<tr><td>DRP[68] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][2]"><a href="#virtex5-GTX-bit-MAIN[13][30][33]">MAIN[13][30][33]</a></td></tr>

<tr><td>DRP[68] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][3]"><a href="#virtex5-GTX-bit-MAIN[13][31][33]">MAIN[13][31][33]</a></td></tr>

<tr><td>DRP[68] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][4]"><a href="#virtex5-GTX-bit-MAIN[13][31][34]">MAIN[13][31][34]</a></td></tr>

<tr><td>DRP[68] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][5]"><a href="#virtex5-GTX-bit-MAIN[13][30][34]">MAIN[13][30][34]</a></td></tr>

<tr><td>DRP[68] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][6]"><a href="#virtex5-GTX-bit-MAIN[13][30][35]">MAIN[13][30][35]</a></td></tr>

<tr><td>DRP[68] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][7]"><a href="#virtex5-GTX-bit-MAIN[13][31][35]">MAIN[13][31][35]</a></td></tr>

<tr><td>DRP[68] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][8]"><a href="#virtex5-GTX-bit-MAIN[13][31][36]">MAIN[13][31][36]</a></td></tr>

<tr><td>DRP[68] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][9]"><a href="#virtex5-GTX-bit-MAIN[13][30][36]">MAIN[13][30][36]</a></td></tr>

<tr><td>DRP[68] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][10]"><a href="#virtex5-GTX-bit-MAIN[13][30][37]">MAIN[13][30][37]</a></td></tr>

<tr><td>DRP[68] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][11]"><a href="#virtex5-GTX-bit-MAIN[13][31][37]">MAIN[13][31][37]</a></td></tr>

<tr><td>DRP[68] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][12]"><a href="#virtex5-GTX-bit-MAIN[13][31][38]">MAIN[13][31][38]</a></td></tr>

<tr><td>DRP[68] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][13]"><a href="#virtex5-GTX-bit-MAIN[13][30][38]">MAIN[13][30][38]</a></td></tr>

<tr><td>DRP[68] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][14]"><a href="#virtex5-GTX-bit-MAIN[13][30][39]">MAIN[13][30][39]</a></td></tr>

<tr><td>DRP[68] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[68][15]"><a href="#virtex5-GTX-bit-MAIN[13][31][39]">MAIN[13][31][39]</a></td></tr>

<tr><td>DRP[69] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][0]"><a href="#virtex5-GTX-bit-MAIN[13][31][40]">MAIN[13][31][40]</a></td></tr>

<tr><td>DRP[69] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][1]"><a href="#virtex5-GTX-bit-MAIN[13][30][40]">MAIN[13][30][40]</a></td></tr>

<tr><td>DRP[69] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][2]"><a href="#virtex5-GTX-bit-MAIN[13][30][41]">MAIN[13][30][41]</a></td></tr>

<tr><td>DRP[69] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][3]"><a href="#virtex5-GTX-bit-MAIN[13][31][41]">MAIN[13][31][41]</a></td></tr>

<tr><td>DRP[69] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][4]"><a href="#virtex5-GTX-bit-MAIN[13][31][42]">MAIN[13][31][42]</a></td></tr>

<tr><td>DRP[69] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][5]"><a href="#virtex5-GTX-bit-MAIN[13][30][42]">MAIN[13][30][42]</a></td></tr>

<tr><td>DRP[69] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][6]"><a href="#virtex5-GTX-bit-MAIN[13][30][43]">MAIN[13][30][43]</a></td></tr>

<tr><td>DRP[69] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][7]"><a href="#virtex5-GTX-bit-MAIN[13][31][43]">MAIN[13][31][43]</a></td></tr>

<tr><td>DRP[69] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][8]"><a href="#virtex5-GTX-bit-MAIN[13][31][44]">MAIN[13][31][44]</a></td></tr>

<tr><td>DRP[69] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][9]"><a href="#virtex5-GTX-bit-MAIN[13][30][44]">MAIN[13][30][44]</a></td></tr>

<tr><td>DRP[69] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][10]"><a href="#virtex5-GTX-bit-MAIN[13][30][45]">MAIN[13][30][45]</a></td></tr>

<tr><td>DRP[69] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][11]"><a href="#virtex5-GTX-bit-MAIN[13][31][45]">MAIN[13][31][45]</a></td></tr>

<tr><td>DRP[69] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][12]"><a href="#virtex5-GTX-bit-MAIN[13][31][46]">MAIN[13][31][46]</a></td></tr>

<tr><td>DRP[69] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][13]"><a href="#virtex5-GTX-bit-MAIN[13][30][46]">MAIN[13][30][46]</a></td></tr>

<tr><td>DRP[69] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][14]"><a href="#virtex5-GTX-bit-MAIN[13][30][47]">MAIN[13][30][47]</a></td></tr>

<tr><td>DRP[69] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[69][15]"><a href="#virtex5-GTX-bit-MAIN[13][31][47]">MAIN[13][31][47]</a></td></tr>

<tr><td>DRP[70] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][0]"><a href="#virtex5-GTX-bit-MAIN[13][31][48]">MAIN[13][31][48]</a></td></tr>

<tr><td>DRP[70] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][1]"><a href="#virtex5-GTX-bit-MAIN[13][30][48]">MAIN[13][30][48]</a></td></tr>

<tr><td>DRP[70] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][2]"><a href="#virtex5-GTX-bit-MAIN[13][30][49]">MAIN[13][30][49]</a></td></tr>

<tr><td>DRP[70] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][3]"><a href="#virtex5-GTX-bit-MAIN[13][31][49]">MAIN[13][31][49]</a></td></tr>

<tr><td>DRP[70] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][4]"><a href="#virtex5-GTX-bit-MAIN[13][31][50]">MAIN[13][31][50]</a></td></tr>

<tr><td>DRP[70] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][5]"><a href="#virtex5-GTX-bit-MAIN[13][30][50]">MAIN[13][30][50]</a></td></tr>

<tr><td>DRP[70] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][6]"><a href="#virtex5-GTX-bit-MAIN[13][30][51]">MAIN[13][30][51]</a></td></tr>

<tr><td>DRP[70] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][7]"><a href="#virtex5-GTX-bit-MAIN[13][31][51]">MAIN[13][31][51]</a></td></tr>

<tr><td>DRP[70] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][8]"><a href="#virtex5-GTX-bit-MAIN[13][31][52]">MAIN[13][31][52]</a></td></tr>

<tr><td>DRP[70] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][9]"><a href="#virtex5-GTX-bit-MAIN[13][30][52]">MAIN[13][30][52]</a></td></tr>

<tr><td>DRP[70] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][10]"><a href="#virtex5-GTX-bit-MAIN[13][30][53]">MAIN[13][30][53]</a></td></tr>

<tr><td>DRP[70] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][11]"><a href="#virtex5-GTX-bit-MAIN[13][31][53]">MAIN[13][31][53]</a></td></tr>

<tr><td>DRP[70] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][12]"><a href="#virtex5-GTX-bit-MAIN[13][31][54]">MAIN[13][31][54]</a></td></tr>

<tr><td>DRP[70] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][13]"><a href="#virtex5-GTX-bit-MAIN[13][30][54]">MAIN[13][30][54]</a></td></tr>

<tr><td>DRP[70] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][14]"><a href="#virtex5-GTX-bit-MAIN[13][30][55]">MAIN[13][30][55]</a></td></tr>

<tr><td>DRP[70] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[70][15]"><a href="#virtex5-GTX-bit-MAIN[13][31][55]">MAIN[13][31][55]</a></td></tr>

<tr><td>DRP[71] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][0]"><a href="#virtex5-GTX-bit-MAIN[13][31][56]">MAIN[13][31][56]</a></td></tr>

<tr><td>DRP[71] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][1]"><a href="#virtex5-GTX-bit-MAIN[13][30][56]">MAIN[13][30][56]</a></td></tr>

<tr><td>DRP[71] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][2]"><a href="#virtex5-GTX-bit-MAIN[13][30][57]">MAIN[13][30][57]</a></td></tr>

<tr><td>DRP[71] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][3]"><a href="#virtex5-GTX-bit-MAIN[13][31][57]">MAIN[13][31][57]</a></td></tr>

<tr><td>DRP[71] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][4]"><a href="#virtex5-GTX-bit-MAIN[13][31][58]">MAIN[13][31][58]</a></td></tr>

<tr><td>DRP[71] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][5]"><a href="#virtex5-GTX-bit-MAIN[13][30][58]">MAIN[13][30][58]</a></td></tr>

<tr><td>DRP[71] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][6]"><a href="#virtex5-GTX-bit-MAIN[13][30][59]">MAIN[13][30][59]</a></td></tr>

<tr><td>DRP[71] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][7]"><a href="#virtex5-GTX-bit-MAIN[13][31][59]">MAIN[13][31][59]</a></td></tr>

<tr><td>DRP[71] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][8]"><a href="#virtex5-GTX-bit-MAIN[13][31][60]">MAIN[13][31][60]</a></td></tr>

<tr><td>DRP[71] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][9]"><a href="#virtex5-GTX-bit-MAIN[13][30][60]">MAIN[13][30][60]</a></td></tr>

<tr><td>DRP[71] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][10]"><a href="#virtex5-GTX-bit-MAIN[13][30][61]">MAIN[13][30][61]</a></td></tr>

<tr><td>DRP[71] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][11]"><a href="#virtex5-GTX-bit-MAIN[13][31][61]">MAIN[13][31][61]</a></td></tr>

<tr><td>DRP[71] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][12]"><a href="#virtex5-GTX-bit-MAIN[13][31][62]">MAIN[13][31][62]</a></td></tr>

<tr><td>DRP[71] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][13]"><a href="#virtex5-GTX-bit-MAIN[13][30][62]">MAIN[13][30][62]</a></td></tr>

<tr><td>DRP[71] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][14]"><a href="#virtex5-GTX-bit-MAIN[13][30][63]">MAIN[13][30][63]</a></td></tr>

<tr><td>DRP[71] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[71][15]"><a href="#virtex5-GTX-bit-MAIN[13][31][63]">MAIN[13][31][63]</a></td></tr>

<tr><td>DRP[72] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][0]"><a href="#virtex5-GTX-bit-MAIN[14][31][0]">MAIN[14][31][0]</a></td></tr>

<tr><td>DRP[72] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][1]"><a href="#virtex5-GTX-bit-MAIN[14][30][0]">MAIN[14][30][0]</a></td></tr>

<tr><td>DRP[72] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][2]"><a href="#virtex5-GTX-bit-MAIN[14][30][1]">MAIN[14][30][1]</a></td></tr>

<tr><td>DRP[72] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][3]"><a href="#virtex5-GTX-bit-MAIN[14][31][1]">MAIN[14][31][1]</a></td></tr>

<tr><td>DRP[72] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][4]"><a href="#virtex5-GTX-bit-MAIN[14][31][2]">MAIN[14][31][2]</a></td></tr>

<tr><td>DRP[72] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][5]"><a href="#virtex5-GTX-bit-MAIN[14][30][2]">MAIN[14][30][2]</a></td></tr>

<tr><td>DRP[72] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][6]"><a href="#virtex5-GTX-bit-MAIN[14][30][3]">MAIN[14][30][3]</a></td></tr>

<tr><td>DRP[72] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][7]"><a href="#virtex5-GTX-bit-MAIN[14][31][3]">MAIN[14][31][3]</a></td></tr>

<tr><td>DRP[72] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][8]"><a href="#virtex5-GTX-bit-MAIN[14][31][4]">MAIN[14][31][4]</a></td></tr>

<tr><td>DRP[72] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][9]"><a href="#virtex5-GTX-bit-MAIN[14][30][4]">MAIN[14][30][4]</a></td></tr>

<tr><td>DRP[72] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][10]"><a href="#virtex5-GTX-bit-MAIN[14][30][5]">MAIN[14][30][5]</a></td></tr>

<tr><td>DRP[72] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][11]"><a href="#virtex5-GTX-bit-MAIN[14][31][5]">MAIN[14][31][5]</a></td></tr>

<tr><td>DRP[72] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][12]"><a href="#virtex5-GTX-bit-MAIN[14][31][6]">MAIN[14][31][6]</a></td></tr>

<tr><td>DRP[72] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][13]"><a href="#virtex5-GTX-bit-MAIN[14][30][6]">MAIN[14][30][6]</a></td></tr>

<tr><td>DRP[72] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][14]"><a href="#virtex5-GTX-bit-MAIN[14][30][7]">MAIN[14][30][7]</a></td></tr>

<tr><td>DRP[72] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[72][15]"><a href="#virtex5-GTX-bit-MAIN[14][31][7]">MAIN[14][31][7]</a></td></tr>

<tr><td>DRP[73] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][0]"><a href="#virtex5-GTX-bit-MAIN[14][31][8]">MAIN[14][31][8]</a></td></tr>

<tr><td>DRP[73] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][1]"><a href="#virtex5-GTX-bit-MAIN[14][30][8]">MAIN[14][30][8]</a></td></tr>

<tr><td>DRP[73] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][2]"><a href="#virtex5-GTX-bit-MAIN[14][30][9]">MAIN[14][30][9]</a></td></tr>

<tr><td>DRP[73] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][3]"><a href="#virtex5-GTX-bit-MAIN[14][31][9]">MAIN[14][31][9]</a></td></tr>

<tr><td>DRP[73] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][4]"><a href="#virtex5-GTX-bit-MAIN[14][31][10]">MAIN[14][31][10]</a></td></tr>

<tr><td>DRP[73] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][5]"><a href="#virtex5-GTX-bit-MAIN[14][30][10]">MAIN[14][30][10]</a></td></tr>

<tr><td>DRP[73] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][6]"><a href="#virtex5-GTX-bit-MAIN[14][30][11]">MAIN[14][30][11]</a></td></tr>

<tr><td>DRP[73] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][7]"><a href="#virtex5-GTX-bit-MAIN[14][31][11]">MAIN[14][31][11]</a></td></tr>

<tr><td>DRP[73] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][8]"><a href="#virtex5-GTX-bit-MAIN[14][31][12]">MAIN[14][31][12]</a></td></tr>

<tr><td>DRP[73] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][9]"><a href="#virtex5-GTX-bit-MAIN[14][30][12]">MAIN[14][30][12]</a></td></tr>

<tr><td>DRP[73] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][10]"><a href="#virtex5-GTX-bit-MAIN[14][30][13]">MAIN[14][30][13]</a></td></tr>

<tr><td>DRP[73] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][11]"><a href="#virtex5-GTX-bit-MAIN[14][31][13]">MAIN[14][31][13]</a></td></tr>

<tr><td>DRP[73] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][12]"><a href="#virtex5-GTX-bit-MAIN[14][31][14]">MAIN[14][31][14]</a></td></tr>

<tr><td>DRP[73] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][13]"><a href="#virtex5-GTX-bit-MAIN[14][30][14]">MAIN[14][30][14]</a></td></tr>

<tr><td>DRP[73] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][14]"><a href="#virtex5-GTX-bit-MAIN[14][30][15]">MAIN[14][30][15]</a></td></tr>

<tr><td>DRP[73] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[73][15]"><a href="#virtex5-GTX-bit-MAIN[14][31][15]">MAIN[14][31][15]</a></td></tr>

<tr><td>DRP[74] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][0]"><a href="#virtex5-GTX-bit-MAIN[14][31][16]">MAIN[14][31][16]</a></td></tr>

<tr><td>DRP[74] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][1]"><a href="#virtex5-GTX-bit-MAIN[14][30][16]">MAIN[14][30][16]</a></td></tr>

<tr><td>DRP[74] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][2]"><a href="#virtex5-GTX-bit-MAIN[14][30][17]">MAIN[14][30][17]</a></td></tr>

<tr><td>DRP[74] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][3]"><a href="#virtex5-GTX-bit-MAIN[14][31][17]">MAIN[14][31][17]</a></td></tr>

<tr><td>DRP[74] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][4]"><a href="#virtex5-GTX-bit-MAIN[14][31][18]">MAIN[14][31][18]</a></td></tr>

<tr><td>DRP[74] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][5]"><a href="#virtex5-GTX-bit-MAIN[14][30][18]">MAIN[14][30][18]</a></td></tr>

<tr><td>DRP[74] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][6]"><a href="#virtex5-GTX-bit-MAIN[14][30][19]">MAIN[14][30][19]</a></td></tr>

<tr><td>DRP[74] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][7]"><a href="#virtex5-GTX-bit-MAIN[14][31][19]">MAIN[14][31][19]</a></td></tr>

<tr><td>DRP[74] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][8]"><a href="#virtex5-GTX-bit-MAIN[14][31][20]">MAIN[14][31][20]</a></td></tr>

<tr><td>DRP[74] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][9]"><a href="#virtex5-GTX-bit-MAIN[14][30][20]">MAIN[14][30][20]</a></td></tr>

<tr><td>DRP[74] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][10]"><a href="#virtex5-GTX-bit-MAIN[14][30][21]">MAIN[14][30][21]</a></td></tr>

<tr><td>DRP[74] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][11]"><a href="#virtex5-GTX-bit-MAIN[14][31][21]">MAIN[14][31][21]</a></td></tr>

<tr><td>DRP[74] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][12]"><a href="#virtex5-GTX-bit-MAIN[14][31][22]">MAIN[14][31][22]</a></td></tr>

<tr><td>DRP[74] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][13]"><a href="#virtex5-GTX-bit-MAIN[14][30][22]">MAIN[14][30][22]</a></td></tr>

<tr><td>DRP[74] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][14]"><a href="#virtex5-GTX-bit-MAIN[14][30][23]">MAIN[14][30][23]</a></td></tr>

<tr><td>DRP[74] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[74][15]"><a href="#virtex5-GTX-bit-MAIN[14][31][23]">MAIN[14][31][23]</a></td></tr>

<tr><td>DRP[75] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][0]"><a href="#virtex5-GTX-bit-MAIN[14][31][24]">MAIN[14][31][24]</a></td></tr>

<tr><td>DRP[75] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][1]"><a href="#virtex5-GTX-bit-MAIN[14][30][24]">MAIN[14][30][24]</a></td></tr>

<tr><td>DRP[75] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][2]"><a href="#virtex5-GTX-bit-MAIN[14][30][25]">MAIN[14][30][25]</a></td></tr>

<tr><td>DRP[75] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][3]"><a href="#virtex5-GTX-bit-MAIN[14][31][25]">MAIN[14][31][25]</a></td></tr>

<tr><td>DRP[75] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][4]"><a href="#virtex5-GTX-bit-MAIN[14][31][26]">MAIN[14][31][26]</a></td></tr>

<tr><td>DRP[75] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][5]"><a href="#virtex5-GTX-bit-MAIN[14][30][26]">MAIN[14][30][26]</a></td></tr>

<tr><td>DRP[75] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][6]"><a href="#virtex5-GTX-bit-MAIN[14][30][27]">MAIN[14][30][27]</a></td></tr>

<tr><td>DRP[75] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][7]"><a href="#virtex5-GTX-bit-MAIN[14][31][27]">MAIN[14][31][27]</a></td></tr>

<tr><td>DRP[75] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][8]"><a href="#virtex5-GTX-bit-MAIN[14][31][28]">MAIN[14][31][28]</a></td></tr>

<tr><td>DRP[75] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][9]"><a href="#virtex5-GTX-bit-MAIN[14][30][28]">MAIN[14][30][28]</a></td></tr>

<tr><td>DRP[75] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][10]"><a href="#virtex5-GTX-bit-MAIN[14][30][29]">MAIN[14][30][29]</a></td></tr>

<tr><td>DRP[75] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][11]"><a href="#virtex5-GTX-bit-MAIN[14][31][29]">MAIN[14][31][29]</a></td></tr>

<tr><td>DRP[75] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][12]"><a href="#virtex5-GTX-bit-MAIN[14][31][30]">MAIN[14][31][30]</a></td></tr>

<tr><td>DRP[75] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][13]"><a href="#virtex5-GTX-bit-MAIN[14][30][30]">MAIN[14][30][30]</a></td></tr>

<tr><td>DRP[75] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][14]"><a href="#virtex5-GTX-bit-MAIN[14][30][31]">MAIN[14][30][31]</a></td></tr>

<tr><td>DRP[75] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[75][15]"><a href="#virtex5-GTX-bit-MAIN[14][31][31]">MAIN[14][31][31]</a></td></tr>

<tr><td>DRP[76] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][0]"><a href="#virtex5-GTX-bit-MAIN[14][31][32]">MAIN[14][31][32]</a></td></tr>

<tr><td>DRP[76] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][1]"><a href="#virtex5-GTX-bit-MAIN[14][30][32]">MAIN[14][30][32]</a></td></tr>

<tr><td>DRP[76] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][2]"><a href="#virtex5-GTX-bit-MAIN[14][30][33]">MAIN[14][30][33]</a></td></tr>

<tr><td>DRP[76] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][3]"><a href="#virtex5-GTX-bit-MAIN[14][31][33]">MAIN[14][31][33]</a></td></tr>

<tr><td>DRP[76] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][4]"><a href="#virtex5-GTX-bit-MAIN[14][31][34]">MAIN[14][31][34]</a></td></tr>

<tr><td>DRP[76] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][5]"><a href="#virtex5-GTX-bit-MAIN[14][30][34]">MAIN[14][30][34]</a></td></tr>

<tr><td>DRP[76] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][6]"><a href="#virtex5-GTX-bit-MAIN[14][30][35]">MAIN[14][30][35]</a></td></tr>

<tr><td>DRP[76] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][7]"><a href="#virtex5-GTX-bit-MAIN[14][31][35]">MAIN[14][31][35]</a></td></tr>

<tr><td>DRP[76] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][8]"><a href="#virtex5-GTX-bit-MAIN[14][31][36]">MAIN[14][31][36]</a></td></tr>

<tr><td>DRP[76] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][9]"><a href="#virtex5-GTX-bit-MAIN[14][30][36]">MAIN[14][30][36]</a></td></tr>

<tr><td>DRP[76] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][10]"><a href="#virtex5-GTX-bit-MAIN[14][30][37]">MAIN[14][30][37]</a></td></tr>

<tr><td>DRP[76] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][11]"><a href="#virtex5-GTX-bit-MAIN[14][31][37]">MAIN[14][31][37]</a></td></tr>

<tr><td>DRP[76] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][12]"><a href="#virtex5-GTX-bit-MAIN[14][31][38]">MAIN[14][31][38]</a></td></tr>

<tr><td>DRP[76] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][13]"><a href="#virtex5-GTX-bit-MAIN[14][30][38]">MAIN[14][30][38]</a></td></tr>

<tr><td>DRP[76] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][14]"><a href="#virtex5-GTX-bit-MAIN[14][30][39]">MAIN[14][30][39]</a></td></tr>

<tr><td>DRP[76] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[76][15]"><a href="#virtex5-GTX-bit-MAIN[14][31][39]">MAIN[14][31][39]</a></td></tr>

<tr><td>DRP[77] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][0]"><a href="#virtex5-GTX-bit-MAIN[14][31][40]">MAIN[14][31][40]</a></td></tr>

<tr><td>DRP[77] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][1]"><a href="#virtex5-GTX-bit-MAIN[14][30][40]">MAIN[14][30][40]</a></td></tr>

<tr><td>DRP[77] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][2]"><a href="#virtex5-GTX-bit-MAIN[14][30][41]">MAIN[14][30][41]</a></td></tr>

<tr><td>DRP[77] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][3]"><a href="#virtex5-GTX-bit-MAIN[14][31][41]">MAIN[14][31][41]</a></td></tr>

<tr><td>DRP[77] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][4]"><a href="#virtex5-GTX-bit-MAIN[14][31][42]">MAIN[14][31][42]</a></td></tr>

<tr><td>DRP[77] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][5]"><a href="#virtex5-GTX-bit-MAIN[14][30][42]">MAIN[14][30][42]</a></td></tr>

<tr><td>DRP[77] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][6]"><a href="#virtex5-GTX-bit-MAIN[14][30][43]">MAIN[14][30][43]</a></td></tr>

<tr><td>DRP[77] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][7]"><a href="#virtex5-GTX-bit-MAIN[14][31][43]">MAIN[14][31][43]</a></td></tr>

<tr><td>DRP[77] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][8]"><a href="#virtex5-GTX-bit-MAIN[14][31][44]">MAIN[14][31][44]</a></td></tr>

<tr><td>DRP[77] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][9]"><a href="#virtex5-GTX-bit-MAIN[14][30][44]">MAIN[14][30][44]</a></td></tr>

<tr><td>DRP[77] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][10]"><a href="#virtex5-GTX-bit-MAIN[14][30][45]">MAIN[14][30][45]</a></td></tr>

<tr><td>DRP[77] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][11]"><a href="#virtex5-GTX-bit-MAIN[14][31][45]">MAIN[14][31][45]</a></td></tr>

<tr><td>DRP[77] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][12]"><a href="#virtex5-GTX-bit-MAIN[14][31][46]">MAIN[14][31][46]</a></td></tr>

<tr><td>DRP[77] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][13]"><a href="#virtex5-GTX-bit-MAIN[14][30][46]">MAIN[14][30][46]</a></td></tr>

<tr><td>DRP[77] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][14]"><a href="#virtex5-GTX-bit-MAIN[14][30][47]">MAIN[14][30][47]</a></td></tr>

<tr><td>DRP[77] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[77][15]"><a href="#virtex5-GTX-bit-MAIN[14][31][47]">MAIN[14][31][47]</a></td></tr>

<tr><td>DRP[78] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][0]"><a href="#virtex5-GTX-bit-MAIN[14][31][48]">MAIN[14][31][48]</a></td></tr>

<tr><td>DRP[78] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][1]"><a href="#virtex5-GTX-bit-MAIN[14][30][48]">MAIN[14][30][48]</a></td></tr>

<tr><td>DRP[78] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][2]"><a href="#virtex5-GTX-bit-MAIN[14][30][49]">MAIN[14][30][49]</a></td></tr>

<tr><td>DRP[78] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][3]"><a href="#virtex5-GTX-bit-MAIN[14][31][49]">MAIN[14][31][49]</a></td></tr>

<tr><td>DRP[78] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][4]"><a href="#virtex5-GTX-bit-MAIN[14][31][50]">MAIN[14][31][50]</a></td></tr>

<tr><td>DRP[78] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][5]"><a href="#virtex5-GTX-bit-MAIN[14][30][50]">MAIN[14][30][50]</a></td></tr>

<tr><td>DRP[78] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][6]"><a href="#virtex5-GTX-bit-MAIN[14][30][51]">MAIN[14][30][51]</a></td></tr>

<tr><td>DRP[78] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][7]"><a href="#virtex5-GTX-bit-MAIN[14][31][51]">MAIN[14][31][51]</a></td></tr>

<tr><td>DRP[78] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][8]"><a href="#virtex5-GTX-bit-MAIN[14][31][52]">MAIN[14][31][52]</a></td></tr>

<tr><td>DRP[78] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][9]"><a href="#virtex5-GTX-bit-MAIN[14][30][52]">MAIN[14][30][52]</a></td></tr>

<tr><td>DRP[78] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][10]"><a href="#virtex5-GTX-bit-MAIN[14][30][53]">MAIN[14][30][53]</a></td></tr>

<tr><td>DRP[78] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][11]"><a href="#virtex5-GTX-bit-MAIN[14][31][53]">MAIN[14][31][53]</a></td></tr>

<tr><td>DRP[78] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][12]"><a href="#virtex5-GTX-bit-MAIN[14][31][54]">MAIN[14][31][54]</a></td></tr>

<tr><td>DRP[78] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][13]"><a href="#virtex5-GTX-bit-MAIN[14][30][54]">MAIN[14][30][54]</a></td></tr>

<tr><td>DRP[78] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][14]"><a href="#virtex5-GTX-bit-MAIN[14][30][55]">MAIN[14][30][55]</a></td></tr>

<tr><td>DRP[78] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[78][15]"><a href="#virtex5-GTX-bit-MAIN[14][31][55]">MAIN[14][31][55]</a></td></tr>

<tr><td>DRP[79] bit 0</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][0]"><a href="#virtex5-GTX-bit-MAIN[14][31][56]">MAIN[14][31][56]</a></td></tr>

<tr><td>DRP[79] bit 1</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][1]"><a href="#virtex5-GTX-bit-MAIN[14][30][56]">MAIN[14][30][56]</a></td></tr>

<tr><td>DRP[79] bit 2</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][2]"><a href="#virtex5-GTX-bit-MAIN[14][30][57]">MAIN[14][30][57]</a></td></tr>

<tr><td>DRP[79] bit 3</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][3]"><a href="#virtex5-GTX-bit-MAIN[14][31][57]">MAIN[14][31][57]</a></td></tr>

<tr><td>DRP[79] bit 4</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][4]"><a href="#virtex5-GTX-bit-MAIN[14][31][58]">MAIN[14][31][58]</a></td></tr>

<tr><td>DRP[79] bit 5</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][5]"><a href="#virtex5-GTX-bit-MAIN[14][30][58]">MAIN[14][30][58]</a></td></tr>

<tr><td>DRP[79] bit 6</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][6]"><a href="#virtex5-GTX-bit-MAIN[14][30][59]">MAIN[14][30][59]</a></td></tr>

<tr><td>DRP[79] bit 7</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][7]"><a href="#virtex5-GTX-bit-MAIN[14][31][59]">MAIN[14][31][59]</a></td></tr>

<tr><td>DRP[79] bit 8</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][8]"><a href="#virtex5-GTX-bit-MAIN[14][31][60]">MAIN[14][31][60]</a></td></tr>

<tr><td>DRP[79] bit 9</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][9]"><a href="#virtex5-GTX-bit-MAIN[14][30][60]">MAIN[14][30][60]</a></td></tr>

<tr><td>DRP[79] bit 10</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][10]"><a href="#virtex5-GTX-bit-MAIN[14][30][61]">MAIN[14][30][61]</a></td></tr>

<tr><td>DRP[79] bit 11</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][11]"><a href="#virtex5-GTX-bit-MAIN[14][31][61]">MAIN[14][31][61]</a></td></tr>

<tr><td>DRP[79] bit 12</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][12]"><a href="#virtex5-GTX-bit-MAIN[14][31][62]">MAIN[14][31][62]</a></td></tr>

<tr><td>DRP[79] bit 13</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][13]"><a href="#virtex5-GTX-bit-MAIN[14][30][62]">MAIN[14][30][62]</a></td></tr>

<tr><td>DRP[79] bit 14</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][14]"><a href="#virtex5-GTX-bit-MAIN[14][30][63]">MAIN[14][30][63]</a></td></tr>

<tr><td>DRP[79] bit 15</td><td id="virtex5-GTX-GTX_DUAL-DRP[79][15]"><a href="#virtex5-GTX-bit-MAIN[14][31][63]">MAIN[14][31][63]</a></td></tr>

<tr><td>DRP_MASK</td><td id="virtex5-GTX-GTX_DUAL-DRP_MASK"><a href="#virtex5-GTX-bit-HCLK[28][12]">HCLK[28][12]</a></td></tr>

<tr><td>MUX_CLKIN</td><td><a href="#virtex5-GTX-GTX_DUAL-MUX_CLKIN">[enum: GTP_MUX_CLKIN]</a></td></tr>

<tr><td>MUX_CLKOUT_NORTH</td><td><a href="#virtex5-GTX-GTX_DUAL-MUX_CLKOUT_NORTH">[enum: GTP_MUX_CLKOUT_NORTH]</a></td></tr>

<tr><td>MUX_CLKOUT_SOUTH</td><td><a href="#virtex5-GTX-GTX_DUAL-MUX_CLKOUT_SOUTH">[enum: GTP_MUX_CLKOUT_SOUTH]</a></td></tr>

<tr><td>CLKINDC_B</td><td id="virtex5-GTX-GTX_DUAL-CLKINDC_B"><a href="#virtex5-GTX-bit-MAIN[5][31][33]">MAIN[5][31][33]</a></td></tr>

<tr><td>CLKRCV_TRST</td><td id="virtex5-GTX-GTX_DUAL-CLKRCV_TRST"><a href="#virtex5-GTX-bit-MAIN[6][31][14]">MAIN[6][31][14]</a></td></tr>

<tr><td>OVERSAMPLE_MODE</td><td id="virtex5-GTX-GTX_DUAL-OVERSAMPLE_MODE"><a href="#virtex5-GTX-bit-MAIN[9][31][55]">MAIN[9][31][55]</a></td></tr>

<tr><td>PLL_FB_DCCEN</td><td id="virtex5-GTX-GTX_DUAL-PLL_FB_DCCEN"><a href="#virtex5-GTX-bit-MAIN[11][30][1]">MAIN[11][30][1]</a></td></tr>

<tr><td>PLL_STARTUP_EN</td><td id="virtex5-GTX-GTX_DUAL-PLL_STARTUP_EN"><a href="#virtex5-GTX-bit-MAIN[14][30][21]">MAIN[14][30][21]</a></td></tr>

<tr><td>RX_EN_IDLE_HOLD_CDR</td><td id="virtex5-GTX-GTX_DUAL-RX_EN_IDLE_HOLD_CDR"><a href="#virtex5-GTX-bit-MAIN[12][30][20]">MAIN[12][30][20]</a></td></tr>

<tr><td>RX_EN_IDLE_RESET_FR</td><td id="virtex5-GTX-GTX_DUAL-RX_EN_IDLE_RESET_FR"><a href="#virtex5-GTX-bit-MAIN[12][30][21]">MAIN[12][30][21]</a></td></tr>

<tr><td>RX_EN_IDLE_RESET_PH</td><td id="virtex5-GTX-GTX_DUAL-RX_EN_IDLE_RESET_PH"><a href="#virtex5-GTX-bit-MAIN[12][30][17]">MAIN[12][30][17]</a></td></tr>

<tr><td>TERMINATION_OVRD</td><td id="virtex5-GTX-GTX_DUAL-TERMINATION_OVRD"><a href="#virtex5-GTX-bit-MAIN[10][30][11]">MAIN[10][30][11]</a></td></tr>

<tr><td>CLK25_DIVIDER</td><td><a href="#virtex5-GTX-GTX_DUAL-CLK25_DIVIDER">[enum: GTP_CLK25_DIVIDER]</a></td></tr>

<tr><td>OOB_CLK_DIVIDER</td><td><a href="#virtex5-GTX-GTX_DUAL-OOB_CLK_DIVIDER">[enum: GTP_OOB_CLK_DIVIDER]</a></td></tr>

<tr><td>PLL_DIVSEL_FB</td><td><a href="#virtex5-GTX-GTX_DUAL-PLL_DIVSEL_FB">[enum: GTP_PLL_DIVSEL_FB]</a></td></tr>

<tr><td>PLL_DIVSEL_REF</td><td><a href="#virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF">[enum: GTP_PLL_DIVSEL_REF]</a></td></tr>

<tr><td>CDR_PH_ADJ_TIME bit 0</td><td id="virtex5-GTX-GTX_DUAL-CDR_PH_ADJ_TIME[0]"><a href="#virtex5-GTX-bit-MAIN[12][31][39]">MAIN[12][31][39]</a></td></tr>

<tr><td>CDR_PH_ADJ_TIME bit 1</td><td id="virtex5-GTX-GTX_DUAL-CDR_PH_ADJ_TIME[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][40]">MAIN[12][31][40]</a></td></tr>

<tr><td>CDR_PH_ADJ_TIME bit 2</td><td id="virtex5-GTX-GTX_DUAL-CDR_PH_ADJ_TIME[2]"><a href="#virtex5-GTX-bit-MAIN[12][30][40]">MAIN[12][30][40]</a></td></tr>

<tr><td>CDR_PH_ADJ_TIME bit 3</td><td id="virtex5-GTX-GTX_DUAL-CDR_PH_ADJ_TIME[3]"><a href="#virtex5-GTX-bit-MAIN[12][30][41]">MAIN[12][30][41]</a></td></tr>

<tr><td>CDR_PH_ADJ_TIME bit 4</td><td id="virtex5-GTX-GTX_DUAL-CDR_PH_ADJ_TIME[4]"><a href="#virtex5-GTX-bit-MAIN[12][31][41]">MAIN[12][31][41]</a></td></tr>

<tr><td>DFE_CAL_TIME bit 0</td><td id="virtex5-GTX-GTX_DUAL-DFE_CAL_TIME[0]"><a href="#virtex5-GTX-bit-MAIN[12][30][31]">MAIN[12][30][31]</a></td></tr>

<tr><td>DFE_CAL_TIME bit 1</td><td id="virtex5-GTX-GTX_DUAL-DFE_CAL_TIME[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][31]">MAIN[12][31][31]</a></td></tr>

<tr><td>DFE_CAL_TIME bit 2</td><td id="virtex5-GTX-GTX_DUAL-DFE_CAL_TIME[2]"><a href="#virtex5-GTX-bit-MAIN[12][31][32]">MAIN[12][31][32]</a></td></tr>

<tr><td>DFE_CAL_TIME bit 3</td><td id="virtex5-GTX-GTX_DUAL-DFE_CAL_TIME[3]"><a href="#virtex5-GTX-bit-MAIN[12][30][32]">MAIN[12][30][32]</a></td></tr>

<tr><td>DFE_CAL_TIME bit 4</td><td id="virtex5-GTX-GTX_DUAL-DFE_CAL_TIME[4]"><a href="#virtex5-GTX-bit-MAIN[12][30][33]">MAIN[12][30][33]</a></td></tr>

<tr><td>TERMINATION_CTRL bit 0</td><td id="virtex5-GTX-GTX_DUAL-TERMINATION_CTRL[0]"><a href="#virtex5-GTX-bit-MAIN[10][30][10]">MAIN[10][30][10]</a></td></tr>

<tr><td>TERMINATION_CTRL bit 1</td><td id="virtex5-GTX-GTX_DUAL-TERMINATION_CTRL[1]"><a href="#virtex5-GTX-bit-MAIN[10][31][10]">MAIN[10][31][10]</a></td></tr>

<tr><td>TERMINATION_CTRL bit 2</td><td id="virtex5-GTX-GTX_DUAL-TERMINATION_CTRL[2]"><a href="#virtex5-GTX-bit-MAIN[10][31][9]">MAIN[10][31][9]</a></td></tr>

<tr><td>TERMINATION_CTRL bit 3</td><td id="virtex5-GTX-GTX_DUAL-TERMINATION_CTRL[3]"><a href="#virtex5-GTX-bit-MAIN[10][30][9]">MAIN[10][30][9]</a></td></tr>

<tr><td>TERMINATION_CTRL bit 4</td><td id="virtex5-GTX-GTX_DUAL-TERMINATION_CTRL[4]"><a href="#virtex5-GTX-bit-MAIN[10][30][8]">MAIN[10][30][8]</a></td></tr>

<tr><td>PLL_LKDET_CFG bit 0</td><td id="virtex5-GTX-GTX_DUAL-PLL_LKDET_CFG[0]"><a href="#virtex5-GTX-bit-MAIN[5][30][40]">MAIN[5][30][40]</a></td></tr>

<tr><td>PLL_LKDET_CFG bit 1</td><td id="virtex5-GTX-GTX_DUAL-PLL_LKDET_CFG[1]"><a href="#virtex5-GTX-bit-MAIN[5][31][40]">MAIN[5][31][40]</a></td></tr>

<tr><td>PLL_LKDET_CFG bit 2</td><td id="virtex5-GTX-GTX_DUAL-PLL_LKDET_CFG[2]"><a href="#virtex5-GTX-bit-MAIN[5][31][39]">MAIN[5][31][39]</a></td></tr>

<tr><td>PLL_COM_CFG bit 0</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[0]"><a href="#virtex5-GTX-bit-MAIN[10][31][1]">MAIN[10][31][1]</a></td></tr>

<tr><td>PLL_COM_CFG bit 1</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[1]"><a href="#virtex5-GTX-bit-MAIN[10][30][1]">MAIN[10][30][1]</a></td></tr>

<tr><td>PLL_COM_CFG bit 2</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[2]"><a href="#virtex5-GTX-bit-MAIN[10][30][0]">MAIN[10][30][0]</a></td></tr>

<tr><td>PLL_COM_CFG bit 3</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[3]"><a href="#virtex5-GTX-bit-MAIN[10][31][0]">MAIN[10][31][0]</a></td></tr>

<tr><td>PLL_COM_CFG bit 4</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[4]"><a href="#virtex5-GTX-bit-MAIN[9][31][63]">MAIN[9][31][63]</a></td></tr>

<tr><td>PLL_COM_CFG bit 5</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[5]"><a href="#virtex5-GTX-bit-MAIN[9][30][63]">MAIN[9][30][63]</a></td></tr>

<tr><td>PLL_COM_CFG bit 6</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[6]"><a href="#virtex5-GTX-bit-MAIN[9][30][62]">MAIN[9][30][62]</a></td></tr>

<tr><td>PLL_COM_CFG bit 7</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[7]"><a href="#virtex5-GTX-bit-MAIN[9][31][62]">MAIN[9][31][62]</a></td></tr>

<tr><td>PLL_COM_CFG bit 8</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[8]"><a href="#virtex5-GTX-bit-MAIN[9][31][61]">MAIN[9][31][61]</a></td></tr>

<tr><td>PLL_COM_CFG bit 9</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[9]"><a href="#virtex5-GTX-bit-MAIN[9][30][61]">MAIN[9][30][61]</a></td></tr>

<tr><td>PLL_COM_CFG bit 10</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[10]"><a href="#virtex5-GTX-bit-MAIN[9][30][60]">MAIN[9][30][60]</a></td></tr>

<tr><td>PLL_COM_CFG bit 11</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[11]"><a href="#virtex5-GTX-bit-MAIN[9][31][60]">MAIN[9][31][60]</a></td></tr>

<tr><td>PLL_COM_CFG bit 12</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[12]"><a href="#virtex5-GTX-bit-MAIN[9][31][59]">MAIN[9][31][59]</a></td></tr>

<tr><td>PLL_COM_CFG bit 13</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[13]"><a href="#virtex5-GTX-bit-MAIN[9][30][59]">MAIN[9][30][59]</a></td></tr>

<tr><td>PLL_COM_CFG bit 14</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[14]"><a href="#virtex5-GTX-bit-MAIN[9][30][58]">MAIN[9][30][58]</a></td></tr>

<tr><td>PLL_COM_CFG bit 15</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[15]"><a href="#virtex5-GTX-bit-MAIN[9][31][58]">MAIN[9][31][58]</a></td></tr>

<tr><td>PLL_COM_CFG bit 16</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[16]"><a href="#virtex5-GTX-bit-MAIN[9][31][57]">MAIN[9][31][57]</a></td></tr>

<tr><td>PLL_COM_CFG bit 17</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[17]"><a href="#virtex5-GTX-bit-MAIN[9][30][57]">MAIN[9][30][57]</a></td></tr>

<tr><td>PLL_COM_CFG bit 18</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[18]"><a href="#virtex5-GTX-bit-MAIN[9][30][56]">MAIN[9][30][56]</a></td></tr>

<tr><td>PLL_COM_CFG bit 19</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[19]"><a href="#virtex5-GTX-bit-MAIN[9][31][56]">MAIN[9][31][56]</a></td></tr>

<tr><td>PLL_COM_CFG bit 20</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[20]"><a href="#virtex5-GTX-bit-MAIN[7][31][31]">MAIN[7][31][31]</a></td></tr>

<tr><td>PLL_COM_CFG bit 21</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[21]"><a href="#virtex5-GTX-bit-MAIN[7][31][32]">MAIN[7][31][32]</a></td></tr>

<tr><td>PLL_COM_CFG bit 22</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[22]"><a href="#virtex5-GTX-bit-MAIN[7][30][32]">MAIN[7][30][32]</a></td></tr>

<tr><td>PLL_COM_CFG bit 23</td><td id="virtex5-GTX-GTX_DUAL-PLL_COM_CFG[23]"><a href="#virtex5-GTX-bit-MAIN[7][30][33]">MAIN[7][30][33]</a></td></tr>

<tr><td>PLL_CP_CFG bit 0</td><td id="virtex5-GTX-GTX_DUAL-PLL_CP_CFG[0]"><a href="#virtex5-GTX-bit-MAIN[10][31][5]">MAIN[10][31][5]</a></td></tr>

<tr><td>PLL_CP_CFG bit 1</td><td id="virtex5-GTX-GTX_DUAL-PLL_CP_CFG[1]"><a href="#virtex5-GTX-bit-MAIN[10][30][5]">MAIN[10][30][5]</a></td></tr>

<tr><td>PLL_CP_CFG bit 2</td><td id="virtex5-GTX-GTX_DUAL-PLL_CP_CFG[2]"><a href="#virtex5-GTX-bit-MAIN[10][30][4]">MAIN[10][30][4]</a></td></tr>

<tr><td>PLL_CP_CFG bit 3</td><td id="virtex5-GTX-GTX_DUAL-PLL_CP_CFG[3]"><a href="#virtex5-GTX-bit-MAIN[10][31][4]">MAIN[10][31][4]</a></td></tr>

<tr><td>PLL_CP_CFG bit 4</td><td id="virtex5-GTX-GTX_DUAL-PLL_CP_CFG[4]"><a href="#virtex5-GTX-bit-MAIN[10][31][3]">MAIN[10][31][3]</a></td></tr>

<tr><td>PLL_CP_CFG bit 5</td><td id="virtex5-GTX-GTX_DUAL-PLL_CP_CFG[5]"><a href="#virtex5-GTX-bit-MAIN[10][30][3]">MAIN[10][30][3]</a></td></tr>

<tr><td>PLL_CP_CFG bit 6</td><td id="virtex5-GTX-GTX_DUAL-PLL_CP_CFG[6]"><a href="#virtex5-GTX-bit-MAIN[10][30][2]">MAIN[10][30][2]</a></td></tr>

<tr><td>PLL_CP_CFG bit 7</td><td id="virtex5-GTX-GTX_DUAL-PLL_CP_CFG[7]"><a href="#virtex5-GTX-bit-MAIN[10][31][2]">MAIN[10][31][2]</a></td></tr>

<tr><td>PLL_TDCC_CFG bit 0</td><td id="virtex5-GTX-GTX_DUAL-PLL_TDCC_CFG[0]"><a href="#virtex5-GTX-bit-MAIN[14][31][23]">MAIN[14][31][23]</a></td></tr>

<tr><td>PLL_TDCC_CFG bit 1</td><td id="virtex5-GTX-GTX_DUAL-PLL_TDCC_CFG[1]"><a href="#virtex5-GTX-bit-MAIN[14][30][23]">MAIN[14][30][23]</a></td></tr>

<tr><td>PLL_TDCC_CFG bit 2</td><td id="virtex5-GTX-GTX_DUAL-PLL_TDCC_CFG[2]"><a href="#virtex5-GTX-bit-MAIN[14][31][24]">MAIN[14][31][24]</a></td></tr>

<tr><td>PMA_COM_CFG bit 0</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[0]"><a href="#virtex5-GTX-bit-MAIN[10][30][27]">MAIN[10][30][27]</a></td></tr>

<tr><td>PMA_COM_CFG bit 1</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[1]"><a href="#virtex5-GTX-bit-MAIN[10][30][29]">MAIN[10][30][29]</a></td></tr>

<tr><td>PMA_COM_CFG bit 2</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[2]"><a href="#virtex5-GTX-bit-MAIN[10][30][28]">MAIN[10][30][28]</a></td></tr>

<tr><td>PMA_COM_CFG bit 3</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[3]"><a href="#virtex5-GTX-bit-MAIN[10][31][28]">MAIN[10][31][28]</a></td></tr>

<tr><td>PMA_COM_CFG bit 4</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[4]"><a href="#virtex5-GTX-bit-MAIN[10][31][27]">MAIN[10][31][27]</a></td></tr>

<tr><td>PMA_COM_CFG bit 5</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[5]"><a href="#virtex5-GTX-bit-MAIN[10][30][26]">MAIN[10][30][26]</a></td></tr>

<tr><td>PMA_COM_CFG bit 6</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[6]"><a href="#virtex5-GTX-bit-MAIN[10][31][26]">MAIN[10][31][26]</a></td></tr>

<tr><td>PMA_COM_CFG bit 7</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[7]"><a href="#virtex5-GTX-bit-MAIN[10][31][25]">MAIN[10][31][25]</a></td></tr>

<tr><td>PMA_COM_CFG bit 8</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[8]"><a href="#virtex5-GTX-bit-MAIN[7][30][46]">MAIN[7][30][46]</a></td></tr>

<tr><td>PMA_COM_CFG bit 9</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[9]"><a href="#virtex5-GTX-bit-MAIN[10][31][29]">MAIN[10][31][29]</a></td></tr>

<tr><td>PMA_COM_CFG bit 10</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[10]"><a href="#virtex5-GTX-bit-MAIN[9][31][38]">MAIN[9][31][38]</a></td></tr>

<tr><td>PMA_COM_CFG bit 11</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[11]"><a href="#virtex5-GTX-bit-MAIN[9][31][37]">MAIN[9][31][37]</a></td></tr>

<tr><td>PMA_COM_CFG bit 12</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[12]"><a href="#virtex5-GTX-bit-MAIN[9][30][37]">MAIN[9][30][37]</a></td></tr>

<tr><td>PMA_COM_CFG bit 13</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[13]"><a href="#virtex5-GTX-bit-MAIN[9][30][36]">MAIN[9][30][36]</a></td></tr>

<tr><td>PMA_COM_CFG bit 14</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[14]"><a href="#virtex5-GTX-bit-MAIN[9][31][36]">MAIN[9][31][36]</a></td></tr>

<tr><td>PMA_COM_CFG bit 15</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[15]"><a href="#virtex5-GTX-bit-MAIN[9][31][35]">MAIN[9][31][35]</a></td></tr>

<tr><td>PMA_COM_CFG bit 16</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[16]"><a href="#virtex5-GTX-bit-MAIN[9][30][35]">MAIN[9][30][35]</a></td></tr>

<tr><td>PMA_COM_CFG bit 17</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[17]"><a href="#virtex5-GTX-bit-MAIN[9][30][34]">MAIN[9][30][34]</a></td></tr>

<tr><td>PMA_COM_CFG bit 18</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[18]"><a href="#virtex5-GTX-bit-MAIN[9][31][34]">MAIN[9][31][34]</a></td></tr>

<tr><td>PMA_COM_CFG bit 19</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[19]"><a href="#virtex5-GTX-bit-MAIN[12][30][19]">MAIN[12][30][19]</a></td></tr>

<tr><td>PMA_COM_CFG bit 20</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[20]"><a href="#virtex5-GTX-bit-MAIN[14][31][19]">MAIN[14][31][19]</a></td></tr>

<tr><td>PMA_COM_CFG bit 21</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[21]"><a href="#virtex5-GTX-bit-MAIN[5][31][44]">MAIN[5][31][44]</a></td></tr>

<tr><td>PMA_COM_CFG bit 22</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[22]"><a href="#virtex5-GTX-bit-MAIN[5][30][46]">MAIN[5][30][46]</a></td></tr>

<tr><td>PMA_COM_CFG bit 23</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[23]"><a href="#virtex5-GTX-bit-MAIN[5][31][46]">MAIN[5][31][46]</a></td></tr>

<tr><td>PMA_COM_CFG bit 24</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[24]"><a href="#virtex5-GTX-bit-MAIN[5][31][45]">MAIN[5][31][45]</a></td></tr>

<tr><td>PMA_COM_CFG bit 25</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[25]"><a href="#virtex5-GTX-bit-MAIN[5][30][45]">MAIN[5][30][45]</a></td></tr>

<tr><td>PMA_COM_CFG bit 26</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[26]"><a href="#virtex5-GTX-bit-MAIN[5][30][44]">MAIN[5][30][44]</a></td></tr>

<tr><td>PMA_COM_CFG bit 27</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[27]"><a href="#virtex5-GTX-bit-MAIN[14][30][17]">MAIN[14][30][17]</a></td></tr>

<tr><td>PMA_COM_CFG bit 28</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[28]"><a href="#virtex5-GTX-bit-MAIN[14][31][17]">MAIN[14][31][17]</a></td></tr>

<tr><td>PMA_COM_CFG bit 29</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[29]"><a href="#virtex5-GTX-bit-MAIN[14][31][18]">MAIN[14][31][18]</a></td></tr>

<tr><td>PMA_COM_CFG bit 30</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[30]"><a href="#virtex5-GTX-bit-MAIN[14][30][18]">MAIN[14][30][18]</a></td></tr>

<tr><td>PMA_COM_CFG bit 31</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[31]"><a href="#virtex5-GTX-bit-MAIN[14][30][19]">MAIN[14][30][19]</a></td></tr>

<tr><td>PMA_COM_CFG bit 32</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[32]"><a href="#virtex5-GTX-bit-MAIN[10][31][11]">MAIN[10][31][11]</a></td></tr>

<tr><td>PMA_COM_CFG bit 33</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[33]"><a href="#virtex5-GTX-bit-MAIN[10][30][15]">MAIN[10][30][15]</a></td></tr>

<tr><td>PMA_COM_CFG bit 34</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[34]"><a href="#virtex5-GTX-bit-MAIN[9][30][48]">MAIN[9][30][48]</a></td></tr>

<tr><td>PMA_COM_CFG bit 35</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[35]"><a href="#virtex5-GTX-bit-MAIN[10][31][15]">MAIN[10][31][15]</a></td></tr>

<tr><td>PMA_COM_CFG bit 36</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[36]"><a href="#virtex5-GTX-bit-MAIN[9][30][49]">MAIN[9][30][49]</a></td></tr>

<tr><td>PMA_COM_CFG bit 37</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[37]"><a href="#virtex5-GTX-bit-MAIN[10][30][14]">MAIN[10][30][14]</a></td></tr>

<tr><td>PMA_COM_CFG bit 38</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[38]"><a href="#virtex5-GTX-bit-MAIN[9][31][50]">MAIN[9][31][50]</a></td></tr>

<tr><td>PMA_COM_CFG bit 39</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[39]"><a href="#virtex5-GTX-bit-MAIN[10][31][14]">MAIN[10][31][14]</a></td></tr>

<tr><td>PMA_COM_CFG bit 40</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[40]"><a href="#virtex5-GTX-bit-MAIN[9][31][49]">MAIN[9][31][49]</a></td></tr>

<tr><td>PMA_COM_CFG bit 41</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[41]"><a href="#virtex5-GTX-bit-MAIN[10][31][13]">MAIN[10][31][13]</a></td></tr>

<tr><td>PMA_COM_CFG bit 42</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[42]"><a href="#virtex5-GTX-bit-MAIN[9][30][50]">MAIN[9][30][50]</a></td></tr>

<tr><td>PMA_COM_CFG bit 43</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[43]"><a href="#virtex5-GTX-bit-MAIN[10][30][13]">MAIN[10][30][13]</a></td></tr>

<tr><td>PMA_COM_CFG bit 44</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[44]"><a href="#virtex5-GTX-bit-MAIN[9][30][51]">MAIN[9][30][51]</a></td></tr>

<tr><td>PMA_COM_CFG bit 45</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[45]"><a href="#virtex5-GTX-bit-MAIN[10][30][12]">MAIN[10][30][12]</a></td></tr>

<tr><td>PMA_COM_CFG bit 46</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[46]"><a href="#virtex5-GTX-bit-MAIN[9][31][51]">MAIN[9][31][51]</a></td></tr>

<tr><td>PMA_COM_CFG bit 47</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[47]"><a href="#virtex5-GTX-bit-MAIN[10][31][12]">MAIN[10][31][12]</a></td></tr>

<tr><td>PMA_COM_CFG bit 48</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[48]"><a href="#virtex5-GTX-bit-MAIN[9][31][52]">MAIN[9][31][52]</a></td></tr>

<tr><td>PMA_COM_CFG bit 49</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[49]"><a href="#virtex5-GTX-bit-MAIN[10][31][23]">MAIN[10][31][23]</a></td></tr>

<tr><td>PMA_COM_CFG bit 50</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[50]"><a href="#virtex5-GTX-bit-MAIN[9][30][41]">MAIN[9][30][41]</a></td></tr>

<tr><td>PMA_COM_CFG bit 51</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[51]"><a href="#virtex5-GTX-bit-MAIN[10][30][23]">MAIN[10][30][23]</a></td></tr>

<tr><td>PMA_COM_CFG bit 52</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[52]"><a href="#virtex5-GTX-bit-MAIN[9][30][40]">MAIN[9][30][40]</a></td></tr>

<tr><td>PMA_COM_CFG bit 53</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[53]"><a href="#virtex5-GTX-bit-MAIN[10][31][16]">MAIN[10][31][16]</a></td></tr>

<tr><td>PMA_COM_CFG bit 54</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[54]"><a href="#virtex5-GTX-bit-MAIN[9][31][47]">MAIN[9][31][47]</a></td></tr>

<tr><td>PMA_COM_CFG bit 55</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[55]"><a href="#virtex5-GTX-bit-MAIN[10][30][16]">MAIN[10][30][16]</a></td></tr>

<tr><td>PMA_COM_CFG bit 56</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[56]"><a href="#virtex5-GTX-bit-MAIN[9][31][48]">MAIN[9][31][48]</a></td></tr>

<tr><td>PMA_COM_CFG bit 57</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[57]"><a href="#virtex5-GTX-bit-MAIN[10][31][18]">MAIN[10][31][18]</a></td></tr>

<tr><td>PMA_COM_CFG bit 58</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[58]"><a href="#virtex5-GTX-bit-MAIN[10][31][17]">MAIN[10][31][17]</a></td></tr>

<tr><td>PMA_COM_CFG bit 59</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[59]"><a href="#virtex5-GTX-bit-MAIN[10][30][18]">MAIN[10][30][18]</a></td></tr>

<tr><td>PMA_COM_CFG bit 60</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[60]"><a href="#virtex5-GTX-bit-MAIN[10][30][17]">MAIN[10][30][17]</a></td></tr>

<tr><td>PMA_COM_CFG bit 61</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[61]"><a href="#virtex5-GTX-bit-MAIN[9][31][46]">MAIN[9][31][46]</a></td></tr>

<tr><td>PMA_COM_CFG bit 62</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[62]"><a href="#virtex5-GTX-bit-MAIN[9][30][46]">MAIN[9][30][46]</a></td></tr>

<tr><td>PMA_COM_CFG bit 63</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[63]"><a href="#virtex5-GTX-bit-MAIN[9][31][45]">MAIN[9][31][45]</a></td></tr>

<tr><td>PMA_COM_CFG bit 64</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[64]"><a href="#virtex5-GTX-bit-MAIN[9][30][47]">MAIN[9][30][47]</a></td></tr>

<tr><td>PMA_COM_CFG bit 65</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[65]"><a href="#virtex5-GTX-bit-MAIN[10][31][19]">MAIN[10][31][19]</a></td></tr>

<tr><td>PMA_COM_CFG bit 66</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[66]"><a href="#virtex5-GTX-bit-MAIN[9][30][44]">MAIN[9][30][44]</a></td></tr>

<tr><td>PMA_COM_CFG bit 67</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[67]"><a href="#virtex5-GTX-bit-MAIN[10][30][19]">MAIN[10][30][19]</a></td></tr>

<tr><td>PMA_COM_CFG bit 68</td><td id="virtex5-GTX-GTX_DUAL-PMA_COM_CFG[68]"><a href="#virtex5-GTX-bit-MAIN[9][30][45]">MAIN[9][30][45]</a></td></tr>

<tr><td>USRCLK_ENABLE_0</td><td id="virtex5-GTX-GTX_DUAL-USRCLK_ENABLE_0"><a href="#virtex5-GTX-bit-HCLK[17][15]">HCLK[17][15]</a></td></tr>

<tr><td>AC_CAP_DIS_0</td><td id="virtex5-GTX-GTX_DUAL-AC_CAP_DIS_0"><a href="#virtex5-GTX-bit-MAIN[14][30][15]">MAIN[14][30][15]</a></td></tr>

<tr><td>CHAN_BOND_KEEP_ALIGN_0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_KEEP_ALIGN_0"><a href="#virtex5-GTX-bit-MAIN[14][31][42]">MAIN[14][31][42]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_USE_0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_USE_0"><a href="#virtex5-GTX-bit-MAIN[12][30][14]">MAIN[12][30][14]</a></td></tr>

<tr><td>CLK_COR_INSERT_IDLE_FLAG_0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_INSERT_IDLE_FLAG_0"><a href="#virtex5-GTX-bit-MAIN[12][30][11]">MAIN[12][30][11]</a></td></tr>

<tr><td>CLK_COR_KEEP_IDLE_0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_KEEP_IDLE_0"><a href="#virtex5-GTX-bit-MAIN[12][30][10]">MAIN[12][30][10]</a></td></tr>

<tr><td>CLK_COR_PRECEDENCE_0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_PRECEDENCE_0"><a href="#virtex5-GTX-bit-MAIN[12][31][4]">MAIN[12][31][4]</a></td></tr>

<tr><td>CLK_CORRECT_USE_0</td><td id="virtex5-GTX-GTX_DUAL-CLK_CORRECT_USE_0"><a href="#virtex5-GTX-bit-MAIN[12][31][3]">MAIN[12][31][3]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_USE_0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_USE_0"><a href="#virtex5-GTX-bit-MAIN[11][30][20]">MAIN[11][30][20]</a></td></tr>

<tr><td>COMMA_DOUBLE_0</td><td id="virtex5-GTX-GTX_DUAL-COMMA_DOUBLE_0"><a href="#virtex5-GTX-bit-MAIN[11][30][13]">MAIN[11][30][13]</a></td></tr>

<tr><td>DEC_MCOMMA_DETECT_0</td><td id="virtex5-GTX-GTX_DUAL-DEC_MCOMMA_DETECT_0"><a href="#virtex5-GTX-bit-MAIN[11][30][12]">MAIN[11][30][12]</a></td></tr>

<tr><td>DEC_PCOMMA_DETECT_0</td><td id="virtex5-GTX-GTX_DUAL-DEC_PCOMMA_DETECT_0"><a href="#virtex5-GTX-bit-MAIN[11][31][12]">MAIN[11][31][12]</a></td></tr>

<tr><td>DEC_VALID_COMMA_ONLY_0</td><td id="virtex5-GTX-GTX_DUAL-DEC_VALID_COMMA_ONLY_0"><a href="#virtex5-GTX-bit-MAIN[11][31][11]">MAIN[11][31][11]</a></td></tr>

<tr><td>MCOMMA_DETECT_0</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_DETECT_0"><a href="#virtex5-GTX-bit-MAIN[11][31][6]">MAIN[11][31][6]</a></td></tr>

<tr><td>PCI_EXPRESS_MODE_0</td><td id="virtex5-GTX-GTX_DUAL-PCI_EXPRESS_MODE_0"><a href="#virtex5-GTX-bit-MAIN[13][31][55]">MAIN[13][31][55]</a></td></tr>

<tr><td>PCOMMA_DETECT_0</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_DETECT_0"><a href="#virtex5-GTX-bit-MAIN[13][31][50]">MAIN[13][31][50]</a></td></tr>

<tr><td>PLL_SATA_0</td><td id="virtex5-GTX-GTX_DUAL-PLL_SATA_0"><a href="#virtex5-GTX-bit-MAIN[13][30][48]">MAIN[13][30][48]</a></td></tr>

<tr><td>RCV_TERM_GND_0</td><td id="virtex5-GTX-GTX_DUAL-RCV_TERM_GND_0"><a href="#virtex5-GTX-bit-MAIN[14][31][16]">MAIN[14][31][16]</a></td></tr>

<tr><td>RCV_TERM_VTTRX_0</td><td id="virtex5-GTX-GTX_DUAL-RCV_TERM_VTTRX_0"><a href="#virtex5-GTX-bit-MAIN[14][30][16]">MAIN[14][30][16]</a></td></tr>

<tr><td>RX_BUFFER_USE_0</td><td id="virtex5-GTX-GTX_DUAL-RX_BUFFER_USE_0"><a href="#virtex5-GTX-bit-MAIN[13][31][17]">MAIN[13][31][17]</a></td></tr>

<tr><td>RX_CDR_FORCE_ROTATE_0</td><td id="virtex5-GTX-GTX_DUAL-RX_CDR_FORCE_ROTATE_0"><a href="#virtex5-GTX-bit-MAIN[14][30][7]">MAIN[14][30][7]</a></td></tr>

<tr><td>RX_DECODE_SEQ_MATCH_0</td><td id="virtex5-GTX-GTX_DUAL-RX_DECODE_SEQ_MATCH_0"><a href="#virtex5-GTX-bit-MAIN[13][30][17]">MAIN[13][30][17]</a></td></tr>

<tr><td>RX_EN_IDLE_HOLD_DFE_0</td><td id="virtex5-GTX-GTX_DUAL-RX_EN_IDLE_HOLD_DFE_0"><a href="#virtex5-GTX-bit-MAIN[14][30][32]">MAIN[14][30][32]</a></td></tr>

<tr><td>RX_EN_IDLE_RESET_BUF_0</td><td id="virtex5-GTX-GTX_DUAL-RX_EN_IDLE_RESET_BUF_0"><a href="#virtex5-GTX-bit-MAIN[14][31][33]">MAIN[14][31][33]</a></td></tr>

<tr><td>RXGEARBOX_USE_0</td><td id="virtex5-GTX-GTX_DUAL-RXGEARBOX_USE_0"><a href="#virtex5-GTX-bit-MAIN[14][31][44]">MAIN[14][31][44]</a></td></tr>

<tr><td>RX_LOSS_OF_SYNC_FSM_0</td><td id="virtex5-GTX-GTX_DUAL-RX_LOSS_OF_SYNC_FSM_0"><a href="#virtex5-GTX-bit-MAIN[13][30][15]">MAIN[13][30][15]</a></td></tr>

<tr><td>TX_BUFFER_USE_0</td><td id="virtex5-GTX-GTX_DUAL-TX_BUFFER_USE_0"><a href="#virtex5-GTX-bit-MAIN[12][31][30]">MAIN[12][31][30]</a></td></tr>

<tr><td>TXGEARBOX_USE_0</td><td id="virtex5-GTX-GTX_DUAL-TXGEARBOX_USE_0"><a href="#virtex5-GTX-bit-MAIN[14][30][44]">MAIN[14][30][44]</a></td></tr>

<tr><td>ALIGN_COMMA_WORD_0</td><td><a href="#virtex5-GTX-GTX_DUAL-ALIGN_COMMA_WORD_0">[enum: GTP_ALIGN_COMMA_WORD]</a></td></tr>

<tr><td>CHAN_BOND_MODE_0</td><td><a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_0">[enum: GTP_CHAN_BOND_MODE]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_LEN_0</td><td><a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_0">[enum: GTP_SEQ_LEN]</a></td></tr>

<tr><td>CLK_COR_ADJ_LEN_0</td><td><a href="#virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_0">[enum: GTP_SEQ_LEN]</a></td></tr>

<tr><td>CLK_COR_DET_LEN_0</td><td><a href="#virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_0">[enum: GTP_SEQ_LEN]</a></td></tr>

<tr><td>PLL_RXDIVSEL_OUT_0</td><td><a href="#virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_0">[enum: GTP_PLL_DIVSEL_OUT]</a></td></tr>

<tr><td>PLL_TXDIVSEL_OUT_0</td><td><a href="#virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_0">[enum: GTP_PLL_DIVSEL_OUT]</a></td></tr>

<tr><td>RX_LOS_INVALID_INCR_0</td><td><a href="#virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_0">[enum: GTP_RX_LOS_INVALID_INCR]</a></td></tr>

<tr><td>RX_LOS_THRESHOLD_0</td><td><a href="#virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_0">[enum: GTP_RX_LOS_THRESHOLD]</a></td></tr>

<tr><td>RX_SLIDE_MODE_0</td><td><a href="#virtex5-GTX-GTX_DUAL-RX_SLIDE_MODE_0">[enum: GTP_RX_SLIDE_MODE]</a></td></tr>

<tr><td>RX_STATUS_FMT_0</td><td><a href="#virtex5-GTX-GTX_DUAL-RX_STATUS_FMT_0">[enum: GTP_RX_STATUS_FMT]</a></td></tr>

<tr><td>RX_XCLK_SEL_0</td><td><a href="#virtex5-GTX-GTX_DUAL-RX_XCLK_SEL_0">[enum: GTP_RX_XCLK_SEL]</a></td></tr>

<tr><td>TX_XCLK_SEL_0</td><td><a href="#virtex5-GTX-GTX_DUAL-TX_XCLK_SEL_0">[enum: GTP_TX_XCLK_SEL]</a></td></tr>

<tr><td>TERMINATION_IMP_0</td><td><a href="#virtex5-GTX-GTX_DUAL-TERMINATION_IMP_0">[enum: GTP_TERMINATION_IMP]</a></td></tr>

<tr><td>CHAN_BOND_1_MAX_SKEW_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_0[0]"><a href="#virtex5-GTX-bit-MAIN[10][31][32]">MAIN[10][31][32]</a></td></tr>

<tr><td>CHAN_BOND_1_MAX_SKEW_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_0[1]"><a href="#virtex5-GTX-bit-MAIN[10][31][31]">MAIN[10][31][31]</a></td></tr>

<tr><td>CHAN_BOND_1_MAX_SKEW_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_0[2]"><a href="#virtex5-GTX-bit-MAIN[10][30][31]">MAIN[10][30][31]</a></td></tr>

<tr><td>CHAN_BOND_1_MAX_SKEW_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_0[3]"><a href="#virtex5-GTX-bit-MAIN[10][30][30]">MAIN[10][30][30]</a></td></tr>

<tr><td>CHAN_BOND_2_MAX_SKEW_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_0[0]"><a href="#virtex5-GTX-bit-MAIN[10][31][34]">MAIN[10][31][34]</a></td></tr>

<tr><td>CHAN_BOND_2_MAX_SKEW_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_0[1]"><a href="#virtex5-GTX-bit-MAIN[10][31][33]">MAIN[10][31][33]</a></td></tr>

<tr><td>CHAN_BOND_2_MAX_SKEW_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_0[2]"><a href="#virtex5-GTX-bit-MAIN[10][30][33]">MAIN[10][30][33]</a></td></tr>

<tr><td>CHAN_BOND_2_MAX_SKEW_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_0[3]"><a href="#virtex5-GTX-bit-MAIN[10][30][32]">MAIN[10][30][32]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][31][7]">MAIN[12][31][7]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][8]">MAIN[12][31][8]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][30][8]">MAIN[12][30][8]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[3]"><a href="#virtex5-GTX-bit-MAIN[12][30][9]">MAIN[12][30][9]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[4]"><a href="#virtex5-GTX-bit-MAIN[12][31][9]">MAIN[12][31][9]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[5]"><a href="#virtex5-GTX-bit-MAIN[12][31][10]">MAIN[12][31][10]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][30][4]">MAIN[12][30][4]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][30][5]">MAIN[12][30][5]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][31][5]">MAIN[12][31][5]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[3]"><a href="#virtex5-GTX-bit-MAIN[12][31][6]">MAIN[12][31][6]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[4]"><a href="#virtex5-GTX-bit-MAIN[12][30][6]">MAIN[12][30][6]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[5]"><a href="#virtex5-GTX-bit-MAIN[12][30][7]">MAIN[12][30][7]</a></td></tr>

<tr><td>SATA_MAX_BURST_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][31][6]">MAIN[13][31][6]</a></td></tr>

<tr><td>SATA_MAX_BURST_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][30][6]">MAIN[13][30][6]</a></td></tr>

<tr><td>SATA_MAX_BURST_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[2]"><a href="#virtex5-GTX-bit-MAIN[13][30][7]">MAIN[13][30][7]</a></td></tr>

<tr><td>SATA_MAX_BURST_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[3]"><a href="#virtex5-GTX-bit-MAIN[13][31][7]">MAIN[13][31][7]</a></td></tr>

<tr><td>SATA_MAX_BURST_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[4]"><a href="#virtex5-GTX-bit-MAIN[13][31][8]">MAIN[13][31][8]</a></td></tr>

<tr><td>SATA_MAX_BURST_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[5]"><a href="#virtex5-GTX-bit-MAIN[13][30][8]">MAIN[13][30][8]</a></td></tr>

<tr><td>SATA_MAX_INIT_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][30][3]">MAIN[13][30][3]</a></td></tr>

<tr><td>SATA_MAX_INIT_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][31][3]">MAIN[13][31][3]</a></td></tr>

<tr><td>SATA_MAX_INIT_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[2]"><a href="#virtex5-GTX-bit-MAIN[13][31][4]">MAIN[13][31][4]</a></td></tr>

<tr><td>SATA_MAX_INIT_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[3]"><a href="#virtex5-GTX-bit-MAIN[13][30][4]">MAIN[13][30][4]</a></td></tr>

<tr><td>SATA_MAX_INIT_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[4]"><a href="#virtex5-GTX-bit-MAIN[13][30][5]">MAIN[13][30][5]</a></td></tr>

<tr><td>SATA_MAX_INIT_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[5]"><a href="#virtex5-GTX-bit-MAIN[13][31][5]">MAIN[13][31][5]</a></td></tr>

<tr><td>SATA_MAX_WAKE_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][31][0]">MAIN[13][31][0]</a></td></tr>

<tr><td>SATA_MAX_WAKE_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][30][0]">MAIN[13][30][0]</a></td></tr>

<tr><td>SATA_MAX_WAKE_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[2]"><a href="#virtex5-GTX-bit-MAIN[13][30][1]">MAIN[13][30][1]</a></td></tr>

<tr><td>SATA_MAX_WAKE_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[3]"><a href="#virtex5-GTX-bit-MAIN[13][31][1]">MAIN[13][31][1]</a></td></tr>

<tr><td>SATA_MAX_WAKE_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[4]"><a href="#virtex5-GTX-bit-MAIN[13][31][2]">MAIN[13][31][2]</a></td></tr>

<tr><td>SATA_MAX_WAKE_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[5]"><a href="#virtex5-GTX-bit-MAIN[13][30][2]">MAIN[13][30][2]</a></td></tr>

<tr><td>SATA_MIN_BURST_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][30][61]">MAIN[12][30][61]</a></td></tr>

<tr><td>SATA_MIN_BURST_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][61]">MAIN[12][31][61]</a></td></tr>

<tr><td>SATA_MIN_BURST_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][31][62]">MAIN[12][31][62]</a></td></tr>

<tr><td>SATA_MIN_BURST_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[3]"><a href="#virtex5-GTX-bit-MAIN[12][30][62]">MAIN[12][30][62]</a></td></tr>

<tr><td>SATA_MIN_BURST_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[4]"><a href="#virtex5-GTX-bit-MAIN[12][30][63]">MAIN[12][30][63]</a></td></tr>

<tr><td>SATA_MIN_BURST_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[5]"><a href="#virtex5-GTX-bit-MAIN[12][31][63]">MAIN[12][31][63]</a></td></tr>

<tr><td>SATA_MIN_INIT_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][31][58]">MAIN[12][31][58]</a></td></tr>

<tr><td>SATA_MIN_INIT_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][30][58]">MAIN[12][30][58]</a></td></tr>

<tr><td>SATA_MIN_INIT_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][30][59]">MAIN[12][30][59]</a></td></tr>

<tr><td>SATA_MIN_INIT_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[3]"><a href="#virtex5-GTX-bit-MAIN[12][31][59]">MAIN[12][31][59]</a></td></tr>

<tr><td>SATA_MIN_INIT_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[4]"><a href="#virtex5-GTX-bit-MAIN[12][31][60]">MAIN[12][31][60]</a></td></tr>

<tr><td>SATA_MIN_INIT_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[5]"><a href="#virtex5-GTX-bit-MAIN[12][30][60]">MAIN[12][30][60]</a></td></tr>

<tr><td>SATA_MIN_WAKE_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][30][55]">MAIN[12][30][55]</a></td></tr>

<tr><td>SATA_MIN_WAKE_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][55]">MAIN[12][31][55]</a></td></tr>

<tr><td>SATA_MIN_WAKE_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][31][56]">MAIN[12][31][56]</a></td></tr>

<tr><td>SATA_MIN_WAKE_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[3]"><a href="#virtex5-GTX-bit-MAIN[12][30][56]">MAIN[12][30][56]</a></td></tr>

<tr><td>SATA_MIN_WAKE_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[4]"><a href="#virtex5-GTX-bit-MAIN[12][30][57]">MAIN[12][30][57]</a></td></tr>

<tr><td>SATA_MIN_WAKE_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[5]"><a href="#virtex5-GTX-bit-MAIN[12][31][57]">MAIN[12][31][57]</a></td></tr>

<tr><td>CHAN_BOND_LEVEL_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_0[0]"><a href="#virtex5-GTX-bit-MAIN[10][31][35]">MAIN[10][31][35]</a></td></tr>

<tr><td>CHAN_BOND_LEVEL_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_0[1]"><a href="#virtex5-GTX-bit-MAIN[10][30][35]">MAIN[10][30][35]</a></td></tr>

<tr><td>CHAN_BOND_LEVEL_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_0[2]"><a href="#virtex5-GTX-bit-MAIN[10][30][34]">MAIN[10][30][34]</a></td></tr>

<tr><td>CB2_INH_CC_PERIOD_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_0[0]"><a href="#virtex5-GTX-bit-MAIN[14][31][40]">MAIN[14][31][40]</a></td></tr>

<tr><td>CB2_INH_CC_PERIOD_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_0[1]"><a href="#virtex5-GTX-bit-MAIN[14][30][40]">MAIN[14][30][40]</a></td></tr>

<tr><td>CB2_INH_CC_PERIOD_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_0[2]"><a href="#virtex5-GTX-bit-MAIN[14][30][41]">MAIN[14][30][41]</a></td></tr>

<tr><td>CB2_INH_CC_PERIOD_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_0[3]"><a href="#virtex5-GTX-bit-MAIN[14][31][41]">MAIN[14][31][41]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][30][1]">MAIN[12][30][1]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][1]">MAIN[12][31][1]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][31][2]">MAIN[12][31][2]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_0[3]"><a href="#virtex5-GTX-bit-MAIN[12][30][2]">MAIN[12][30][2]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_0[4]"><a href="#virtex5-GTX-bit-MAIN[12][30][3]">MAIN[12][30][3]</a></td></tr>

<tr><td>TXOUTCLK_SEL_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TXOUTCLK_SEL_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][31][19]">MAIN[12][31][19]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[0]"><a href="#virtex5-GTX-bit-MAIN[10][31][41]">MAIN[10][31][41]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[1]"><a href="#virtex5-GTX-bit-MAIN[10][30][41]">MAIN[10][30][41]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[2]"><a href="#virtex5-GTX-bit-MAIN[10][30][40]">MAIN[10][30][40]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[3]"><a href="#virtex5-GTX-bit-MAIN[10][31][40]">MAIN[10][31][40]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[4]"><a href="#virtex5-GTX-bit-MAIN[10][31][39]">MAIN[10][31][39]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[5]"><a href="#virtex5-GTX-bit-MAIN[10][30][39]">MAIN[10][30][39]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[6]"><a href="#virtex5-GTX-bit-MAIN[10][30][38]">MAIN[10][30][38]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[7]"><a href="#virtex5-GTX-bit-MAIN[10][31][38]">MAIN[10][31][38]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[8]"><a href="#virtex5-GTX-bit-MAIN[10][31][37]">MAIN[10][31][37]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[9]"><a href="#virtex5-GTX-bit-MAIN[10][30][37]">MAIN[10][30][37]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[0]"><a href="#virtex5-GTX-bit-MAIN[10][30][46]">MAIN[10][30][46]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[1]"><a href="#virtex5-GTX-bit-MAIN[10][31][46]">MAIN[10][31][46]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[2]"><a href="#virtex5-GTX-bit-MAIN[10][31][45]">MAIN[10][31][45]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[3]"><a href="#virtex5-GTX-bit-MAIN[10][30][45]">MAIN[10][30][45]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[4]"><a href="#virtex5-GTX-bit-MAIN[10][30][44]">MAIN[10][30][44]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[5]"><a href="#virtex5-GTX-bit-MAIN[10][31][44]">MAIN[10][31][44]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[6]"><a href="#virtex5-GTX-bit-MAIN[10][31][43]">MAIN[10][31][43]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[7]"><a href="#virtex5-GTX-bit-MAIN[10][30][43]">MAIN[10][30][43]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[8]"><a href="#virtex5-GTX-bit-MAIN[10][30][42]">MAIN[10][30][42]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[9]"><a href="#virtex5-GTX-bit-MAIN[10][31][42]">MAIN[10][31][42]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[0]"><a href="#virtex5-GTX-bit-MAIN[10][31][51]">MAIN[10][31][51]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[1]"><a href="#virtex5-GTX-bit-MAIN[10][30][51]">MAIN[10][30][51]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[2]"><a href="#virtex5-GTX-bit-MAIN[10][30][50]">MAIN[10][30][50]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[3]"><a href="#virtex5-GTX-bit-MAIN[10][31][50]">MAIN[10][31][50]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[4]"><a href="#virtex5-GTX-bit-MAIN[10][31][49]">MAIN[10][31][49]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[5]"><a href="#virtex5-GTX-bit-MAIN[10][30][49]">MAIN[10][30][49]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[6]"><a href="#virtex5-GTX-bit-MAIN[10][30][48]">MAIN[10][30][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[7]"><a href="#virtex5-GTX-bit-MAIN[10][31][48]">MAIN[10][31][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[8]"><a href="#virtex5-GTX-bit-MAIN[10][31][47]">MAIN[10][31][47]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[9]"><a href="#virtex5-GTX-bit-MAIN[10][30][47]">MAIN[10][30][47]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[0]"><a href="#virtex5-GTX-bit-MAIN[10][30][56]">MAIN[10][30][56]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[1]"><a href="#virtex5-GTX-bit-MAIN[10][31][56]">MAIN[10][31][56]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[2]"><a href="#virtex5-GTX-bit-MAIN[10][31][55]">MAIN[10][31][55]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[3]"><a href="#virtex5-GTX-bit-MAIN[10][30][55]">MAIN[10][30][55]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[4]"><a href="#virtex5-GTX-bit-MAIN[10][30][54]">MAIN[10][30][54]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[5]"><a href="#virtex5-GTX-bit-MAIN[10][31][54]">MAIN[10][31][54]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[6]"><a href="#virtex5-GTX-bit-MAIN[10][31][53]">MAIN[10][31][53]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[7]"><a href="#virtex5-GTX-bit-MAIN[10][30][53]">MAIN[10][30][53]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[8]"><a href="#virtex5-GTX-bit-MAIN[10][30][52]">MAIN[10][30][52]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[9]"><a href="#virtex5-GTX-bit-MAIN[10][31][52]">MAIN[10][31][52]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_ENABLE_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_0[0]"><a href="#virtex5-GTX-bit-MAIN[10][30][58]">MAIN[10][30][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_ENABLE_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_0[1]"><a href="#virtex5-GTX-bit-MAIN[10][31][58]">MAIN[10][31][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_ENABLE_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_0[2]"><a href="#virtex5-GTX-bit-MAIN[10][31][57]">MAIN[10][31][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_ENABLE_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_0[3]"><a href="#virtex5-GTX-bit-MAIN[10][30][57]">MAIN[10][30][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[0]"><a href="#virtex5-GTX-bit-MAIN[10][31][63]">MAIN[10][31][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[1]"><a href="#virtex5-GTX-bit-MAIN[10][30][63]">MAIN[10][30][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[2]"><a href="#virtex5-GTX-bit-MAIN[10][30][62]">MAIN[10][30][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[3]"><a href="#virtex5-GTX-bit-MAIN[10][31][62]">MAIN[10][31][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[4]"><a href="#virtex5-GTX-bit-MAIN[10][31][61]">MAIN[10][31][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[5]"><a href="#virtex5-GTX-bit-MAIN[10][30][61]">MAIN[10][30][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[6]"><a href="#virtex5-GTX-bit-MAIN[10][30][60]">MAIN[10][30][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[7]"><a href="#virtex5-GTX-bit-MAIN[10][31][60]">MAIN[10][31][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[8]"><a href="#virtex5-GTX-bit-MAIN[10][31][59]">MAIN[10][31][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[9]"><a href="#virtex5-GTX-bit-MAIN[10][30][59]">MAIN[10][30][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][30][5]">MAIN[11][30][5]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][30][4]">MAIN[11][30][4]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][31][4]">MAIN[11][31][4]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][31][3]">MAIN[11][31][3]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[4]"><a href="#virtex5-GTX-bit-MAIN[11][30][3]">MAIN[11][30][3]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[5]"><a href="#virtex5-GTX-bit-MAIN[11][30][2]">MAIN[11][30][2]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[6]"><a href="#virtex5-GTX-bit-MAIN[11][31][2]">MAIN[11][31][2]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[7]"><a href="#virtex5-GTX-bit-MAIN[11][31][1]">MAIN[11][31][1]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[8]"><a href="#virtex5-GTX-bit-MAIN[11][30][0]">MAIN[11][30][0]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[9]"><a href="#virtex5-GTX-bit-MAIN[11][31][0]">MAIN[11][31][0]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][30][60]">MAIN[13][30][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][31][60]">MAIN[13][31][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[2]"><a href="#virtex5-GTX-bit-MAIN[13][31][59]">MAIN[13][31][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[3]"><a href="#virtex5-GTX-bit-MAIN[13][30][59]">MAIN[13][30][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[4]"><a href="#virtex5-GTX-bit-MAIN[13][30][58]">MAIN[13][30][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[5]"><a href="#virtex5-GTX-bit-MAIN[13][31][58]">MAIN[13][31][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[6]"><a href="#virtex5-GTX-bit-MAIN[13][31][57]">MAIN[13][31][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[7]"><a href="#virtex5-GTX-bit-MAIN[13][30][57]">MAIN[13][30][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[8]"><a href="#virtex5-GTX-bit-MAIN[13][30][56]">MAIN[13][30][56]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[9]"><a href="#virtex5-GTX-bit-MAIN[11][31][5]">MAIN[11][31][5]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[0]"><a href="#virtex5-GTX-bit-MAIN[14][31][1]">MAIN[14][31][1]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[1]"><a href="#virtex5-GTX-bit-MAIN[14][30][1]">MAIN[14][30][1]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[2]"><a href="#virtex5-GTX-bit-MAIN[14][30][0]">MAIN[14][30][0]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[3]"><a href="#virtex5-GTX-bit-MAIN[14][31][0]">MAIN[14][31][0]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[4]"><a href="#virtex5-GTX-bit-MAIN[13][31][63]">MAIN[13][31][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[5]"><a href="#virtex5-GTX-bit-MAIN[13][30][63]">MAIN[13][30][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[6]"><a href="#virtex5-GTX-bit-MAIN[13][30][62]">MAIN[13][30][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[7]"><a href="#virtex5-GTX-bit-MAIN[13][31][62]">MAIN[13][31][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[8]"><a href="#virtex5-GTX-bit-MAIN[13][31][61]">MAIN[13][31][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[9]"><a href="#virtex5-GTX-bit-MAIN[13][30][61]">MAIN[13][30][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_ENABLE_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][30][15]">MAIN[12][30][15]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_ENABLE_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][15]">MAIN[12][31][15]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_ENABLE_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][31][16]">MAIN[12][31][16]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_ENABLE_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_0[3]"><a href="#virtex5-GTX-bit-MAIN[12][30][16]">MAIN[12][30][16]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][31][60]">MAIN[11][31][60]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][30][60]">MAIN[11][30][60]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][30][61]">MAIN[11][30][61]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][31][61]">MAIN[11][31][61]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[4]"><a href="#virtex5-GTX-bit-MAIN[11][31][62]">MAIN[11][31][62]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[5]"><a href="#virtex5-GTX-bit-MAIN[11][30][62]">MAIN[11][30][62]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[6]"><a href="#virtex5-GTX-bit-MAIN[11][30][63]">MAIN[11][30][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[7]"><a href="#virtex5-GTX-bit-MAIN[11][31][63]">MAIN[11][31][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[8]"><a href="#virtex5-GTX-bit-MAIN[12][31][0]">MAIN[12][31][0]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[9]"><a href="#virtex5-GTX-bit-MAIN[12][30][0]">MAIN[12][30][0]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][30][55]">MAIN[11][30][55]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][31][55]">MAIN[11][31][55]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][31][56]">MAIN[11][31][56]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][30][56]">MAIN[11][30][56]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[4]"><a href="#virtex5-GTX-bit-MAIN[11][30][57]">MAIN[11][30][57]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[5]"><a href="#virtex5-GTX-bit-MAIN[11][31][57]">MAIN[11][31][57]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[6]"><a href="#virtex5-GTX-bit-MAIN[11][31][58]">MAIN[11][31][58]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[7]"><a href="#virtex5-GTX-bit-MAIN[11][30][58]">MAIN[11][30][58]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[8]"><a href="#virtex5-GTX-bit-MAIN[11][30][59]">MAIN[11][30][59]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[9]"><a href="#virtex5-GTX-bit-MAIN[11][31][59]">MAIN[11][31][59]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][31][50]">MAIN[11][31][50]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][30][50]">MAIN[11][30][50]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][30][51]">MAIN[11][30][51]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][31][51]">MAIN[11][31][51]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[4]"><a href="#virtex5-GTX-bit-MAIN[11][31][52]">MAIN[11][31][52]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[5]"><a href="#virtex5-GTX-bit-MAIN[11][30][52]">MAIN[11][30][52]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[6]"><a href="#virtex5-GTX-bit-MAIN[11][30][53]">MAIN[11][30][53]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[7]"><a href="#virtex5-GTX-bit-MAIN[11][31][53]">MAIN[11][31][53]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[8]"><a href="#virtex5-GTX-bit-MAIN[11][31][54]">MAIN[11][31][54]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[9]"><a href="#virtex5-GTX-bit-MAIN[11][30][54]">MAIN[11][30][54]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][30][45]">MAIN[11][30][45]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][31][45]">MAIN[11][31][45]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][31][46]">MAIN[11][31][46]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][30][46]">MAIN[11][30][46]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[4]"><a href="#virtex5-GTX-bit-MAIN[11][30][47]">MAIN[11][30][47]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[5]"><a href="#virtex5-GTX-bit-MAIN[11][31][47]">MAIN[11][31][47]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[6]"><a href="#virtex5-GTX-bit-MAIN[11][31][48]">MAIN[11][31][48]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[7]"><a href="#virtex5-GTX-bit-MAIN[11][30][48]">MAIN[11][30][48]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[8]"><a href="#virtex5-GTX-bit-MAIN[11][30][49]">MAIN[11][30][49]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[9]"><a href="#virtex5-GTX-bit-MAIN[11][31][49]">MAIN[11][31][49]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_ENABLE_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][30][43]">MAIN[11][30][43]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_ENABLE_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][31][43]">MAIN[11][31][43]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_ENABLE_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][31][44]">MAIN[11][31][44]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_ENABLE_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][30][44]">MAIN[11][30][44]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][31][38]">MAIN[11][31][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][30][38]">MAIN[11][30][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][30][39]">MAIN[11][30][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][31][39]">MAIN[11][31][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[4]"><a href="#virtex5-GTX-bit-MAIN[11][31][40]">MAIN[11][31][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[5]"><a href="#virtex5-GTX-bit-MAIN[11][30][40]">MAIN[11][30][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[6]"><a href="#virtex5-GTX-bit-MAIN[11][30][41]">MAIN[11][30][41]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[7]"><a href="#virtex5-GTX-bit-MAIN[11][31][41]">MAIN[11][31][41]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[8]"><a href="#virtex5-GTX-bit-MAIN[11][31][42]">MAIN[11][31][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[9]"><a href="#virtex5-GTX-bit-MAIN[11][30][42]">MAIN[11][30][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][30][33]">MAIN[11][30][33]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][31][33]">MAIN[11][31][33]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][31][34]">MAIN[11][31][34]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][30][34]">MAIN[11][30][34]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[4]"><a href="#virtex5-GTX-bit-MAIN[11][30][35]">MAIN[11][30][35]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[5]"><a href="#virtex5-GTX-bit-MAIN[11][31][35]">MAIN[11][31][35]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[6]"><a href="#virtex5-GTX-bit-MAIN[11][31][36]">MAIN[11][31][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[7]"><a href="#virtex5-GTX-bit-MAIN[11][30][36]">MAIN[11][30][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[8]"><a href="#virtex5-GTX-bit-MAIN[11][30][37]">MAIN[11][30][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[9]"><a href="#virtex5-GTX-bit-MAIN[11][31][37]">MAIN[11][31][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][31][28]">MAIN[11][31][28]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][30][28]">MAIN[11][30][28]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][30][29]">MAIN[11][30][29]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][31][29]">MAIN[11][31][29]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[4]"><a href="#virtex5-GTX-bit-MAIN[11][31][30]">MAIN[11][31][30]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[5]"><a href="#virtex5-GTX-bit-MAIN[11][30][30]">MAIN[11][30][30]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[6]"><a href="#virtex5-GTX-bit-MAIN[11][30][31]">MAIN[11][30][31]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[7]"><a href="#virtex5-GTX-bit-MAIN[11][31][31]">MAIN[11][31][31]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[8]"><a href="#virtex5-GTX-bit-MAIN[11][31][32]">MAIN[11][31][32]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[9]"><a href="#virtex5-GTX-bit-MAIN[11][30][32]">MAIN[11][30][32]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][30][23]">MAIN[11][30][23]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][31][23]">MAIN[11][31][23]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][31][24]">MAIN[11][31][24]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][30][24]">MAIN[11][30][24]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[4]"><a href="#virtex5-GTX-bit-MAIN[11][30][25]">MAIN[11][30][25]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[5]"><a href="#virtex5-GTX-bit-MAIN[11][31][25]">MAIN[11][31][25]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[6]"><a href="#virtex5-GTX-bit-MAIN[11][31][26]">MAIN[11][31][26]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[7]"><a href="#virtex5-GTX-bit-MAIN[11][30][26]">MAIN[11][30][26]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[8]"><a href="#virtex5-GTX-bit-MAIN[11][30][27]">MAIN[11][30][27]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[9]"><a href="#virtex5-GTX-bit-MAIN[11][31][27]">MAIN[11][31][27]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_ENABLE_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][30][21]">MAIN[11][30][21]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_ENABLE_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][31][21]">MAIN[11][31][21]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_ENABLE_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][31][22]">MAIN[11][31][22]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_ENABLE_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][30][22]">MAIN[11][30][22]</a></td></tr>

<tr><td>CM_TRIM_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CM_TRIM_0[0]"><a href="#virtex5-GTX-bit-MAIN[14][31][50]">MAIN[14][31][50]</a></td></tr>

<tr><td>CM_TRIM_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CM_TRIM_0[1]"><a href="#virtex5-GTX-bit-MAIN[14][30][50]">MAIN[14][30][50]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][31][13]">MAIN[11][31][13]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][31][14]">MAIN[11][31][14]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][30][14]">MAIN[11][30][14]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][30][15]">MAIN[11][30][15]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[4]"><a href="#virtex5-GTX-bit-MAIN[11][31][15]">MAIN[11][31][15]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[5]"><a href="#virtex5-GTX-bit-MAIN[11][31][16]">MAIN[11][31][16]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[6]"><a href="#virtex5-GTX-bit-MAIN[11][30][16]">MAIN[11][30][16]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[7]"><a href="#virtex5-GTX-bit-MAIN[11][30][17]">MAIN[11][30][17]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[8]"><a href="#virtex5-GTX-bit-MAIN[11][31][17]">MAIN[11][31][17]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[9]"><a href="#virtex5-GTX-bit-MAIN[11][31][18]">MAIN[11][31][18]</a></td></tr>

<tr><td>COM_BURST_VAL_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-COM_BURST_VAL_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][30][18]">MAIN[11][30][18]</a></td></tr>

<tr><td>COM_BURST_VAL_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-COM_BURST_VAL_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][30][19]">MAIN[11][30][19]</a></td></tr>

<tr><td>COM_BURST_VAL_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-COM_BURST_VAL_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][31][19]">MAIN[11][31][19]</a></td></tr>

<tr><td>COM_BURST_VAL_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-COM_BURST_VAL_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][31][20]">MAIN[11][31][20]</a></td></tr>

<tr><td>DFE_CFG_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_0[0]"><a href="#virtex5-GTX-bit-MAIN[14][30][45]">MAIN[14][30][45]</a></td></tr>

<tr><td>DFE_CFG_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_0[1]"><a href="#virtex5-GTX-bit-MAIN[14][31][45]">MAIN[14][31][45]</a></td></tr>

<tr><td>DFE_CFG_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_0[2]"><a href="#virtex5-GTX-bit-MAIN[14][31][46]">MAIN[14][31][46]</a></td></tr>

<tr><td>DFE_CFG_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_0[3]"><a href="#virtex5-GTX-bit-MAIN[14][30][46]">MAIN[14][30][46]</a></td></tr>

<tr><td>DFE_CFG_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_0[4]"><a href="#virtex5-GTX-bit-MAIN[14][30][47]">MAIN[14][30][47]</a></td></tr>

<tr><td>DFE_CFG_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_0[5]"><a href="#virtex5-GTX-bit-MAIN[14][31][47]">MAIN[14][31][47]</a></td></tr>

<tr><td>DFE_CFG_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_0[6]"><a href="#virtex5-GTX-bit-MAIN[14][31][48]">MAIN[14][31][48]</a></td></tr>

<tr><td>DFE_CFG_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_0[7]"><a href="#virtex5-GTX-bit-MAIN[14][30][48]">MAIN[14][30][48]</a></td></tr>

<tr><td>DFE_CFG_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_0[8]"><a href="#virtex5-GTX-bit-MAIN[14][30][49]">MAIN[14][30][49]</a></td></tr>

<tr><td>DFE_CFG_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_0[9]"><a href="#virtex5-GTX-bit-MAIN[14][31][49]">MAIN[14][31][49]</a></td></tr>

<tr><td>GEARBOX_ENDEC_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_0[0]"><a href="#virtex5-GTX-bit-MAIN[14][30][42]">MAIN[14][30][42]</a></td></tr>

<tr><td>GEARBOX_ENDEC_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_0[1]"><a href="#virtex5-GTX-bit-MAIN[14][30][43]">MAIN[14][30][43]</a></td></tr>

<tr><td>GEARBOX_ENDEC_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_0[2]"><a href="#virtex5-GTX-bit-MAIN[14][31][43]">MAIN[14][31][43]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[0]"><a href="#virtex5-GTX-bit-MAIN[11][30][6]">MAIN[11][30][6]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[1]"><a href="#virtex5-GTX-bit-MAIN[11][30][7]">MAIN[11][30][7]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[2]"><a href="#virtex5-GTX-bit-MAIN[11][31][7]">MAIN[11][31][7]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[3]"><a href="#virtex5-GTX-bit-MAIN[11][31][8]">MAIN[11][31][8]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[4]"><a href="#virtex5-GTX-bit-MAIN[11][30][8]">MAIN[11][30][8]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[5]"><a href="#virtex5-GTX-bit-MAIN[11][30][9]">MAIN[11][30][9]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[6]"><a href="#virtex5-GTX-bit-MAIN[11][31][9]">MAIN[11][31][9]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[7]"><a href="#virtex5-GTX-bit-MAIN[11][31][10]">MAIN[11][31][10]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[8]"><a href="#virtex5-GTX-bit-MAIN[11][30][10]">MAIN[11][30][10]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[9]"><a href="#virtex5-GTX-bit-MAIN[11][30][11]">MAIN[11][30][11]</a></td></tr>

<tr><td>OOBDETECT_THRESHOLD_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][31][17]">MAIN[12][31][17]</a></td></tr>

<tr><td>OOBDETECT_THRESHOLD_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][18]">MAIN[12][31][18]</a></td></tr>

<tr><td>OOBDETECT_THRESHOLD_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][30][18]">MAIN[12][30][18]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][30][50]">MAIN[13][30][50]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][30][51]">MAIN[13][30][51]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[2]"><a href="#virtex5-GTX-bit-MAIN[13][31][51]">MAIN[13][31][51]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[3]"><a href="#virtex5-GTX-bit-MAIN[13][31][52]">MAIN[13][31][52]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[4]"><a href="#virtex5-GTX-bit-MAIN[13][30][52]">MAIN[13][30][52]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[5]"><a href="#virtex5-GTX-bit-MAIN[13][30][53]">MAIN[13][30][53]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[6]"><a href="#virtex5-GTX-bit-MAIN[13][31][53]">MAIN[13][31][53]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[7]"><a href="#virtex5-GTX-bit-MAIN[13][31][54]">MAIN[13][31][54]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[8]"><a href="#virtex5-GTX-bit-MAIN[13][30][54]">MAIN[13][30][54]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[9]"><a href="#virtex5-GTX-bit-MAIN[13][30][55]">MAIN[13][30][55]</a></td></tr>

<tr><td>RX_IDLE_HI_CNT_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_0[0]"><a href="#virtex5-GTX-bit-MAIN[14][30][35]">MAIN[14][30][35]</a></td></tr>

<tr><td>RX_IDLE_HI_CNT_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_0[1]"><a href="#virtex5-GTX-bit-MAIN[14][31][35]">MAIN[14][31][35]</a></td></tr>

<tr><td>RX_IDLE_HI_CNT_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_0[2]"><a href="#virtex5-GTX-bit-MAIN[14][31][36]">MAIN[14][31][36]</a></td></tr>

<tr><td>RX_IDLE_HI_CNT_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_0[3]"><a href="#virtex5-GTX-bit-MAIN[14][30][36]">MAIN[14][30][36]</a></td></tr>

<tr><td>RX_IDLE_LO_CNT_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_0[0]"><a href="#virtex5-GTX-bit-MAIN[14][31][38]">MAIN[14][31][38]</a></td></tr>

<tr><td>RX_IDLE_LO_CNT_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_0[1]"><a href="#virtex5-GTX-bit-MAIN[14][30][38]">MAIN[14][30][38]</a></td></tr>

<tr><td>RX_IDLE_LO_CNT_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_0[2]"><a href="#virtex5-GTX-bit-MAIN[14][30][39]">MAIN[14][30][39]</a></td></tr>

<tr><td>RX_IDLE_LO_CNT_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_0[3]"><a href="#virtex5-GTX-bit-MAIN[14][31][39]">MAIN[14][31][39]</a></td></tr>

<tr><td>SATA_BURST_VAL_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][30][10]">MAIN[13][30][10]</a></td></tr>

<tr><td>SATA_BURST_VAL_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][30][11]">MAIN[13][30][11]</a></td></tr>

<tr><td>SATA_BURST_VAL_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_0[2]"><a href="#virtex5-GTX-bit-MAIN[13][31][11]">MAIN[13][31][11]</a></td></tr>

<tr><td>SATA_IDLE_VAL_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][30][9]">MAIN[13][30][9]</a></td></tr>

<tr><td>SATA_IDLE_VAL_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][31][9]">MAIN[13][31][9]</a></td></tr>

<tr><td>SATA_IDLE_VAL_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_0[2]"><a href="#virtex5-GTX-bit-MAIN[13][31][10]">MAIN[13][31][10]</a></td></tr>

<tr><td>TXRX_INVERT_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TXRX_INVERT_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][31][21]">MAIN[12][31][21]</a></td></tr>

<tr><td>TXRX_INVERT_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TXRX_INVERT_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][22]">MAIN[12][31][22]</a></td></tr>

<tr><td>TXRX_INVERT_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TXRX_INVERT_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][30][22]">MAIN[12][30][22]</a></td></tr>

<tr><td>TX_IDLE_DELAY_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_0[0]"><a href="#virtex5-GTX-bit-MAIN[14][30][27]">MAIN[14][30][27]</a></td></tr>

<tr><td>TX_IDLE_DELAY_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_0[1]"><a href="#virtex5-GTX-bit-MAIN[14][31][27]">MAIN[14][31][27]</a></td></tr>

<tr><td>TX_IDLE_DELAY_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_0[2]"><a href="#virtex5-GTX-bit-MAIN[14][31][28]">MAIN[14][31][28]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][31][34]">MAIN[13][31][34]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][30][34]">MAIN[13][30][34]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[2]"><a href="#virtex5-GTX-bit-MAIN[13][30][35]">MAIN[13][30][35]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[3]"><a href="#virtex5-GTX-bit-MAIN[13][31][35]">MAIN[13][31][35]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[4]"><a href="#virtex5-GTX-bit-MAIN[13][31][36]">MAIN[13][31][36]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[5]"><a href="#virtex5-GTX-bit-MAIN[13][30][36]">MAIN[13][30][36]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[6]"><a href="#virtex5-GTX-bit-MAIN[13][30][37]">MAIN[13][30][37]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[7]"><a href="#virtex5-GTX-bit-MAIN[13][31][37]">MAIN[13][31][37]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[8]"><a href="#virtex5-GTX-bit-MAIN[13][31][38]">MAIN[13][31][38]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[9]"><a href="#virtex5-GTX-bit-MAIN[13][30][38]">MAIN[13][30][38]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 10</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[10]"><a href="#virtex5-GTX-bit-MAIN[13][30][39]">MAIN[13][30][39]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 11</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[11]"><a href="#virtex5-GTX-bit-MAIN[13][31][39]">MAIN[13][31][39]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 12</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[12]"><a href="#virtex5-GTX-bit-MAIN[13][31][40]">MAIN[13][31][40]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 13</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[13]"><a href="#virtex5-GTX-bit-MAIN[13][30][40]">MAIN[13][30][40]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 14</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[14]"><a href="#virtex5-GTX-bit-MAIN[13][30][41]">MAIN[13][30][41]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 15</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[15]"><a href="#virtex5-GTX-bit-MAIN[13][31][41]">MAIN[13][31][41]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 16</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[16]"><a href="#virtex5-GTX-bit-MAIN[13][31][42]">MAIN[13][31][42]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 17</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[17]"><a href="#virtex5-GTX-bit-MAIN[13][30][42]">MAIN[13][30][42]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 18</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[18]"><a href="#virtex5-GTX-bit-MAIN[13][30][43]">MAIN[13][30][43]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 19</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[19]"><a href="#virtex5-GTX-bit-MAIN[13][31][43]">MAIN[13][31][43]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 20</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[20]"><a href="#virtex5-GTX-bit-MAIN[13][31][44]">MAIN[13][31][44]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 21</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[21]"><a href="#virtex5-GTX-bit-MAIN[13][30][44]">MAIN[13][30][44]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 22</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[22]"><a href="#virtex5-GTX-bit-MAIN[13][30][45]">MAIN[13][30][45]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 23</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[23]"><a href="#virtex5-GTX-bit-MAIN[13][31][45]">MAIN[13][31][45]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 24</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[24]"><a href="#virtex5-GTX-bit-MAIN[13][31][46]">MAIN[13][31][46]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 25</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[25]"><a href="#virtex5-GTX-bit-MAIN[13][30][46]">MAIN[13][30][46]</a></td></tr>

<tr><td>PMA_CDR_SCAN_0 bit 26</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[26]"><a href="#virtex5-GTX-bit-MAIN[13][30][47]">MAIN[13][30][47]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[0]"><a href="#virtex5-GTX-bit-MAIN[14][30][28]">MAIN[14][30][28]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[1]"><a href="#virtex5-GTX-bit-MAIN[14][30][29]">MAIN[14][30][29]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[2]"><a href="#virtex5-GTX-bit-MAIN[14][31][29]">MAIN[14][31][29]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[3]"><a href="#virtex5-GTX-bit-MAIN[14][31][30]">MAIN[14][31][30]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[4]"><a href="#virtex5-GTX-bit-MAIN[14][30][30]">MAIN[14][30][30]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[5]"><a href="#virtex5-GTX-bit-MAIN[14][30][31]">MAIN[14][30][31]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[6]"><a href="#virtex5-GTX-bit-MAIN[14][31][31]">MAIN[14][31][31]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[0]"><a href="#virtex5-GTX-bit-MAIN[5][30][50]">MAIN[5][30][50]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[1]"><a href="#virtex5-GTX-bit-MAIN[5][31][50]">MAIN[5][31][50]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[2]"><a href="#virtex5-GTX-bit-MAIN[14][30][5]">MAIN[14][30][5]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[3]"><a href="#virtex5-GTX-bit-MAIN[14][31][5]">MAIN[14][31][5]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[4]"><a href="#virtex5-GTX-bit-MAIN[14][31][6]">MAIN[14][31][6]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[5]"><a href="#virtex5-GTX-bit-MAIN[14][30][6]">MAIN[14][30][6]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[6]"><a href="#virtex5-GTX-bit-MAIN[14][31][2]">MAIN[14][31][2]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[7]"><a href="#virtex5-GTX-bit-MAIN[14][30][2]">MAIN[14][30][2]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[8]"><a href="#virtex5-GTX-bit-MAIN[14][30][3]">MAIN[14][30][3]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[9]"><a href="#virtex5-GTX-bit-MAIN[14][31][3]">MAIN[14][31][3]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 10</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[10]"><a href="#virtex5-GTX-bit-MAIN[14][31][4]">MAIN[14][31][4]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 11</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[11]"><a href="#virtex5-GTX-bit-MAIN[5][30][51]">MAIN[5][30][51]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 12</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[12]"><a href="#virtex5-GTX-bit-MAIN[5][30][49]">MAIN[5][30][49]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 13</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[13]"><a href="#virtex5-GTX-bit-MAIN[14][31][7]">MAIN[14][31][7]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 14</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[14]"><a href="#virtex5-GTX-bit-MAIN[14][31][8]">MAIN[14][31][8]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 15</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[15]"><a href="#virtex5-GTX-bit-MAIN[14][30][8]">MAIN[14][30][8]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 16</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[16]"><a href="#virtex5-GTX-bit-MAIN[14][30][9]">MAIN[14][30][9]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 17</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[17]"><a href="#virtex5-GTX-bit-MAIN[14][31][9]">MAIN[14][31][9]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 18</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[18]"><a href="#virtex5-GTX-bit-MAIN[14][31][10]">MAIN[14][31][10]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 19</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[19]"><a href="#virtex5-GTX-bit-MAIN[14][30][10]">MAIN[14][30][10]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 20</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[20]"><a href="#virtex5-GTX-bit-MAIN[14][30][11]">MAIN[14][30][11]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 21</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[21]"><a href="#virtex5-GTX-bit-MAIN[14][31][11]">MAIN[14][31][11]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 22</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[22]"><a href="#virtex5-GTX-bit-MAIN[14][31][12]">MAIN[14][31][12]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 23</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[23]"><a href="#virtex5-GTX-bit-MAIN[5][30][59]">MAIN[5][30][59]</a></td></tr>

<tr><td>PMA_RX_CFG_0 bit 24</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[24]"><a href="#virtex5-GTX-bit-MAIN[5][31][49]">MAIN[5][31][49]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[0]"><a href="#virtex5-GTX-bit-MAIN[14][30][51]">MAIN[14][30][51]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[1]"><a href="#virtex5-GTX-bit-MAIN[14][31][51]">MAIN[14][31][51]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[2]"><a href="#virtex5-GTX-bit-MAIN[14][31][52]">MAIN[14][31][52]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[3]"><a href="#virtex5-GTX-bit-MAIN[14][30][52]">MAIN[14][30][52]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[4]"><a href="#virtex5-GTX-bit-MAIN[14][30][53]">MAIN[14][30][53]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[5]"><a href="#virtex5-GTX-bit-MAIN[14][31][53]">MAIN[14][31][53]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[6]"><a href="#virtex5-GTX-bit-MAIN[14][31][54]">MAIN[14][31][54]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[7]"><a href="#virtex5-GTX-bit-MAIN[14][30][54]">MAIN[14][30][54]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[8]"><a href="#virtex5-GTX-bit-MAIN[14][30][55]">MAIN[14][30][55]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[9]"><a href="#virtex5-GTX-bit-MAIN[14][31][55]">MAIN[14][31][55]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 10</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[10]"><a href="#virtex5-GTX-bit-MAIN[14][31][56]">MAIN[14][31][56]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 11</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[11]"><a href="#virtex5-GTX-bit-MAIN[14][30][56]">MAIN[14][30][56]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 12</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[12]"><a href="#virtex5-GTX-bit-MAIN[14][30][57]">MAIN[14][30][57]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 13</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[13]"><a href="#virtex5-GTX-bit-MAIN[14][31][57]">MAIN[14][31][57]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 14</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[14]"><a href="#virtex5-GTX-bit-MAIN[14][31][58]">MAIN[14][31][58]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 15</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[15]"><a href="#virtex5-GTX-bit-MAIN[14][30][58]">MAIN[14][30][58]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 16</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[16]"><a href="#virtex5-GTX-bit-MAIN[14][30][59]">MAIN[14][30][59]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 17</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[17]"><a href="#virtex5-GTX-bit-MAIN[14][31][59]">MAIN[14][31][59]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 18</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[18]"><a href="#virtex5-GTX-bit-MAIN[14][31][60]">MAIN[14][31][60]</a></td></tr>

<tr><td>PMA_TX_CFG_0 bit 19</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[19]"><a href="#virtex5-GTX-bit-MAIN[14][30][60]">MAIN[14][30][60]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][31][18]">MAIN[13][31][18]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][30][18]">MAIN[13][30][18]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[2]"><a href="#virtex5-GTX-bit-MAIN[13][30][19]">MAIN[13][30][19]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[3]"><a href="#virtex5-GTX-bit-MAIN[13][31][19]">MAIN[13][31][19]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[4]"><a href="#virtex5-GTX-bit-MAIN[13][31][20]">MAIN[13][31][20]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[5]"><a href="#virtex5-GTX-bit-MAIN[13][30][20]">MAIN[13][30][20]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[6]"><a href="#virtex5-GTX-bit-MAIN[13][30][21]">MAIN[13][30][21]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[7]"><a href="#virtex5-GTX-bit-MAIN[13][31][21]">MAIN[13][31][21]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[8]"><a href="#virtex5-GTX-bit-MAIN[13][31][22]">MAIN[13][31][22]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[9]"><a href="#virtex5-GTX-bit-MAIN[13][30][22]">MAIN[13][30][22]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 10</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[10]"><a href="#virtex5-GTX-bit-MAIN[13][30][23]">MAIN[13][30][23]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 11</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[11]"><a href="#virtex5-GTX-bit-MAIN[13][31][23]">MAIN[13][31][23]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 12</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[12]"><a href="#virtex5-GTX-bit-MAIN[13][31][24]">MAIN[13][31][24]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 13</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[13]"><a href="#virtex5-GTX-bit-MAIN[13][30][24]">MAIN[13][30][24]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 14</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[14]"><a href="#virtex5-GTX-bit-MAIN[13][30][25]">MAIN[13][30][25]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 15</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[15]"><a href="#virtex5-GTX-bit-MAIN[13][31][25]">MAIN[13][31][25]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 16</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[16]"><a href="#virtex5-GTX-bit-MAIN[13][31][26]">MAIN[13][31][26]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 17</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[17]"><a href="#virtex5-GTX-bit-MAIN[13][30][26]">MAIN[13][30][26]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 18</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[18]"><a href="#virtex5-GTX-bit-MAIN[13][30][27]">MAIN[13][30][27]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 19</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[19]"><a href="#virtex5-GTX-bit-MAIN[13][31][27]">MAIN[13][31][27]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 20</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[20]"><a href="#virtex5-GTX-bit-MAIN[13][31][28]">MAIN[13][31][28]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 21</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[21]"><a href="#virtex5-GTX-bit-MAIN[13][30][28]">MAIN[13][30][28]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 22</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[22]"><a href="#virtex5-GTX-bit-MAIN[13][30][29]">MAIN[13][30][29]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 23</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[23]"><a href="#virtex5-GTX-bit-MAIN[13][31][29]">MAIN[13][31][29]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 24</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[24]"><a href="#virtex5-GTX-bit-MAIN[13][31][30]">MAIN[13][31][30]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 25</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[25]"><a href="#virtex5-GTX-bit-MAIN[13][30][30]">MAIN[13][30][30]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 26</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[26]"><a href="#virtex5-GTX-bit-MAIN[13][30][31]">MAIN[13][30][31]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 27</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[27]"><a href="#virtex5-GTX-bit-MAIN[13][31][31]">MAIN[13][31][31]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 28</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[28]"><a href="#virtex5-GTX-bit-MAIN[13][31][32]">MAIN[13][31][32]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 29</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[29]"><a href="#virtex5-GTX-bit-MAIN[13][30][32]">MAIN[13][30][32]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 30</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[30]"><a href="#virtex5-GTX-bit-MAIN[13][30][33]">MAIN[13][30][33]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_0 bit 31</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[31]"><a href="#virtex5-GTX-bit-MAIN[13][31][33]">MAIN[13][31][33]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][30][48]">MAIN[12][30][48]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][30][49]">MAIN[12][30][49]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][31][49]">MAIN[12][31][49]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[3]"><a href="#virtex5-GTX-bit-MAIN[12][31][50]">MAIN[12][31][50]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[4]"><a href="#virtex5-GTX-bit-MAIN[12][30][50]">MAIN[12][30][50]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[5]"><a href="#virtex5-GTX-bit-MAIN[12][30][51]">MAIN[12][30][51]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[6]"><a href="#virtex5-GTX-bit-MAIN[12][31][51]">MAIN[12][31][51]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[7]"><a href="#virtex5-GTX-bit-MAIN[12][31][52]">MAIN[12][31][52]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[8]"><a href="#virtex5-GTX-bit-MAIN[12][30][52]">MAIN[12][30][52]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[9]"><a href="#virtex5-GTX-bit-MAIN[12][30][53]">MAIN[12][30][53]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 10</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[10]"><a href="#virtex5-GTX-bit-MAIN[12][31][53]">MAIN[12][31][53]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_0 bit 11</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[11]"><a href="#virtex5-GTX-bit-MAIN[12][31][54]">MAIN[12][31][54]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][30][42]">MAIN[12][30][42]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][30][43]">MAIN[12][30][43]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][31][43]">MAIN[12][31][43]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[3]"><a href="#virtex5-GTX-bit-MAIN[12][31][44]">MAIN[12][31][44]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[4]"><a href="#virtex5-GTX-bit-MAIN[12][30][44]">MAIN[12][30][44]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[5]"><a href="#virtex5-GTX-bit-MAIN[12][30][45]">MAIN[12][30][45]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[6]"><a href="#virtex5-GTX-bit-MAIN[12][31][45]">MAIN[12][31][45]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[7]"><a href="#virtex5-GTX-bit-MAIN[12][31][46]">MAIN[12][31][46]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][31][33]">MAIN[12][31][33]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][34]">MAIN[12][31][34]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][30][34]">MAIN[12][30][34]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[3]"><a href="#virtex5-GTX-bit-MAIN[12][30][35]">MAIN[12][30][35]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[4]"><a href="#virtex5-GTX-bit-MAIN[12][31][35]">MAIN[12][31][35]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[5]"><a href="#virtex5-GTX-bit-MAIN[12][31][36]">MAIN[12][31][36]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[6]"><a href="#virtex5-GTX-bit-MAIN[12][30][36]">MAIN[12][30][36]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[7]"><a href="#virtex5-GTX-bit-MAIN[12][30][37]">MAIN[12][30][37]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[8]"><a href="#virtex5-GTX-bit-MAIN[12][31][37]">MAIN[12][31][37]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[9]"><a href="#virtex5-GTX-bit-MAIN[12][31][38]">MAIN[12][31][38]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][30][23]">MAIN[12][30][23]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][23]">MAIN[12][31][23]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[2]"><a href="#virtex5-GTX-bit-MAIN[12][31][24]">MAIN[12][31][24]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 3</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[3]"><a href="#virtex5-GTX-bit-MAIN[12][30][24]">MAIN[12][30][24]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 4</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[4]"><a href="#virtex5-GTX-bit-MAIN[12][30][25]">MAIN[12][30][25]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 5</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[5]"><a href="#virtex5-GTX-bit-MAIN[12][31][25]">MAIN[12][31][25]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 6</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[6]"><a href="#virtex5-GTX-bit-MAIN[12][31][26]">MAIN[12][31][26]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 7</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[7]"><a href="#virtex5-GTX-bit-MAIN[12][30][26]">MAIN[12][30][26]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 8</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[8]"><a href="#virtex5-GTX-bit-MAIN[12][30][27]">MAIN[12][30][27]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 9</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[9]"><a href="#virtex5-GTX-bit-MAIN[12][31][27]">MAIN[12][31][27]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 10</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[10]"><a href="#virtex5-GTX-bit-MAIN[12][31][28]">MAIN[12][31][28]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 11</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[11]"><a href="#virtex5-GTX-bit-MAIN[12][30][28]">MAIN[12][30][28]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 12</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[12]"><a href="#virtex5-GTX-bit-MAIN[12][30][29]">MAIN[12][30][29]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_0 bit 13</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[13]"><a href="#virtex5-GTX-bit-MAIN[12][31][29]">MAIN[12][31][29]</a></td></tr>

<tr><td>USRCLK_ENABLE_1</td><td id="virtex5-GTX-GTX_DUAL-USRCLK_ENABLE_1"><a href="#virtex5-GTX-bit-HCLK[18][12]">HCLK[18][12]</a></td></tr>

<tr><td>AC_CAP_DIS_1</td><td id="virtex5-GTX-GTX_DUAL-AC_CAP_DIS_1"><a href="#virtex5-GTX-bit-MAIN[5][30][48]">MAIN[5][30][48]</a></td></tr>

<tr><td>CHAN_BOND_KEEP_ALIGN_1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_KEEP_ALIGN_1"><a href="#virtex5-GTX-bit-MAIN[5][31][22]">MAIN[5][31][22]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_USE_1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_USE_1"><a href="#virtex5-GTX-bit-MAIN[7][30][49]">MAIN[7][30][49]</a></td></tr>

<tr><td>CLK_COR_INSERT_IDLE_FLAG_1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_INSERT_IDLE_FLAG_1"><a href="#virtex5-GTX-bit-MAIN[7][30][52]">MAIN[7][30][52]</a></td></tr>

<tr><td>CLK_COR_KEEP_IDLE_1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_KEEP_IDLE_1"><a href="#virtex5-GTX-bit-MAIN[7][30][53]">MAIN[7][30][53]</a></td></tr>

<tr><td>CLK_COR_PRECEDENCE_1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_PRECEDENCE_1"><a href="#virtex5-GTX-bit-MAIN[7][31][59]">MAIN[7][31][59]</a></td></tr>

<tr><td>CLK_CORRECT_USE_1</td><td id="virtex5-GTX-GTX_DUAL-CLK_CORRECT_USE_1"><a href="#virtex5-GTX-bit-MAIN[7][31][60]">MAIN[7][31][60]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_USE_1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_USE_1"><a href="#virtex5-GTX-bit-MAIN[8][30][43]">MAIN[8][30][43]</a></td></tr>

<tr><td>COMMA_DOUBLE_1</td><td id="virtex5-GTX-GTX_DUAL-COMMA_DOUBLE_1"><a href="#virtex5-GTX-bit-MAIN[8][30][50]">MAIN[8][30][50]</a></td></tr>

<tr><td>DEC_MCOMMA_DETECT_1</td><td id="virtex5-GTX-GTX_DUAL-DEC_MCOMMA_DETECT_1"><a href="#virtex5-GTX-bit-MAIN[8][30][51]">MAIN[8][30][51]</a></td></tr>

<tr><td>DEC_PCOMMA_DETECT_1</td><td id="virtex5-GTX-GTX_DUAL-DEC_PCOMMA_DETECT_1"><a href="#virtex5-GTX-bit-MAIN[8][31][51]">MAIN[8][31][51]</a></td></tr>

<tr><td>DEC_VALID_COMMA_ONLY_1</td><td id="virtex5-GTX-GTX_DUAL-DEC_VALID_COMMA_ONLY_1"><a href="#virtex5-GTX-bit-MAIN[8][31][52]">MAIN[8][31][52]</a></td></tr>

<tr><td>MCOMMA_DETECT_1</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_DETECT_1"><a href="#virtex5-GTX-bit-MAIN[8][31][57]">MAIN[8][31][57]</a></td></tr>

<tr><td>PCI_EXPRESS_MODE_1</td><td id="virtex5-GTX-GTX_DUAL-PCI_EXPRESS_MODE_1"><a href="#virtex5-GTX-bit-MAIN[6][31][8]">MAIN[6][31][8]</a></td></tr>

<tr><td>PCOMMA_DETECT_1</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_DETECT_1"><a href="#virtex5-GTX-bit-MAIN[6][31][13]">MAIN[6][31][13]</a></td></tr>

<tr><td>PLL_SATA_1</td><td id="virtex5-GTX-GTX_DUAL-PLL_SATA_1"><a href="#virtex5-GTX-bit-MAIN[6][30][15]">MAIN[6][30][15]</a></td></tr>

<tr><td>RCV_TERM_GND_1</td><td id="virtex5-GTX-GTX_DUAL-RCV_TERM_GND_1"><a href="#virtex5-GTX-bit-MAIN[5][31][47]">MAIN[5][31][47]</a></td></tr>

<tr><td>RCV_TERM_VTTRX_1</td><td id="virtex5-GTX-GTX_DUAL-RCV_TERM_VTTRX_1"><a href="#virtex5-GTX-bit-MAIN[5][30][47]">MAIN[5][30][47]</a></td></tr>

<tr><td>RX_BUFFER_USE_1</td><td id="virtex5-GTX-GTX_DUAL-RX_BUFFER_USE_1"><a href="#virtex5-GTX-bit-MAIN[6][31][46]">MAIN[6][31][46]</a></td></tr>

<tr><td>RX_CDR_FORCE_ROTATE_1</td><td id="virtex5-GTX-GTX_DUAL-RX_CDR_FORCE_ROTATE_1"><a href="#virtex5-GTX-bit-MAIN[5][30][56]">MAIN[5][30][56]</a></td></tr>

<tr><td>RX_DECODE_SEQ_MATCH_1</td><td id="virtex5-GTX-GTX_DUAL-RX_DECODE_SEQ_MATCH_1"><a href="#virtex5-GTX-bit-MAIN[6][30][46]">MAIN[6][30][46]</a></td></tr>

<tr><td>RX_EN_IDLE_HOLD_DFE_1</td><td id="virtex5-GTX-GTX_DUAL-RX_EN_IDLE_HOLD_DFE_1"><a href="#virtex5-GTX-bit-MAIN[5][30][31]">MAIN[5][30][31]</a></td></tr>

<tr><td>RX_EN_IDLE_RESET_BUF_1</td><td id="virtex5-GTX-GTX_DUAL-RX_EN_IDLE_RESET_BUF_1"><a href="#virtex5-GTX-bit-MAIN[5][31][30]">MAIN[5][31][30]</a></td></tr>

<tr><td>RXGEARBOX_USE_1</td><td id="virtex5-GTX-GTX_DUAL-RXGEARBOX_USE_1"><a href="#virtex5-GTX-bit-MAIN[5][31][20]">MAIN[5][31][20]</a></td></tr>

<tr><td>RX_LOSS_OF_SYNC_FSM_1</td><td id="virtex5-GTX-GTX_DUAL-RX_LOSS_OF_SYNC_FSM_1"><a href="#virtex5-GTX-bit-MAIN[6][30][48]">MAIN[6][30][48]</a></td></tr>

<tr><td>TX_BUFFER_USE_1</td><td id="virtex5-GTX-GTX_DUAL-TX_BUFFER_USE_1"><a href="#virtex5-GTX-bit-MAIN[7][31][33]">MAIN[7][31][33]</a></td></tr>

<tr><td>TXGEARBOX_USE_1</td><td id="virtex5-GTX-GTX_DUAL-TXGEARBOX_USE_1"><a href="#virtex5-GTX-bit-MAIN[5][31][19]">MAIN[5][31][19]</a></td></tr>

<tr><td>ALIGN_COMMA_WORD_1</td><td><a href="#virtex5-GTX-GTX_DUAL-ALIGN_COMMA_WORD_1">[enum: GTP_ALIGN_COMMA_WORD]</a></td></tr>

<tr><td>CHAN_BOND_MODE_1</td><td><a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_1">[enum: GTP_CHAN_BOND_MODE]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_LEN_1</td><td><a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_1">[enum: GTP_SEQ_LEN]</a></td></tr>

<tr><td>CLK_COR_ADJ_LEN_1</td><td><a href="#virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_1">[enum: GTP_SEQ_LEN]</a></td></tr>

<tr><td>CLK_COR_DET_LEN_1</td><td><a href="#virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_1">[enum: GTP_SEQ_LEN]</a></td></tr>

<tr><td>PLL_RXDIVSEL_OUT_1</td><td><a href="#virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_1">[enum: GTP_PLL_DIVSEL_OUT]</a></td></tr>

<tr><td>PLL_TXDIVSEL_OUT_1</td><td><a href="#virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_1">[enum: GTP_PLL_DIVSEL_OUT]</a></td></tr>

<tr><td>RX_LOS_INVALID_INCR_1</td><td><a href="#virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_1">[enum: GTP_RX_LOS_INVALID_INCR]</a></td></tr>

<tr><td>RX_LOS_THRESHOLD_1</td><td><a href="#virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_1">[enum: GTP_RX_LOS_THRESHOLD]</a></td></tr>

<tr><td>RX_SLIDE_MODE_1</td><td><a href="#virtex5-GTX-GTX_DUAL-RX_SLIDE_MODE_1">[enum: GTP_RX_SLIDE_MODE]</a></td></tr>

<tr><td>RX_STATUS_FMT_1</td><td><a href="#virtex5-GTX-GTX_DUAL-RX_STATUS_FMT_1">[enum: GTP_RX_STATUS_FMT]</a></td></tr>

<tr><td>RX_XCLK_SEL_1</td><td><a href="#virtex5-GTX-GTX_DUAL-RX_XCLK_SEL_1">[enum: GTP_RX_XCLK_SEL]</a></td></tr>

<tr><td>TX_XCLK_SEL_1</td><td><a href="#virtex5-GTX-GTX_DUAL-TX_XCLK_SEL_1">[enum: GTP_TX_XCLK_SEL]</a></td></tr>

<tr><td>TERMINATION_IMP_1</td><td><a href="#virtex5-GTX-GTX_DUAL-TERMINATION_IMP_1">[enum: GTP_TERMINATION_IMP]</a></td></tr>

<tr><td>CHAN_BOND_1_MAX_SKEW_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_1[0]"><a href="#virtex5-GTX-bit-MAIN[9][31][31]">MAIN[9][31][31]</a></td></tr>

<tr><td>CHAN_BOND_1_MAX_SKEW_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_1[1]"><a href="#virtex5-GTX-bit-MAIN[9][31][32]">MAIN[9][31][32]</a></td></tr>

<tr><td>CHAN_BOND_1_MAX_SKEW_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_1[2]"><a href="#virtex5-GTX-bit-MAIN[9][30][32]">MAIN[9][30][32]</a></td></tr>

<tr><td>CHAN_BOND_1_MAX_SKEW_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_1[3]"><a href="#virtex5-GTX-bit-MAIN[9][30][33]">MAIN[9][30][33]</a></td></tr>

<tr><td>CHAN_BOND_2_MAX_SKEW_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_1[0]"><a href="#virtex5-GTX-bit-MAIN[9][31][29]">MAIN[9][31][29]</a></td></tr>

<tr><td>CHAN_BOND_2_MAX_SKEW_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_1[1]"><a href="#virtex5-GTX-bit-MAIN[9][31][30]">MAIN[9][31][30]</a></td></tr>

<tr><td>CHAN_BOND_2_MAX_SKEW_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_1[2]"><a href="#virtex5-GTX-bit-MAIN[9][30][30]">MAIN[9][30][30]</a></td></tr>

<tr><td>CHAN_BOND_2_MAX_SKEW_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_1[3]"><a href="#virtex5-GTX-bit-MAIN[9][30][31]">MAIN[9][30][31]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][31][56]">MAIN[7][31][56]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][31][55]">MAIN[7][31][55]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][30][55]">MAIN[7][30][55]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[3]"><a href="#virtex5-GTX-bit-MAIN[7][30][54]">MAIN[7][30][54]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[4]"><a href="#virtex5-GTX-bit-MAIN[7][31][54]">MAIN[7][31][54]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[5]"><a href="#virtex5-GTX-bit-MAIN[7][31][53]">MAIN[7][31][53]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][30][59]">MAIN[7][30][59]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][30][58]">MAIN[7][30][58]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][31][58]">MAIN[7][31][58]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[3]"><a href="#virtex5-GTX-bit-MAIN[7][31][57]">MAIN[7][31][57]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[4]"><a href="#virtex5-GTX-bit-MAIN[7][30][57]">MAIN[7][30][57]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[5]"><a href="#virtex5-GTX-bit-MAIN[7][30][56]">MAIN[7][30][56]</a></td></tr>

<tr><td>SATA_MAX_BURST_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][31][57]">MAIN[6][31][57]</a></td></tr>

<tr><td>SATA_MAX_BURST_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][30][57]">MAIN[6][30][57]</a></td></tr>

<tr><td>SATA_MAX_BURST_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[2]"><a href="#virtex5-GTX-bit-MAIN[6][30][56]">MAIN[6][30][56]</a></td></tr>

<tr><td>SATA_MAX_BURST_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[3]"><a href="#virtex5-GTX-bit-MAIN[6][31][56]">MAIN[6][31][56]</a></td></tr>

<tr><td>SATA_MAX_BURST_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[4]"><a href="#virtex5-GTX-bit-MAIN[6][31][55]">MAIN[6][31][55]</a></td></tr>

<tr><td>SATA_MAX_BURST_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[5]"><a href="#virtex5-GTX-bit-MAIN[6][30][55]">MAIN[6][30][55]</a></td></tr>

<tr><td>SATA_MAX_INIT_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][30][60]">MAIN[6][30][60]</a></td></tr>

<tr><td>SATA_MAX_INIT_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][31][60]">MAIN[6][31][60]</a></td></tr>

<tr><td>SATA_MAX_INIT_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[2]"><a href="#virtex5-GTX-bit-MAIN[6][31][59]">MAIN[6][31][59]</a></td></tr>

<tr><td>SATA_MAX_INIT_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[3]"><a href="#virtex5-GTX-bit-MAIN[6][30][59]">MAIN[6][30][59]</a></td></tr>

<tr><td>SATA_MAX_INIT_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[4]"><a href="#virtex5-GTX-bit-MAIN[6][30][58]">MAIN[6][30][58]</a></td></tr>

<tr><td>SATA_MAX_INIT_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[5]"><a href="#virtex5-GTX-bit-MAIN[6][31][58]">MAIN[6][31][58]</a></td></tr>

<tr><td>SATA_MAX_WAKE_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][31][63]">MAIN[6][31][63]</a></td></tr>

<tr><td>SATA_MAX_WAKE_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][30][63]">MAIN[6][30][63]</a></td></tr>

<tr><td>SATA_MAX_WAKE_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[2]"><a href="#virtex5-GTX-bit-MAIN[6][30][62]">MAIN[6][30][62]</a></td></tr>

<tr><td>SATA_MAX_WAKE_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[3]"><a href="#virtex5-GTX-bit-MAIN[6][31][62]">MAIN[6][31][62]</a></td></tr>

<tr><td>SATA_MAX_WAKE_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[4]"><a href="#virtex5-GTX-bit-MAIN[6][31][61]">MAIN[6][31][61]</a></td></tr>

<tr><td>SATA_MAX_WAKE_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[5]"><a href="#virtex5-GTX-bit-MAIN[6][30][61]">MAIN[6][30][61]</a></td></tr>

<tr><td>SATA_MIN_BURST_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][30][2]">MAIN[7][30][2]</a></td></tr>

<tr><td>SATA_MIN_BURST_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][31][2]">MAIN[7][31][2]</a></td></tr>

<tr><td>SATA_MIN_BURST_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][31][1]">MAIN[7][31][1]</a></td></tr>

<tr><td>SATA_MIN_BURST_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[3]"><a href="#virtex5-GTX-bit-MAIN[7][30][1]">MAIN[7][30][1]</a></td></tr>

<tr><td>SATA_MIN_BURST_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[4]"><a href="#virtex5-GTX-bit-MAIN[7][30][0]">MAIN[7][30][0]</a></td></tr>

<tr><td>SATA_MIN_BURST_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[5]"><a href="#virtex5-GTX-bit-MAIN[7][31][0]">MAIN[7][31][0]</a></td></tr>

<tr><td>SATA_MIN_INIT_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][31][5]">MAIN[7][31][5]</a></td></tr>

<tr><td>SATA_MIN_INIT_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][30][5]">MAIN[7][30][5]</a></td></tr>

<tr><td>SATA_MIN_INIT_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][30][4]">MAIN[7][30][4]</a></td></tr>

<tr><td>SATA_MIN_INIT_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[3]"><a href="#virtex5-GTX-bit-MAIN[7][31][4]">MAIN[7][31][4]</a></td></tr>

<tr><td>SATA_MIN_INIT_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[4]"><a href="#virtex5-GTX-bit-MAIN[7][31][3]">MAIN[7][31][3]</a></td></tr>

<tr><td>SATA_MIN_INIT_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[5]"><a href="#virtex5-GTX-bit-MAIN[7][30][3]">MAIN[7][30][3]</a></td></tr>

<tr><td>SATA_MIN_WAKE_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][30][8]">MAIN[7][30][8]</a></td></tr>

<tr><td>SATA_MIN_WAKE_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][31][8]">MAIN[7][31][8]</a></td></tr>

<tr><td>SATA_MIN_WAKE_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][31][7]">MAIN[7][31][7]</a></td></tr>

<tr><td>SATA_MIN_WAKE_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[3]"><a href="#virtex5-GTX-bit-MAIN[7][30][7]">MAIN[7][30][7]</a></td></tr>

<tr><td>SATA_MIN_WAKE_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[4]"><a href="#virtex5-GTX-bit-MAIN[7][30][6]">MAIN[7][30][6]</a></td></tr>

<tr><td>SATA_MIN_WAKE_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[5]"><a href="#virtex5-GTX-bit-MAIN[7][31][6]">MAIN[7][31][6]</a></td></tr>

<tr><td>CHAN_BOND_LEVEL_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_1[0]"><a href="#virtex5-GTX-bit-MAIN[9][31][28]">MAIN[9][31][28]</a></td></tr>

<tr><td>CHAN_BOND_LEVEL_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_1[1]"><a href="#virtex5-GTX-bit-MAIN[9][30][28]">MAIN[9][30][28]</a></td></tr>

<tr><td>CHAN_BOND_LEVEL_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_1[2]"><a href="#virtex5-GTX-bit-MAIN[9][30][29]">MAIN[9][30][29]</a></td></tr>

<tr><td>CB2_INH_CC_PERIOD_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_1[0]"><a href="#virtex5-GTX-bit-MAIN[5][31][24]">MAIN[5][31][24]</a></td></tr>

<tr><td>CB2_INH_CC_PERIOD_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_1[1]"><a href="#virtex5-GTX-bit-MAIN[5][31][23]">MAIN[5][31][23]</a></td></tr>

<tr><td>CB2_INH_CC_PERIOD_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_1[2]"><a href="#virtex5-GTX-bit-MAIN[5][30][23]">MAIN[5][30][23]</a></td></tr>

<tr><td>CB2_INH_CC_PERIOD_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_1[3]"><a href="#virtex5-GTX-bit-MAIN[5][30][22]">MAIN[5][30][22]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][30][62]">MAIN[7][30][62]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][31][62]">MAIN[7][31][62]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][31][61]">MAIN[7][31][61]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_1[3]"><a href="#virtex5-GTX-bit-MAIN[7][30][61]">MAIN[7][30][61]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_1[4]"><a href="#virtex5-GTX-bit-MAIN[7][30][60]">MAIN[7][30][60]</a></td></tr>

<tr><td>TXOUTCLK_SEL_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TXOUTCLK_SEL_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][31][44]">MAIN[7][31][44]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[0]"><a href="#virtex5-GTX-bit-MAIN[9][31][22]">MAIN[9][31][22]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[1]"><a href="#virtex5-GTX-bit-MAIN[9][30][22]">MAIN[9][30][22]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[2]"><a href="#virtex5-GTX-bit-MAIN[9][30][23]">MAIN[9][30][23]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[3]"><a href="#virtex5-GTX-bit-MAIN[9][31][23]">MAIN[9][31][23]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[4]"><a href="#virtex5-GTX-bit-MAIN[9][31][24]">MAIN[9][31][24]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[5]"><a href="#virtex5-GTX-bit-MAIN[9][30][24]">MAIN[9][30][24]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[6]"><a href="#virtex5-GTX-bit-MAIN[9][30][25]">MAIN[9][30][25]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[7]"><a href="#virtex5-GTX-bit-MAIN[9][31][25]">MAIN[9][31][25]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[8]"><a href="#virtex5-GTX-bit-MAIN[9][31][26]">MAIN[9][31][26]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[9]"><a href="#virtex5-GTX-bit-MAIN[9][30][26]">MAIN[9][30][26]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[0]"><a href="#virtex5-GTX-bit-MAIN[9][30][17]">MAIN[9][30][17]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[1]"><a href="#virtex5-GTX-bit-MAIN[9][31][17]">MAIN[9][31][17]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[2]"><a href="#virtex5-GTX-bit-MAIN[9][31][18]">MAIN[9][31][18]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[3]"><a href="#virtex5-GTX-bit-MAIN[9][30][18]">MAIN[9][30][18]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[4]"><a href="#virtex5-GTX-bit-MAIN[9][30][19]">MAIN[9][30][19]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[5]"><a href="#virtex5-GTX-bit-MAIN[9][31][19]">MAIN[9][31][19]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[6]"><a href="#virtex5-GTX-bit-MAIN[9][31][20]">MAIN[9][31][20]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[7]"><a href="#virtex5-GTX-bit-MAIN[9][30][20]">MAIN[9][30][20]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[8]"><a href="#virtex5-GTX-bit-MAIN[9][30][21]">MAIN[9][30][21]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[9]"><a href="#virtex5-GTX-bit-MAIN[9][31][21]">MAIN[9][31][21]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[0]"><a href="#virtex5-GTX-bit-MAIN[9][31][12]">MAIN[9][31][12]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[1]"><a href="#virtex5-GTX-bit-MAIN[9][30][12]">MAIN[9][30][12]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[2]"><a href="#virtex5-GTX-bit-MAIN[9][30][13]">MAIN[9][30][13]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[3]"><a href="#virtex5-GTX-bit-MAIN[9][31][13]">MAIN[9][31][13]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[4]"><a href="#virtex5-GTX-bit-MAIN[9][31][14]">MAIN[9][31][14]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[5]"><a href="#virtex5-GTX-bit-MAIN[9][30][14]">MAIN[9][30][14]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[6]"><a href="#virtex5-GTX-bit-MAIN[9][30][15]">MAIN[9][30][15]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[7]"><a href="#virtex5-GTX-bit-MAIN[9][31][15]">MAIN[9][31][15]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[8]"><a href="#virtex5-GTX-bit-MAIN[9][31][16]">MAIN[9][31][16]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[9]"><a href="#virtex5-GTX-bit-MAIN[9][30][16]">MAIN[9][30][16]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[0]"><a href="#virtex5-GTX-bit-MAIN[9][30][7]">MAIN[9][30][7]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[1]"><a href="#virtex5-GTX-bit-MAIN[9][31][7]">MAIN[9][31][7]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[2]"><a href="#virtex5-GTX-bit-MAIN[9][31][8]">MAIN[9][31][8]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[3]"><a href="#virtex5-GTX-bit-MAIN[9][30][8]">MAIN[9][30][8]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[4]"><a href="#virtex5-GTX-bit-MAIN[9][30][9]">MAIN[9][30][9]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[5]"><a href="#virtex5-GTX-bit-MAIN[9][31][9]">MAIN[9][31][9]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[6]"><a href="#virtex5-GTX-bit-MAIN[9][31][10]">MAIN[9][31][10]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[7]"><a href="#virtex5-GTX-bit-MAIN[9][30][10]">MAIN[9][30][10]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[8]"><a href="#virtex5-GTX-bit-MAIN[9][30][11]">MAIN[9][30][11]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[9]"><a href="#virtex5-GTX-bit-MAIN[9][31][11]">MAIN[9][31][11]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_ENABLE_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_1[0]"><a href="#virtex5-GTX-bit-MAIN[9][30][5]">MAIN[9][30][5]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_ENABLE_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_1[1]"><a href="#virtex5-GTX-bit-MAIN[9][31][5]">MAIN[9][31][5]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_ENABLE_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_1[2]"><a href="#virtex5-GTX-bit-MAIN[9][31][6]">MAIN[9][31][6]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_ENABLE_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_1[3]"><a href="#virtex5-GTX-bit-MAIN[9][30][6]">MAIN[9][30][6]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[0]"><a href="#virtex5-GTX-bit-MAIN[9][31][0]">MAIN[9][31][0]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[1]"><a href="#virtex5-GTX-bit-MAIN[9][30][0]">MAIN[9][30][0]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[2]"><a href="#virtex5-GTX-bit-MAIN[9][30][1]">MAIN[9][30][1]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[3]"><a href="#virtex5-GTX-bit-MAIN[9][31][1]">MAIN[9][31][1]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[4]"><a href="#virtex5-GTX-bit-MAIN[9][31][2]">MAIN[9][31][2]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[5]"><a href="#virtex5-GTX-bit-MAIN[9][30][2]">MAIN[9][30][2]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[6]"><a href="#virtex5-GTX-bit-MAIN[9][30][3]">MAIN[9][30][3]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[7]"><a href="#virtex5-GTX-bit-MAIN[9][31][3]">MAIN[9][31][3]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[8]"><a href="#virtex5-GTX-bit-MAIN[9][31][4]">MAIN[9][31][4]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[9]"><a href="#virtex5-GTX-bit-MAIN[9][30][4]">MAIN[9][30][4]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][30][58]">MAIN[8][30][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][30][59]">MAIN[8][30][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][31][59]">MAIN[8][31][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][31][60]">MAIN[8][31][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[4]"><a href="#virtex5-GTX-bit-MAIN[8][30][60]">MAIN[8][30][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[5]"><a href="#virtex5-GTX-bit-MAIN[8][30][61]">MAIN[8][30][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[6]"><a href="#virtex5-GTX-bit-MAIN[8][31][61]">MAIN[8][31][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[7]"><a href="#virtex5-GTX-bit-MAIN[8][31][62]">MAIN[8][31][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[8]"><a href="#virtex5-GTX-bit-MAIN[8][30][63]">MAIN[8][30][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[9]"><a href="#virtex5-GTX-bit-MAIN[8][31][63]">MAIN[8][31][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][30][3]">MAIN[6][30][3]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][31][3]">MAIN[6][31][3]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[2]"><a href="#virtex5-GTX-bit-MAIN[6][31][4]">MAIN[6][31][4]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[3]"><a href="#virtex5-GTX-bit-MAIN[6][30][4]">MAIN[6][30][4]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[4]"><a href="#virtex5-GTX-bit-MAIN[6][30][5]">MAIN[6][30][5]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[5]"><a href="#virtex5-GTX-bit-MAIN[6][31][5]">MAIN[6][31][5]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[6]"><a href="#virtex5-GTX-bit-MAIN[6][31][6]">MAIN[6][31][6]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[7]"><a href="#virtex5-GTX-bit-MAIN[6][30][6]">MAIN[6][30][6]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[8]"><a href="#virtex5-GTX-bit-MAIN[6][30][7]">MAIN[6][30][7]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[9]"><a href="#virtex5-GTX-bit-MAIN[8][31][58]">MAIN[8][31][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[0]"><a href="#virtex5-GTX-bit-MAIN[5][31][62]">MAIN[5][31][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[1]"><a href="#virtex5-GTX-bit-MAIN[5][30][62]">MAIN[5][30][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[2]"><a href="#virtex5-GTX-bit-MAIN[5][30][63]">MAIN[5][30][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[3]"><a href="#virtex5-GTX-bit-MAIN[5][31][63]">MAIN[5][31][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[4]"><a href="#virtex5-GTX-bit-MAIN[6][31][0]">MAIN[6][31][0]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[5]"><a href="#virtex5-GTX-bit-MAIN[6][30][0]">MAIN[6][30][0]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[6]"><a href="#virtex5-GTX-bit-MAIN[6][30][1]">MAIN[6][30][1]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[7]"><a href="#virtex5-GTX-bit-MAIN[6][31][1]">MAIN[6][31][1]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[8]"><a href="#virtex5-GTX-bit-MAIN[6][31][2]">MAIN[6][31][2]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[9]"><a href="#virtex5-GTX-bit-MAIN[6][30][2]">MAIN[6][30][2]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_ENABLE_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][30][48]">MAIN[7][30][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_ENABLE_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][31][48]">MAIN[7][31][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_ENABLE_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][31][47]">MAIN[7][31][47]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_ENABLE_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_1[3]"><a href="#virtex5-GTX-bit-MAIN[7][30][47]">MAIN[7][30][47]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][31][3]">MAIN[8][31][3]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][30][3]">MAIN[8][30][3]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][30][2]">MAIN[8][30][2]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][31][2]">MAIN[8][31][2]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[4]"><a href="#virtex5-GTX-bit-MAIN[8][31][1]">MAIN[8][31][1]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[5]"><a href="#virtex5-GTX-bit-MAIN[8][30][1]">MAIN[8][30][1]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[6]"><a href="#virtex5-GTX-bit-MAIN[8][30][0]">MAIN[8][30][0]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[7]"><a href="#virtex5-GTX-bit-MAIN[8][31][0]">MAIN[8][31][0]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[8]"><a href="#virtex5-GTX-bit-MAIN[7][31][63]">MAIN[7][31][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[9]"><a href="#virtex5-GTX-bit-MAIN[7][30][63]">MAIN[7][30][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][30][8]">MAIN[8][30][8]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][31][8]">MAIN[8][31][8]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][31][7]">MAIN[8][31][7]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][30][7]">MAIN[8][30][7]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[4]"><a href="#virtex5-GTX-bit-MAIN[8][30][6]">MAIN[8][30][6]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[5]"><a href="#virtex5-GTX-bit-MAIN[8][31][6]">MAIN[8][31][6]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[6]"><a href="#virtex5-GTX-bit-MAIN[8][31][5]">MAIN[8][31][5]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[7]"><a href="#virtex5-GTX-bit-MAIN[8][30][5]">MAIN[8][30][5]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[8]"><a href="#virtex5-GTX-bit-MAIN[8][30][4]">MAIN[8][30][4]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[9]"><a href="#virtex5-GTX-bit-MAIN[8][31][4]">MAIN[8][31][4]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][31][13]">MAIN[8][31][13]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][30][13]">MAIN[8][30][13]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][30][12]">MAIN[8][30][12]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][31][12]">MAIN[8][31][12]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[4]"><a href="#virtex5-GTX-bit-MAIN[8][31][11]">MAIN[8][31][11]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[5]"><a href="#virtex5-GTX-bit-MAIN[8][30][11]">MAIN[8][30][11]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[6]"><a href="#virtex5-GTX-bit-MAIN[8][30][10]">MAIN[8][30][10]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[7]"><a href="#virtex5-GTX-bit-MAIN[8][31][10]">MAIN[8][31][10]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[8]"><a href="#virtex5-GTX-bit-MAIN[8][31][9]">MAIN[8][31][9]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[9]"><a href="#virtex5-GTX-bit-MAIN[8][30][9]">MAIN[8][30][9]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][30][18]">MAIN[8][30][18]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][31][18]">MAIN[8][31][18]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][31][17]">MAIN[8][31][17]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][30][17]">MAIN[8][30][17]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[4]"><a href="#virtex5-GTX-bit-MAIN[8][30][16]">MAIN[8][30][16]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[5]"><a href="#virtex5-GTX-bit-MAIN[8][31][16]">MAIN[8][31][16]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[6]"><a href="#virtex5-GTX-bit-MAIN[8][31][15]">MAIN[8][31][15]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[7]"><a href="#virtex5-GTX-bit-MAIN[8][30][15]">MAIN[8][30][15]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[8]"><a href="#virtex5-GTX-bit-MAIN[8][30][14]">MAIN[8][30][14]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[9]"><a href="#virtex5-GTX-bit-MAIN[8][31][14]">MAIN[8][31][14]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_ENABLE_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][30][20]">MAIN[8][30][20]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_ENABLE_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][31][20]">MAIN[8][31][20]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_ENABLE_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][31][19]">MAIN[8][31][19]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_ENABLE_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][30][19]">MAIN[8][30][19]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][31][25]">MAIN[8][31][25]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][30][25]">MAIN[8][30][25]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][30][24]">MAIN[8][30][24]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][31][24]">MAIN[8][31][24]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[4]"><a href="#virtex5-GTX-bit-MAIN[8][31][23]">MAIN[8][31][23]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[5]"><a href="#virtex5-GTX-bit-MAIN[8][30][23]">MAIN[8][30][23]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[6]"><a href="#virtex5-GTX-bit-MAIN[8][30][22]">MAIN[8][30][22]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[7]"><a href="#virtex5-GTX-bit-MAIN[8][31][22]">MAIN[8][31][22]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[8]"><a href="#virtex5-GTX-bit-MAIN[8][31][21]">MAIN[8][31][21]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[9]"><a href="#virtex5-GTX-bit-MAIN[8][30][21]">MAIN[8][30][21]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][30][30]">MAIN[8][30][30]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][31][30]">MAIN[8][31][30]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][31][29]">MAIN[8][31][29]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][30][29]">MAIN[8][30][29]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[4]"><a href="#virtex5-GTX-bit-MAIN[8][30][28]">MAIN[8][30][28]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[5]"><a href="#virtex5-GTX-bit-MAIN[8][31][28]">MAIN[8][31][28]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[6]"><a href="#virtex5-GTX-bit-MAIN[8][31][27]">MAIN[8][31][27]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[7]"><a href="#virtex5-GTX-bit-MAIN[8][30][27]">MAIN[8][30][27]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[8]"><a href="#virtex5-GTX-bit-MAIN[8][30][26]">MAIN[8][30][26]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[9]"><a href="#virtex5-GTX-bit-MAIN[8][31][26]">MAIN[8][31][26]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][31][35]">MAIN[8][31][35]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][30][35]">MAIN[8][30][35]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][30][34]">MAIN[8][30][34]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][31][34]">MAIN[8][31][34]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[4]"><a href="#virtex5-GTX-bit-MAIN[8][31][33]">MAIN[8][31][33]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[5]"><a href="#virtex5-GTX-bit-MAIN[8][30][33]">MAIN[8][30][33]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[6]"><a href="#virtex5-GTX-bit-MAIN[8][30][32]">MAIN[8][30][32]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[7]"><a href="#virtex5-GTX-bit-MAIN[8][31][32]">MAIN[8][31][32]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[8]"><a href="#virtex5-GTX-bit-MAIN[8][31][31]">MAIN[8][31][31]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[9]"><a href="#virtex5-GTX-bit-MAIN[8][30][31]">MAIN[8][30][31]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][30][40]">MAIN[8][30][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][31][40]">MAIN[8][31][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][31][39]">MAIN[8][31][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][30][39]">MAIN[8][30][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[4]"><a href="#virtex5-GTX-bit-MAIN[8][30][38]">MAIN[8][30][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[5]"><a href="#virtex5-GTX-bit-MAIN[8][31][38]">MAIN[8][31][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[6]"><a href="#virtex5-GTX-bit-MAIN[8][31][37]">MAIN[8][31][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[7]"><a href="#virtex5-GTX-bit-MAIN[8][30][37]">MAIN[8][30][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[8]"><a href="#virtex5-GTX-bit-MAIN[8][30][36]">MAIN[8][30][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[9]"><a href="#virtex5-GTX-bit-MAIN[8][31][36]">MAIN[8][31][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_ENABLE_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][30][42]">MAIN[8][30][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_ENABLE_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][31][42]">MAIN[8][31][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_ENABLE_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][31][41]">MAIN[8][31][41]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_ENABLE_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][30][41]">MAIN[8][30][41]</a></td></tr>

<tr><td>CM_TRIM_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-CM_TRIM_1[0]"><a href="#virtex5-GTX-bit-MAIN[5][31][14]">MAIN[5][31][14]</a></td></tr>

<tr><td>CM_TRIM_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-CM_TRIM_1[1]"><a href="#virtex5-GTX-bit-MAIN[5][31][13]">MAIN[5][31][13]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][31][50]">MAIN[8][31][50]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][31][49]">MAIN[8][31][49]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][30][49]">MAIN[8][30][49]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][30][48]">MAIN[8][30][48]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[4]"><a href="#virtex5-GTX-bit-MAIN[8][31][48]">MAIN[8][31][48]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[5]"><a href="#virtex5-GTX-bit-MAIN[8][31][47]">MAIN[8][31][47]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[6]"><a href="#virtex5-GTX-bit-MAIN[8][30][47]">MAIN[8][30][47]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[7]"><a href="#virtex5-GTX-bit-MAIN[8][30][46]">MAIN[8][30][46]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[8]"><a href="#virtex5-GTX-bit-MAIN[8][31][46]">MAIN[8][31][46]</a></td></tr>

<tr><td>COMMA_10B_ENABLE_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[9]"><a href="#virtex5-GTX-bit-MAIN[8][31][45]">MAIN[8][31][45]</a></td></tr>

<tr><td>COM_BURST_VAL_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-COM_BURST_VAL_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][30][45]">MAIN[8][30][45]</a></td></tr>

<tr><td>COM_BURST_VAL_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-COM_BURST_VAL_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][30][44]">MAIN[8][30][44]</a></td></tr>

<tr><td>COM_BURST_VAL_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-COM_BURST_VAL_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][31][44]">MAIN[8][31][44]</a></td></tr>

<tr><td>COM_BURST_VAL_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-COM_BURST_VAL_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][31][43]">MAIN[8][31][43]</a></td></tr>

<tr><td>DFE_CFG_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_1[0]"><a href="#virtex5-GTX-bit-MAIN[5][30][19]">MAIN[5][30][19]</a></td></tr>

<tr><td>DFE_CFG_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_1[1]"><a href="#virtex5-GTX-bit-MAIN[5][30][18]">MAIN[5][30][18]</a></td></tr>

<tr><td>DFE_CFG_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_1[2]"><a href="#virtex5-GTX-bit-MAIN[5][31][18]">MAIN[5][31][18]</a></td></tr>

<tr><td>DFE_CFG_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_1[3]"><a href="#virtex5-GTX-bit-MAIN[5][31][17]">MAIN[5][31][17]</a></td></tr>

<tr><td>DFE_CFG_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_1[4]"><a href="#virtex5-GTX-bit-MAIN[5][30][17]">MAIN[5][30][17]</a></td></tr>

<tr><td>DFE_CFG_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_1[5]"><a href="#virtex5-GTX-bit-MAIN[5][30][16]">MAIN[5][30][16]</a></td></tr>

<tr><td>DFE_CFG_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_1[6]"><a href="#virtex5-GTX-bit-MAIN[5][31][16]">MAIN[5][31][16]</a></td></tr>

<tr><td>DFE_CFG_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_1[7]"><a href="#virtex5-GTX-bit-MAIN[5][31][15]">MAIN[5][31][15]</a></td></tr>

<tr><td>DFE_CFG_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_1[8]"><a href="#virtex5-GTX-bit-MAIN[5][30][15]">MAIN[5][30][15]</a></td></tr>

<tr><td>DFE_CFG_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-DFE_CFG_1[9]"><a href="#virtex5-GTX-bit-MAIN[5][30][14]">MAIN[5][30][14]</a></td></tr>

<tr><td>GEARBOX_ENDEC_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_1[0]"><a href="#virtex5-GTX-bit-MAIN[5][31][21]">MAIN[5][31][21]</a></td></tr>

<tr><td>GEARBOX_ENDEC_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_1[1]"><a href="#virtex5-GTX-bit-MAIN[5][30][21]">MAIN[5][30][21]</a></td></tr>

<tr><td>GEARBOX_ENDEC_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_1[2]"><a href="#virtex5-GTX-bit-MAIN[5][30][20]">MAIN[5][30][20]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[0]"><a href="#virtex5-GTX-bit-MAIN[8][30][57]">MAIN[8][30][57]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[1]"><a href="#virtex5-GTX-bit-MAIN[8][30][56]">MAIN[8][30][56]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[2]"><a href="#virtex5-GTX-bit-MAIN[8][31][56]">MAIN[8][31][56]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[3]"><a href="#virtex5-GTX-bit-MAIN[8][31][55]">MAIN[8][31][55]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[4]"><a href="#virtex5-GTX-bit-MAIN[8][30][55]">MAIN[8][30][55]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[5]"><a href="#virtex5-GTX-bit-MAIN[8][30][54]">MAIN[8][30][54]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[6]"><a href="#virtex5-GTX-bit-MAIN[8][31][54]">MAIN[8][31][54]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[7]"><a href="#virtex5-GTX-bit-MAIN[8][31][53]">MAIN[8][31][53]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[8]"><a href="#virtex5-GTX-bit-MAIN[8][30][53]">MAIN[8][30][53]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[9]"><a href="#virtex5-GTX-bit-MAIN[8][30][52]">MAIN[8][30][52]</a></td></tr>

<tr><td>OOBDETECT_THRESHOLD_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][31][46]">MAIN[7][31][46]</a></td></tr>

<tr><td>OOBDETECT_THRESHOLD_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][31][45]">MAIN[7][31][45]</a></td></tr>

<tr><td>OOBDETECT_THRESHOLD_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][30][45]">MAIN[7][30][45]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][30][13]">MAIN[6][30][13]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][30][12]">MAIN[6][30][12]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[2]"><a href="#virtex5-GTX-bit-MAIN[6][31][12]">MAIN[6][31][12]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[3]"><a href="#virtex5-GTX-bit-MAIN[6][31][11]">MAIN[6][31][11]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[4]"><a href="#virtex5-GTX-bit-MAIN[6][30][11]">MAIN[6][30][11]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[5]"><a href="#virtex5-GTX-bit-MAIN[6][30][10]">MAIN[6][30][10]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[6]"><a href="#virtex5-GTX-bit-MAIN[6][31][10]">MAIN[6][31][10]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[7]"><a href="#virtex5-GTX-bit-MAIN[6][31][9]">MAIN[6][31][9]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[8]"><a href="#virtex5-GTX-bit-MAIN[6][30][9]">MAIN[6][30][9]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[9]"><a href="#virtex5-GTX-bit-MAIN[6][30][8]">MAIN[6][30][8]</a></td></tr>

<tr><td>RX_IDLE_HI_CNT_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_1[0]"><a href="#virtex5-GTX-bit-MAIN[5][30][28]">MAIN[5][30][28]</a></td></tr>

<tr><td>RX_IDLE_HI_CNT_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_1[1]"><a href="#virtex5-GTX-bit-MAIN[5][31][28]">MAIN[5][31][28]</a></td></tr>

<tr><td>RX_IDLE_HI_CNT_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_1[2]"><a href="#virtex5-GTX-bit-MAIN[5][31][27]">MAIN[5][31][27]</a></td></tr>

<tr><td>RX_IDLE_HI_CNT_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_1[3]"><a href="#virtex5-GTX-bit-MAIN[5][30][27]">MAIN[5][30][27]</a></td></tr>

<tr><td>RX_IDLE_LO_CNT_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_1[0]"><a href="#virtex5-GTX-bit-MAIN[5][31][26]">MAIN[5][31][26]</a></td></tr>

<tr><td>RX_IDLE_LO_CNT_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_1[1]"><a href="#virtex5-GTX-bit-MAIN[5][31][25]">MAIN[5][31][25]</a></td></tr>

<tr><td>RX_IDLE_LO_CNT_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_1[2]"><a href="#virtex5-GTX-bit-MAIN[5][30][25]">MAIN[5][30][25]</a></td></tr>

<tr><td>RX_IDLE_LO_CNT_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_1[3]"><a href="#virtex5-GTX-bit-MAIN[5][30][24]">MAIN[5][30][24]</a></td></tr>

<tr><td>SATA_BURST_VAL_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][30][53]">MAIN[6][30][53]</a></td></tr>

<tr><td>SATA_BURST_VAL_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][30][52]">MAIN[6][30][52]</a></td></tr>

<tr><td>SATA_BURST_VAL_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_1[2]"><a href="#virtex5-GTX-bit-MAIN[6][31][52]">MAIN[6][31][52]</a></td></tr>

<tr><td>SATA_IDLE_VAL_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][30][54]">MAIN[6][30][54]</a></td></tr>

<tr><td>SATA_IDLE_VAL_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][31][54]">MAIN[6][31][54]</a></td></tr>

<tr><td>SATA_IDLE_VAL_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_1[2]"><a href="#virtex5-GTX-bit-MAIN[6][31][53]">MAIN[6][31][53]</a></td></tr>

<tr><td>TXRX_INVERT_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TXRX_INVERT_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][31][42]">MAIN[7][31][42]</a></td></tr>

<tr><td>TXRX_INVERT_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TXRX_INVERT_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][31][41]">MAIN[7][31][41]</a></td></tr>

<tr><td>TXRX_INVERT_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TXRX_INVERT_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][30][41]">MAIN[7][30][41]</a></td></tr>

<tr><td>TX_IDLE_DELAY_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_1[0]"><a href="#virtex5-GTX-bit-MAIN[5][30][32]">MAIN[5][30][32]</a></td></tr>

<tr><td>TX_IDLE_DELAY_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_1[1]"><a href="#virtex5-GTX-bit-MAIN[5][31][32]">MAIN[5][31][32]</a></td></tr>

<tr><td>TX_IDLE_DELAY_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_1[2]"><a href="#virtex5-GTX-bit-MAIN[5][31][31]">MAIN[5][31][31]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][31][29]">MAIN[6][31][29]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][30][29]">MAIN[6][30][29]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[2]"><a href="#virtex5-GTX-bit-MAIN[6][30][28]">MAIN[6][30][28]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[3]"><a href="#virtex5-GTX-bit-MAIN[6][31][28]">MAIN[6][31][28]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[4]"><a href="#virtex5-GTX-bit-MAIN[6][31][27]">MAIN[6][31][27]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[5]"><a href="#virtex5-GTX-bit-MAIN[6][30][27]">MAIN[6][30][27]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[6]"><a href="#virtex5-GTX-bit-MAIN[6][30][26]">MAIN[6][30][26]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[7]"><a href="#virtex5-GTX-bit-MAIN[6][31][26]">MAIN[6][31][26]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[8]"><a href="#virtex5-GTX-bit-MAIN[6][31][25]">MAIN[6][31][25]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[9]"><a href="#virtex5-GTX-bit-MAIN[6][30][25]">MAIN[6][30][25]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 10</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[10]"><a href="#virtex5-GTX-bit-MAIN[6][30][24]">MAIN[6][30][24]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 11</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[11]"><a href="#virtex5-GTX-bit-MAIN[6][31][24]">MAIN[6][31][24]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 12</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[12]"><a href="#virtex5-GTX-bit-MAIN[6][31][23]">MAIN[6][31][23]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 13</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[13]"><a href="#virtex5-GTX-bit-MAIN[6][30][23]">MAIN[6][30][23]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 14</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[14]"><a href="#virtex5-GTX-bit-MAIN[6][30][22]">MAIN[6][30][22]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 15</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[15]"><a href="#virtex5-GTX-bit-MAIN[6][31][22]">MAIN[6][31][22]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 16</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[16]"><a href="#virtex5-GTX-bit-MAIN[6][31][21]">MAIN[6][31][21]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 17</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[17]"><a href="#virtex5-GTX-bit-MAIN[6][30][21]">MAIN[6][30][21]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 18</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[18]"><a href="#virtex5-GTX-bit-MAIN[6][30][20]">MAIN[6][30][20]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 19</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[19]"><a href="#virtex5-GTX-bit-MAIN[6][31][20]">MAIN[6][31][20]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 20</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[20]"><a href="#virtex5-GTX-bit-MAIN[6][31][19]">MAIN[6][31][19]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 21</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[21]"><a href="#virtex5-GTX-bit-MAIN[6][30][19]">MAIN[6][30][19]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 22</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[22]"><a href="#virtex5-GTX-bit-MAIN[6][30][18]">MAIN[6][30][18]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 23</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[23]"><a href="#virtex5-GTX-bit-MAIN[6][31][18]">MAIN[6][31][18]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 24</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[24]"><a href="#virtex5-GTX-bit-MAIN[6][31][17]">MAIN[6][31][17]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 25</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[25]"><a href="#virtex5-GTX-bit-MAIN[6][30][17]">MAIN[6][30][17]</a></td></tr>

<tr><td>PMA_CDR_SCAN_1 bit 26</td><td id="virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[26]"><a href="#virtex5-GTX-bit-MAIN[6][30][16]">MAIN[6][30][16]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[0]"><a href="#virtex5-GTX-bit-MAIN[5][30][3]">MAIN[5][30][3]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[1]"><a href="#virtex5-GTX-bit-MAIN[5][30][2]">MAIN[5][30][2]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[2]"><a href="#virtex5-GTX-bit-MAIN[5][31][2]">MAIN[5][31][2]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[3]"><a href="#virtex5-GTX-bit-MAIN[5][31][1]">MAIN[5][31][1]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[4]"><a href="#virtex5-GTX-bit-MAIN[5][30][1]">MAIN[5][30][1]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[5]"><a href="#virtex5-GTX-bit-MAIN[5][30][0]">MAIN[5][30][0]</a></td></tr>

<tr><td>PMA_RXSYNC_CFG_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[6]"><a href="#virtex5-GTX-bit-MAIN[5][31][0]">MAIN[5][31][0]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[0]"><a href="#virtex5-GTX-bit-MAIN[14][30][13]">MAIN[14][30][13]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[1]"><a href="#virtex5-GTX-bit-MAIN[14][31][13]">MAIN[14][31][13]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[2]"><a href="#virtex5-GTX-bit-MAIN[5][30][58]">MAIN[5][30][58]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[3]"><a href="#virtex5-GTX-bit-MAIN[5][31][58]">MAIN[5][31][58]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[4]"><a href="#virtex5-GTX-bit-MAIN[5][31][57]">MAIN[5][31][57]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[5]"><a href="#virtex5-GTX-bit-MAIN[5][30][57]">MAIN[5][30][57]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[6]"><a href="#virtex5-GTX-bit-MAIN[5][31][61]">MAIN[5][31][61]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[7]"><a href="#virtex5-GTX-bit-MAIN[5][30][61]">MAIN[5][30][61]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[8]"><a href="#virtex5-GTX-bit-MAIN[5][30][60]">MAIN[5][30][60]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[9]"><a href="#virtex5-GTX-bit-MAIN[5][31][60]">MAIN[5][31][60]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 10</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[10]"><a href="#virtex5-GTX-bit-MAIN[5][31][59]">MAIN[5][31][59]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 11</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[11]"><a href="#virtex5-GTX-bit-MAIN[14][30][12]">MAIN[14][30][12]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 12</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[12]"><a href="#virtex5-GTX-bit-MAIN[14][30][14]">MAIN[14][30][14]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 13</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[13]"><a href="#virtex5-GTX-bit-MAIN[5][31][56]">MAIN[5][31][56]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 14</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[14]"><a href="#virtex5-GTX-bit-MAIN[5][31][55]">MAIN[5][31][55]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 15</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[15]"><a href="#virtex5-GTX-bit-MAIN[5][30][55]">MAIN[5][30][55]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 16</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[16]"><a href="#virtex5-GTX-bit-MAIN[5][30][54]">MAIN[5][30][54]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 17</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[17]"><a href="#virtex5-GTX-bit-MAIN[5][31][54]">MAIN[5][31][54]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 18</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[18]"><a href="#virtex5-GTX-bit-MAIN[5][31][53]">MAIN[5][31][53]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 19</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[19]"><a href="#virtex5-GTX-bit-MAIN[5][30][53]">MAIN[5][30][53]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 20</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[20]"><a href="#virtex5-GTX-bit-MAIN[5][30][52]">MAIN[5][30][52]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 21</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[21]"><a href="#virtex5-GTX-bit-MAIN[5][31][52]">MAIN[5][31][52]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 22</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[22]"><a href="#virtex5-GTX-bit-MAIN[5][31][51]">MAIN[5][31][51]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 23</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[23]"><a href="#virtex5-GTX-bit-MAIN[14][30][4]">MAIN[14][30][4]</a></td></tr>

<tr><td>PMA_RX_CFG_1 bit 24</td><td id="virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[24]"><a href="#virtex5-GTX-bit-MAIN[14][31][14]">MAIN[14][31][14]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[0]"><a href="#virtex5-GTX-bit-MAIN[5][30][13]">MAIN[5][30][13]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[1]"><a href="#virtex5-GTX-bit-MAIN[5][30][12]">MAIN[5][30][12]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[2]"><a href="#virtex5-GTX-bit-MAIN[5][31][12]">MAIN[5][31][12]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[3]"><a href="#virtex5-GTX-bit-MAIN[5][31][11]">MAIN[5][31][11]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[4]"><a href="#virtex5-GTX-bit-MAIN[5][30][11]">MAIN[5][30][11]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[5]"><a href="#virtex5-GTX-bit-MAIN[5][30][10]">MAIN[5][30][10]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[6]"><a href="#virtex5-GTX-bit-MAIN[5][31][10]">MAIN[5][31][10]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[7]"><a href="#virtex5-GTX-bit-MAIN[5][31][9]">MAIN[5][31][9]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[8]"><a href="#virtex5-GTX-bit-MAIN[5][30][9]">MAIN[5][30][9]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[9]"><a href="#virtex5-GTX-bit-MAIN[5][30][8]">MAIN[5][30][8]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 10</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[10]"><a href="#virtex5-GTX-bit-MAIN[5][31][8]">MAIN[5][31][8]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 11</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[11]"><a href="#virtex5-GTX-bit-MAIN[5][31][7]">MAIN[5][31][7]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 12</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[12]"><a href="#virtex5-GTX-bit-MAIN[5][30][7]">MAIN[5][30][7]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 13</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[13]"><a href="#virtex5-GTX-bit-MAIN[5][30][6]">MAIN[5][30][6]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 14</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[14]"><a href="#virtex5-GTX-bit-MAIN[5][31][6]">MAIN[5][31][6]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 15</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[15]"><a href="#virtex5-GTX-bit-MAIN[5][31][5]">MAIN[5][31][5]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 16</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[16]"><a href="#virtex5-GTX-bit-MAIN[5][30][5]">MAIN[5][30][5]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 17</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[17]"><a href="#virtex5-GTX-bit-MAIN[5][30][4]">MAIN[5][30][4]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 18</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[18]"><a href="#virtex5-GTX-bit-MAIN[5][31][4]">MAIN[5][31][4]</a></td></tr>

<tr><td>PMA_TX_CFG_1 bit 19</td><td id="virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[19]"><a href="#virtex5-GTX-bit-MAIN[5][31][3]">MAIN[5][31][3]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][31][45]">MAIN[6][31][45]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][30][45]">MAIN[6][30][45]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[2]"><a href="#virtex5-GTX-bit-MAIN[6][30][44]">MAIN[6][30][44]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[3]"><a href="#virtex5-GTX-bit-MAIN[6][31][44]">MAIN[6][31][44]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[4]"><a href="#virtex5-GTX-bit-MAIN[6][31][43]">MAIN[6][31][43]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[5]"><a href="#virtex5-GTX-bit-MAIN[6][30][43]">MAIN[6][30][43]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[6]"><a href="#virtex5-GTX-bit-MAIN[6][30][42]">MAIN[6][30][42]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[7]"><a href="#virtex5-GTX-bit-MAIN[6][31][42]">MAIN[6][31][42]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[8]"><a href="#virtex5-GTX-bit-MAIN[6][31][41]">MAIN[6][31][41]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[9]"><a href="#virtex5-GTX-bit-MAIN[6][30][41]">MAIN[6][30][41]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 10</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[10]"><a href="#virtex5-GTX-bit-MAIN[6][30][40]">MAIN[6][30][40]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 11</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[11]"><a href="#virtex5-GTX-bit-MAIN[6][31][40]">MAIN[6][31][40]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 12</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[12]"><a href="#virtex5-GTX-bit-MAIN[6][31][39]">MAIN[6][31][39]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 13</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[13]"><a href="#virtex5-GTX-bit-MAIN[6][30][39]">MAIN[6][30][39]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 14</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[14]"><a href="#virtex5-GTX-bit-MAIN[6][30][38]">MAIN[6][30][38]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 15</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[15]"><a href="#virtex5-GTX-bit-MAIN[6][31][38]">MAIN[6][31][38]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 16</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[16]"><a href="#virtex5-GTX-bit-MAIN[6][31][37]">MAIN[6][31][37]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 17</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[17]"><a href="#virtex5-GTX-bit-MAIN[6][30][37]">MAIN[6][30][37]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 18</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[18]"><a href="#virtex5-GTX-bit-MAIN[6][30][36]">MAIN[6][30][36]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 19</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[19]"><a href="#virtex5-GTX-bit-MAIN[6][31][36]">MAIN[6][31][36]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 20</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[20]"><a href="#virtex5-GTX-bit-MAIN[6][31][35]">MAIN[6][31][35]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 21</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[21]"><a href="#virtex5-GTX-bit-MAIN[6][30][35]">MAIN[6][30][35]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 22</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[22]"><a href="#virtex5-GTX-bit-MAIN[6][30][34]">MAIN[6][30][34]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 23</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[23]"><a href="#virtex5-GTX-bit-MAIN[6][31][34]">MAIN[6][31][34]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 24</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[24]"><a href="#virtex5-GTX-bit-MAIN[6][31][33]">MAIN[6][31][33]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 25</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[25]"><a href="#virtex5-GTX-bit-MAIN[6][30][33]">MAIN[6][30][33]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 26</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[26]"><a href="#virtex5-GTX-bit-MAIN[6][30][32]">MAIN[6][30][32]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 27</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[27]"><a href="#virtex5-GTX-bit-MAIN[6][31][32]">MAIN[6][31][32]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 28</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[28]"><a href="#virtex5-GTX-bit-MAIN[6][31][31]">MAIN[6][31][31]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 29</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[29]"><a href="#virtex5-GTX-bit-MAIN[6][30][31]">MAIN[6][30][31]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 30</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[30]"><a href="#virtex5-GTX-bit-MAIN[6][30][30]">MAIN[6][30][30]</a></td></tr>

<tr><td>PRBS_ERR_THRESHOLD_1 bit 31</td><td id="virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[31]"><a href="#virtex5-GTX-bit-MAIN[6][31][30]">MAIN[6][31][30]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][30][15]">MAIN[7][30][15]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][30][14]">MAIN[7][30][14]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][31][14]">MAIN[7][31][14]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[3]"><a href="#virtex5-GTX-bit-MAIN[7][31][13]">MAIN[7][31][13]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[4]"><a href="#virtex5-GTX-bit-MAIN[7][30][13]">MAIN[7][30][13]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[5]"><a href="#virtex5-GTX-bit-MAIN[7][30][12]">MAIN[7][30][12]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[6]"><a href="#virtex5-GTX-bit-MAIN[7][31][12]">MAIN[7][31][12]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[7]"><a href="#virtex5-GTX-bit-MAIN[7][31][11]">MAIN[7][31][11]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[8]"><a href="#virtex5-GTX-bit-MAIN[7][30][11]">MAIN[7][30][11]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[9]"><a href="#virtex5-GTX-bit-MAIN[7][30][10]">MAIN[7][30][10]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 10</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[10]"><a href="#virtex5-GTX-bit-MAIN[7][31][10]">MAIN[7][31][10]</a></td></tr>

<tr><td>TRANS_TIME_FROM_P2_1 bit 11</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[11]"><a href="#virtex5-GTX-bit-MAIN[7][31][9]">MAIN[7][31][9]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][30][21]">MAIN[7][30][21]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][30][20]">MAIN[7][30][20]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][31][20]">MAIN[7][31][20]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[3]"><a href="#virtex5-GTX-bit-MAIN[7][31][19]">MAIN[7][31][19]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[4]"><a href="#virtex5-GTX-bit-MAIN[7][30][19]">MAIN[7][30][19]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[5]"><a href="#virtex5-GTX-bit-MAIN[7][30][18]">MAIN[7][30][18]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[6]"><a href="#virtex5-GTX-bit-MAIN[7][31][18]">MAIN[7][31][18]</a></td></tr>

<tr><td>TRANS_TIME_NON_P2_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[7]"><a href="#virtex5-GTX-bit-MAIN[7][31][17]">MAIN[7][31][17]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][31][30]">MAIN[7][31][30]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][31][29]">MAIN[7][31][29]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][30][29]">MAIN[7][30][29]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[3]"><a href="#virtex5-GTX-bit-MAIN[7][30][28]">MAIN[7][30][28]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[4]"><a href="#virtex5-GTX-bit-MAIN[7][31][28]">MAIN[7][31][28]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[5]"><a href="#virtex5-GTX-bit-MAIN[7][31][27]">MAIN[7][31][27]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[6]"><a href="#virtex5-GTX-bit-MAIN[7][30][27]">MAIN[7][30][27]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[7]"><a href="#virtex5-GTX-bit-MAIN[7][30][26]">MAIN[7][30][26]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[8]"><a href="#virtex5-GTX-bit-MAIN[7][31][26]">MAIN[7][31][26]</a></td></tr>

<tr><td>TRANS_TIME_TO_P2_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[9]"><a href="#virtex5-GTX-bit-MAIN[7][31][25]">MAIN[7][31][25]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 0</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][30][40]">MAIN[7][30][40]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 1</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][31][40]">MAIN[7][31][40]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 2</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[2]"><a href="#virtex5-GTX-bit-MAIN[7][31][39]">MAIN[7][31][39]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 3</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[3]"><a href="#virtex5-GTX-bit-MAIN[7][30][39]">MAIN[7][30][39]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 4</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[4]"><a href="#virtex5-GTX-bit-MAIN[7][30][38]">MAIN[7][30][38]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 5</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[5]"><a href="#virtex5-GTX-bit-MAIN[7][31][38]">MAIN[7][31][38]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 6</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[6]"><a href="#virtex5-GTX-bit-MAIN[7][31][37]">MAIN[7][31][37]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 7</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[7]"><a href="#virtex5-GTX-bit-MAIN[7][30][37]">MAIN[7][30][37]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 8</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[8]"><a href="#virtex5-GTX-bit-MAIN[7][30][36]">MAIN[7][30][36]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 9</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[9]"><a href="#virtex5-GTX-bit-MAIN[7][31][36]">MAIN[7][31][36]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 10</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[10]"><a href="#virtex5-GTX-bit-MAIN[7][31][35]">MAIN[7][31][35]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 11</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[11]"><a href="#virtex5-GTX-bit-MAIN[7][30][35]">MAIN[7][30][35]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 12</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[12]"><a href="#virtex5-GTX-bit-MAIN[7][30][34]">MAIN[7][30][34]</a></td></tr>

<tr><td>TX_DETECT_RX_CFG_1 bit 13</td><td id="virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[13]"><a href="#virtex5-GTX-bit-MAIN[7][31][34]">MAIN[7][31][34]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_MUX_CLKIN</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-MUX_CLKIN"><th>GTX_DUAL.MUX_CLKIN</th><td id="virtex5-GTX-GTX_DUAL-MUX_CLKIN[2]"><a href="#virtex5-GTX-bit-MAIN[5][31][34]">MAIN[5][31][34]</a></td><td id="virtex5-GTX-GTX_DUAL-MUX_CLKIN[1]"><a href="#virtex5-GTX-bit-MAIN[5][30][34]">MAIN[5][30][34]</a></td><td id="virtex5-GTX-GTX_DUAL-MUX_CLKIN[0]"><a href="#virtex5-GTX-bit-MAIN[5][30][35]">MAIN[5][30][35]</a></td></tr>

</thead>

<tbody>
<tr><td>CLKPN</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>GREFCLK</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>CLKOUT_NORTH_S</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>CLKOUT_SOUTH_N</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_MUX_CLKOUT_NORTH</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-MUX_CLKOUT_NORTH"><th>GTX_DUAL.MUX_CLKOUT_NORTH</th><td id="virtex5-GTX-GTX_DUAL-MUX_CLKOUT_NORTH[0]"><a href="#virtex5-GTX-bit-MAIN[5][31][36]">MAIN[5][31][36]</a></td></tr>

</thead>

<tbody>
<tr><td>CLKPN</td><td>1</td></tr>

<tr><td>CLKOUT_NORTH_S</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_MUX_CLKOUT_SOUTH</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-MUX_CLKOUT_SOUTH"><th>GTX_DUAL.MUX_CLKOUT_SOUTH</th><td id="virtex5-GTX-GTX_DUAL-MUX_CLKOUT_SOUTH[0]"><a href="#virtex5-GTX-bit-MAIN[5][31][35]">MAIN[5][31][35]</a></td></tr>

</thead>

<tbody>
<tr><td>CLKPN</td><td>1</td></tr>

<tr><td>CLKOUT_SOUTH_N</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_CLK25_DIVIDER</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-CLK25_DIVIDER"><th>GTX_DUAL.CLK25_DIVIDER</th><td id="virtex5-GTX-GTX_DUAL-CLK25_DIVIDER[2]"><a href="#virtex5-GTX-bit-MAIN[9][30][52]">MAIN[9][30][52]</a></td><td id="virtex5-GTX-GTX_DUAL-CLK25_DIVIDER[1]"><a href="#virtex5-GTX-bit-MAIN[9][30][53]">MAIN[9][30][53]</a></td><td id="virtex5-GTX-GTX_DUAL-CLK25_DIVIDER[0]"><a href="#virtex5-GTX-bit-MAIN[9][31][53]">MAIN[9][31][53]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_3</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_5</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_10</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_12</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_OOB_CLK_DIVIDER</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-OOB_CLK_DIVIDER"><th>GTX_DUAL.OOB_CLK_DIVIDER</th><td id="virtex5-GTX-GTX_DUAL-OOB_CLK_DIVIDER[2]"><a href="#virtex5-GTX-bit-MAIN[9][31][54]">MAIN[9][31][54]</a></td><td id="virtex5-GTX-GTX_DUAL-OOB_CLK_DIVIDER[1]"><a href="#virtex5-GTX-bit-MAIN[9][30][54]">MAIN[9][30][54]</a></td><td id="virtex5-GTX-GTX_DUAL-OOB_CLK_DIVIDER[0]"><a href="#virtex5-GTX-bit-MAIN[9][30][55]">MAIN[9][30][55]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_6</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_10</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_12</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_14</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_PLL_DIVSEL_FB</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-PLL_DIVSEL_FB"><th>GTX_DUAL.PLL_DIVSEL_FB</th><td id="virtex5-GTX-GTX_DUAL-PLL_DIVSEL_FB[3]"><a href="#virtex5-GTX-bit-MAIN[10][30][7]">MAIN[10][30][7]</a></td><td id="virtex5-GTX-GTX_DUAL-PLL_DIVSEL_FB[2]"><a href="#virtex5-GTX-bit-MAIN[10][31][7]">MAIN[10][31][7]</a></td><td id="virtex5-GTX-GTX_DUAL-PLL_DIVSEL_FB[1]"><a href="#virtex5-GTX-bit-MAIN[10][31][8]">MAIN[10][31][8]</a></td><td id="virtex5-GTX-GTX_DUAL-PLL_DIVSEL_FB[0]"><a href="#virtex5-GTX-bit-MAIN[10][31][6]">MAIN[10][31][6]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_10</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_PLL_DIVSEL_REF</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF"><th>GTX_DUAL.PLL_DIVSEL_REF</th><td id="virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF[4]"><a href="#virtex5-GTX-bit-MAIN[5][31][38]">MAIN[5][31][38]</a></td><td id="virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF[3]"><a href="#virtex5-GTX-bit-MAIN[5][31][37]">MAIN[5][31][37]</a></td><td id="virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF[2]"><a href="#virtex5-GTX-bit-MAIN[5][30][37]">MAIN[5][30][37]</a></td><td id="virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF[1]"><a href="#virtex5-GTX-bit-MAIN[5][30][36]">MAIN[5][30][36]</a></td><td id="virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF[0]"><a href="#virtex5-GTX-bit-MAIN[5][30][38]">MAIN[5][30][38]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_6</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_8</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_10</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_12</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_16</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_20</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_ALIGN_COMMA_WORD</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-ALIGN_COMMA_WORD_0"><th>GTX_DUAL.ALIGN_COMMA_WORD_0</th><td id="virtex5-GTX-GTX_DUAL-ALIGN_COMMA_WORD_0[0]"><a href="#virtex5-GTX-bit-MAIN[10][31][30]">MAIN[10][31][30]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-ALIGN_COMMA_WORD_1"><th>GTX_DUAL.ALIGN_COMMA_WORD_1</th><td id="virtex5-GTX-GTX_DUAL-ALIGN_COMMA_WORD_1[0]"><a href="#virtex5-GTX-bit-MAIN[9][31][33]">MAIN[9][31][33]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td></tr>

<tr><td>_2</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_CHAN_BOND_MODE</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_0"><th>GTX_DUAL.CHAN_BOND_MODE_0</th><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_0[1]"><a href="#virtex5-GTX-bit-MAIN[10][31][36]">MAIN[10][31][36]</a></td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_0[0]"><a href="#virtex5-GTX-bit-MAIN[10][30][36]">MAIN[10][30][36]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_1"><th>GTX_DUAL.CHAN_BOND_MODE_1</th><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_1[1]"><a href="#virtex5-GTX-bit-MAIN[9][31][27]">MAIN[9][31][27]</a></td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_1[0]"><a href="#virtex5-GTX-bit-MAIN[9][30][27]">MAIN[9][30][27]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>MASTER</td><td>0</td><td>1</td></tr>

<tr><td>SLAVE</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_SEQ_LEN</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_0"><th>GTX_DUAL.CHAN_BOND_SEQ_LEN_0</th><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][14]">MAIN[12][31][14]</a></td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][31][13]">MAIN[12][31][13]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_0"><th>GTX_DUAL.CLK_COR_ADJ_LEN_0</th><td id="virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][30][13]">MAIN[12][30][13]</a></td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][30][12]">MAIN[12][30][12]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_0"><th>GTX_DUAL.CLK_COR_DET_LEN_0</th><td id="virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_0[1]"><a href="#virtex5-GTX-bit-MAIN[12][31][12]">MAIN[12][31][12]</a></td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][31][11]">MAIN[12][31][11]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_1"><th>GTX_DUAL.CHAN_BOND_SEQ_LEN_1</th><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][31][49]">MAIN[7][31][49]</a></td><td id="virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][31][50]">MAIN[7][31][50]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_1"><th>GTX_DUAL.CLK_COR_ADJ_LEN_1</th><td id="virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][30][50]">MAIN[7][30][50]</a></td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][30][51]">MAIN[7][30][51]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_1"><th>GTX_DUAL.CLK_COR_DET_LEN_1</th><td id="virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_1[1]"><a href="#virtex5-GTX-bit-MAIN[7][31][51]">MAIN[7][31][51]</a></td><td id="virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][31][52]">MAIN[7][31][52]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>1</td></tr>

<tr><td>_3</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_PLL_DIVSEL_OUT</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_0"><th>GTX_DUAL.PLL_RXDIVSEL_OUT_0</th><td id="virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][31][49]">MAIN[13][31][49]</a></td><td id="virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][30][49]">MAIN[13][30][49]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_0"><th>GTX_DUAL.PLL_TXDIVSEL_OUT_0</th><td id="virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][31][48]">MAIN[13][31][48]</a></td><td id="virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][31][47]">MAIN[13][31][47]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_1"><th>GTX_DUAL.PLL_RXDIVSEL_OUT_1</th><td id="virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][31][15]">MAIN[6][31][15]</a></td><td id="virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][31][16]">MAIN[6][31][16]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_1"><th>GTX_DUAL.PLL_TXDIVSEL_OUT_1</th><td id="virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_1[1]"><a href="#virtex5-GTX-bit-MAIN[5][31][41]">MAIN[5][31][41]</a></td><td id="virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_1[0]"><a href="#virtex5-GTX-bit-MAIN[5][31][42]">MAIN[5][31][42]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_RX_LOS_INVALID_INCR</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_0"><th>GTX_DUAL.RX_LOS_INVALID_INCR_0</th><td id="virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_0[2]"><a href="#virtex5-GTX-bit-MAIN[13][30][16]">MAIN[13][30][16]</a></td><td id="virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][31][16]">MAIN[13][31][16]</a></td><td id="virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][31][15]">MAIN[13][31][15]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_1"><th>GTX_DUAL.RX_LOS_INVALID_INCR_1</th><td id="virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_1[2]"><a href="#virtex5-GTX-bit-MAIN[6][30][47]">MAIN[6][30][47]</a></td><td id="virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][31][47]">MAIN[6][31][47]</a></td><td id="virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][31][48]">MAIN[6][31][48]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_8</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_16</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_32</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_64</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_128</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_RX_LOS_THRESHOLD</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_0"><th>GTX_DUAL.RX_LOS_THRESHOLD_0</th><td id="virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_0[2]"><a href="#virtex5-GTX-bit-MAIN[13][30][14]">MAIN[13][30][14]</a></td><td id="virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_0[1]"><a href="#virtex5-GTX-bit-MAIN[13][31][14]">MAIN[13][31][14]</a></td><td id="virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][31][13]">MAIN[13][31][13]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_1"><th>GTX_DUAL.RX_LOS_THRESHOLD_1</th><td id="virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_1[2]"><a href="#virtex5-GTX-bit-MAIN[6][30][49]">MAIN[6][30][49]</a></td><td id="virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_1[1]"><a href="#virtex5-GTX-bit-MAIN[6][31][49]">MAIN[6][31][49]</a></td><td id="virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][31][50]">MAIN[6][31][50]</a></td></tr>

</thead>

<tbody>
<tr><td>_4</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_8</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_16</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_32</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_64</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_128</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_256</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_512</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_RX_SLIDE_MODE</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-RX_SLIDE_MODE_0"><th>GTX_DUAL.RX_SLIDE_MODE_0</th><td id="virtex5-GTX-GTX_DUAL-RX_SLIDE_MODE_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][30][13]">MAIN[13][30][13]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-RX_SLIDE_MODE_1"><th>GTX_DUAL.RX_SLIDE_MODE_1</th><td id="virtex5-GTX-GTX_DUAL-RX_SLIDE_MODE_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][30][50]">MAIN[6][30][50]</a></td></tr>

</thead>

<tbody>
<tr><td>PCS</td><td>0</td></tr>

<tr><td>PMA</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_RX_STATUS_FMT</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-RX_STATUS_FMT_0"><th>GTX_DUAL.RX_STATUS_FMT_0</th><td id="virtex5-GTX-GTX_DUAL-RX_STATUS_FMT_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][30][12]">MAIN[13][30][12]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-RX_STATUS_FMT_1"><th>GTX_DUAL.RX_STATUS_FMT_1</th><td id="virtex5-GTX-GTX_DUAL-RX_STATUS_FMT_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][30][51]">MAIN[6][30][51]</a></td></tr>

</thead>

<tbody>
<tr><td>PCIE</td><td>0</td></tr>

<tr><td>SATA</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_RX_XCLK_SEL</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-RX_XCLK_SEL_0"><th>GTX_DUAL.RX_XCLK_SEL_0</th><td id="virtex5-GTX-GTX_DUAL-RX_XCLK_SEL_0[0]"><a href="#virtex5-GTX-bit-MAIN[13][31][12]">MAIN[13][31][12]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-RX_XCLK_SEL_1"><th>GTX_DUAL.RX_XCLK_SEL_1</th><td id="virtex5-GTX-GTX_DUAL-RX_XCLK_SEL_1[0]"><a href="#virtex5-GTX-bit-MAIN[6][31][51]">MAIN[6][31][51]</a></td></tr>

</thead>

<tbody>
<tr><td>RXUSR</td><td>1</td></tr>

<tr><td>RXREC</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_TX_XCLK_SEL</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-TX_XCLK_SEL_0"><th>GTX_DUAL.TX_XCLK_SEL_0</th><td id="virtex5-GTX-GTX_DUAL-TX_XCLK_SEL_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][31][20]">MAIN[12][31][20]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-TX_XCLK_SEL_1"><th>GTX_DUAL.TX_XCLK_SEL_1</th><td id="virtex5-GTX-GTX_DUAL-TX_XCLK_SEL_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][31][43]">MAIN[7][31][43]</a></td></tr>

</thead>

<tbody>
<tr><td>TXUSR</td><td>1</td></tr>

<tr><td>TXOUT</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX enum GTP_TERMINATION_IMP</caption>
<thead>
<tr id="virtex5-GTX-GTX_DUAL-TERMINATION_IMP_0"><th>GTX_DUAL.TERMINATION_IMP_0</th><td id="virtex5-GTX-GTX_DUAL-TERMINATION_IMP_0[0]"><a href="#virtex5-GTX-bit-MAIN[12][30][54]">MAIN[12][30][54]</a></td></tr>

<tr id="virtex5-GTX-GTX_DUAL-TERMINATION_IMP_1"><th>GTX_DUAL.TERMINATION_IMP_1</th><td id="virtex5-GTX-GTX_DUAL-TERMINATION_IMP_1[0]"><a href="#virtex5-GTX-bit-MAIN[7][30][9]">MAIN[7][30][9]</a></td></tr>

</thead>

<tbody>
<tr><td>_50</td><td>0</td></tr>

<tr><td>_75</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-crc32"><a class="header" href="#bels-crc32">Bels CRC32</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 GTX bel CRC32 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CRC32[0]</th><th>CRC32[1]</th><th>CRC32[2]</th><th>CRC32[3]</th></tr>

</thead>

<tbody>
<tr><td>CRCCLK</td><td>in</td><td id="virtex5-GTX-CRC32[0]-inpinv-CRCCLK">CELL[1].IMUX_CLK[1] invert by <a href="#virtex5-GTX-bit-HCLK[18][15]">!HCLK[18][15]</a></td><td id="virtex5-GTX-CRC32[1]-inpinv-CRCCLK">CELL[6].IMUX_CLK[1] invert by <a href="#virtex5-GTX-bit-HCLK[19][12]">!HCLK[19][12]</a></td><td id="virtex5-GTX-CRC32[2]-inpinv-CRCCLK">CELL[18].IMUX_CLK[0] invert by <a href="#virtex5-GTX-bit-HCLK[18][13]">!HCLK[18][13]</a></td><td id="virtex5-GTX-CRC32[3]-inpinv-CRCCLK">CELL[13].IMUX_CLK[0] invert by <a href="#virtex5-GTX-bit-HCLK[18][14]">!HCLK[18][14]</a></td></tr>

<tr><td>CRCRESET</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[5]</td><td>CELL[8].IMUX_IMUX_DELAY[0]</td><td>CELL[17].IMUX_IMUX_DELAY[0]</td><td>CELL[11].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>CRCDATAVALID</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[22]</td><td>CELL[8].IMUX_IMUX_DELAY[35]</td><td>CELL[16].IMUX_IMUX_DELAY[7]</td><td>CELL[11].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CRCDATAWIDTH[0]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[40]</td><td>CELL[8].IMUX_IMUX_DELAY[11]</td><td>CELL[16].IMUX_IMUX_DELAY[6]</td><td>CELL[11].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CRCDATAWIDTH[1]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[23]</td><td>CELL[8].IMUX_IMUX_DELAY[34]</td><td>CELL[16].IMUX_IMUX_DELAY[1]</td><td>CELL[11].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CRCDATAWIDTH[2]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[21]</td><td>CELL[3].IMUX_IMUX_DELAY[21]</td><td>CELL[16].IMUX_IMUX_DELAY[8]</td><td>CELL[16].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CRCIN[0]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[17]</td><td>CELL[7].IMUX_IMUX_DELAY[47]</td><td>CELL[16].IMUX_IMUX_DELAY[36]</td><td>CELL[12].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>CRCIN[1]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[16]</td><td>CELL[7].IMUX_IMUX_DELAY[46]</td><td>CELL[16].IMUX_IMUX_DELAY[37]</td><td>CELL[12].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>CRCIN[2]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[15]</td><td>CELL[7].IMUX_IMUX_DELAY[45]</td><td>CELL[16].IMUX_IMUX_DELAY[38]</td><td>CELL[12].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>CRCIN[3]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[14]</td><td>CELL[7].IMUX_IMUX_DELAY[44]</td><td>CELL[16].IMUX_IMUX_DELAY[39]</td><td>CELL[12].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CRCIN[4]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[13]</td><td>CELL[7].IMUX_IMUX_DELAY[43]</td><td>CELL[16].IMUX_IMUX_DELAY[40]</td><td>CELL[12].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CRCIN[5]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[12]</td><td>CELL[7].IMUX_IMUX_DELAY[42]</td><td>CELL[16].IMUX_IMUX_DELAY[35]</td><td>CELL[12].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CRCIN[6]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[37]</td><td>CELL[7].IMUX_IMUX_DELAY[37]</td><td>CELL[16].IMUX_IMUX_DELAY[10]</td><td>CELL[12].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>CRCIN[7]</td><td>in</td><td>CELL[3].IMUX_IMUX_DELAY[36]</td><td>CELL[7].IMUX_IMUX_DELAY[36]</td><td>CELL[16].IMUX_IMUX_DELAY[11]</td><td>CELL[12].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>CRCIN[8]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[17]</td><td>CELL[6].IMUX_IMUX_DELAY[47]</td><td>CELL[17].IMUX_IMUX_DELAY[30]</td><td>CELL[13].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CRCIN[9]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[16]</td><td>CELL[6].IMUX_IMUX_DELAY[46]</td><td>CELL[17].IMUX_IMUX_DELAY[31]</td><td>CELL[13].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CRCIN[10]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[15]</td><td>CELL[6].IMUX_IMUX_DELAY[45]</td><td>CELL[17].IMUX_IMUX_DELAY[32]</td><td>CELL[13].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CRCIN[11]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[14]</td><td>CELL[6].IMUX_IMUX_DELAY[44]</td><td>CELL[17].IMUX_IMUX_DELAY[33]</td><td>CELL[13].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CRCIN[12]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[13]</td><td>CELL[6].IMUX_IMUX_DELAY[43]</td><td>CELL[17].IMUX_IMUX_DELAY[34]</td><td>CELL[13].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>CRCIN[13]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[12]</td><td>CELL[6].IMUX_IMUX_DELAY[42]</td><td>CELL[17].IMUX_IMUX_DELAY[35]</td><td>CELL[13].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>CRCIN[14]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[37]</td><td>CELL[6].IMUX_IMUX_DELAY[37]</td><td>CELL[17].IMUX_IMUX_DELAY[46]</td><td>CELL[13].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>CRCIN[15]</td><td>in</td><td>CELL[2].IMUX_IMUX_DELAY[36]</td><td>CELL[6].IMUX_IMUX_DELAY[36]</td><td>CELL[17].IMUX_IMUX_DELAY[47]</td><td>CELL[13].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>CRCIN[16]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[23]</td><td>CELL[5].IMUX_IMUX_DELAY[47]</td><td>CELL[18].IMUX_IMUX_DELAY[6]</td><td>CELL[14].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CRCIN[17]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[22]</td><td>CELL[5].IMUX_IMUX_DELAY[46]</td><td>CELL[18].IMUX_IMUX_DELAY[7]</td><td>CELL[14].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CRCIN[18]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[45]</td><td>CELL[5].IMUX_IMUX_DELAY[45]</td><td>CELL[18].IMUX_IMUX_DELAY[8]</td><td>CELL[14].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CRCIN[19]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[44]</td><td>CELL[5].IMUX_IMUX_DELAY[44]</td><td>CELL[18].IMUX_IMUX_DELAY[21]</td><td>CELL[14].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CRCIN[20]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[43]</td><td>CELL[5].IMUX_IMUX_DELAY[43]</td><td>CELL[18].IMUX_IMUX_DELAY[10]</td><td>CELL[14].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>CRCIN[21]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[42]</td><td>CELL[5].IMUX_IMUX_DELAY[42]</td><td>CELL[18].IMUX_IMUX_DELAY[11]</td><td>CELL[14].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>CRCIN[22]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[19]</td><td>CELL[5].IMUX_IMUX_DELAY[37]</td><td>CELL[18].IMUX_IMUX_DELAY[40]</td><td>CELL[14].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>CRCIN[23]</td><td>in</td><td>CELL[1].IMUX_IMUX_DELAY[18]</td><td>CELL[5].IMUX_IMUX_DELAY[36]</td><td>CELL[18].IMUX_IMUX_DELAY[41]</td><td>CELL[14].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>CRCIN[24]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[23]</td><td>CELL[4].IMUX_IMUX_DELAY[47]</td><td>CELL[19].IMUX_IMUX_DELAY[24]</td><td>CELL[15].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CRCIN[25]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[22]</td><td>CELL[4].IMUX_IMUX_DELAY[46]</td><td>CELL[19].IMUX_IMUX_DELAY[25]</td><td>CELL[15].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CRCIN[26]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[21]</td><td>CELL[4].IMUX_IMUX_DELAY[45]</td><td>CELL[19].IMUX_IMUX_DELAY[26]</td><td>CELL[15].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CRCIN[27]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[20]</td><td>CELL[4].IMUX_IMUX_DELAY[44]</td><td>CELL[19].IMUX_IMUX_DELAY[21]</td><td>CELL[15].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CRCIN[28]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[25]</td><td>CELL[4].IMUX_IMUX_DELAY[43]</td><td>CELL[19].IMUX_IMUX_DELAY[10]</td><td>CELL[15].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>CRCIN[29]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[24]</td><td>CELL[4].IMUX_IMUX_DELAY[42]</td><td>CELL[19].IMUX_IMUX_DELAY[11]</td><td>CELL[15].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>CRCIN[30]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[43]</td><td>CELL[4].IMUX_IMUX_DELAY[37]</td><td>CELL[19].IMUX_IMUX_DELAY[40]</td><td>CELL[15].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>CRCIN[31]</td><td>in</td><td>CELL[0].IMUX_IMUX_DELAY[42]</td><td>CELL[4].IMUX_IMUX_DELAY[36]</td><td>CELL[19].IMUX_IMUX_DELAY[41]</td><td>CELL[15].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>CRCOUT[0]</td><td>out</td><td>CELL[3].OUT_BEL[6]</td><td>CELL[9].OUT_BEL[11]</td><td>CELL[16].OUT_BEL[13]</td><td>CELL[10].OUT_BEL[4]</td></tr>

<tr><td>CRCOUT[1]</td><td>out</td><td>CELL[3].OUT_BEL[4]</td><td>CELL[9].OUT_BEL[3]</td><td>CELL[16].OUT_BEL[3]</td><td>CELL[10].OUT_BEL[23]</td></tr>

<tr><td>CRCOUT[2]</td><td>out</td><td>CELL[3].OUT_BEL[18]</td><td>CELL[9].OUT_BEL[14]</td><td>CELL[16].OUT_BEL[15]</td><td>CELL[10].OUT_BEL[16]</td></tr>

<tr><td>CRCOUT[3]</td><td>out</td><td>CELL[2].OUT_BEL[21]</td><td>CELL[9].OUT_BEL[13]</td><td>CELL[17].OUT_BEL[8]</td><td>CELL[10].OUT_BEL[2]</td></tr>

<tr><td>CRCOUT[4]</td><td>out</td><td>CELL[2].OUT_BEL[6]</td><td>CELL[9].OUT_BEL[4]</td><td>CELL[17].OUT_BEL[1]</td><td>CELL[10].OUT_BEL[6]</td></tr>

<tr><td>CRCOUT[5]</td><td>out</td><td>CELL[2].OUT_BEL[20]</td><td>CELL[9].OUT_BEL[0]</td><td>CELL[17].OUT_BEL[13]</td><td>CELL[10].OUT_BEL[7]</td></tr>

<tr><td>CRCOUT[6]</td><td>out</td><td>CELL[2].OUT_BEL[14]</td><td>CELL[9].OUT_BEL[18]</td><td>CELL[17].OUT_BEL[19]</td><td>CELL[10].OUT_BEL[11]</td></tr>

<tr><td>CRCOUT[7]</td><td>out</td><td>CELL[2].OUT_BEL[23]</td><td>CELL[9].OUT_BEL[12]</td><td>CELL[17].OUT_BEL[14]</td><td>CELL[10].OUT_BEL[15]</td></tr>

<tr><td>CRCOUT[8]</td><td>out</td><td>CELL[2].OUT_BEL[13]</td><td>CELL[9].OUT_BEL[8]</td><td>CELL[17].OUT_BEL[20]</td><td>CELL[10].OUT_BEL[21]</td></tr>

<tr><td>CRCOUT[9]</td><td>out</td><td>CELL[2].OUT_BEL[1]</td><td>CELL[8].OUT_BEL[17]</td><td>CELL[17].OUT_BEL[6]</td><td>CELL[11].OUT_BEL[12]</td></tr>

<tr><td>CRCOUT[10]</td><td>out</td><td>CELL[2].OUT_BEL[22]</td><td>CELL[8].OUT_BEL[15]</td><td>CELL[17].OUT_BEL[15]</td><td>CELL[11].OUT_BEL[4]</td></tr>

<tr><td>CRCOUT[11]</td><td>out</td><td>CELL[2].OUT_BEL[12]</td><td>CELL[8].OUT_BEL[11]</td><td>CELL[17].OUT_BEL[17]</td><td>CELL[11].OUT_BEL[22]</td></tr>

<tr><td>CRCOUT[12]</td><td>out</td><td>CELL[1].OUT_BEL[17]</td><td>CELL[8].OUT_BEL[6]</td><td>CELL[18].OUT_BEL[12]</td><td>CELL[11].OUT_BEL[5]</td></tr>

<tr><td>CRCOUT[13]</td><td>out</td><td>CELL[1].OUT_BEL[16]</td><td>CELL[8].OUT_BEL[2]</td><td>CELL[18].OUT_BEL[9]</td><td>CELL[11].OUT_BEL[13]</td></tr>

<tr><td>CRCOUT[14]</td><td>out</td><td>CELL[1].OUT_BEL[23]</td><td>CELL[8].OUT_BEL[16]</td><td>CELL[18].OUT_BEL[10]</td><td>CELL[11].OUT_BEL[19]</td></tr>

<tr><td>CRCOUT[15]</td><td>out</td><td>CELL[1].OUT_BEL[13]</td><td>CELL[8].OUT_BEL[10]</td><td>CELL[18].OUT_BEL[6]</td><td>CELL[11].OUT_BEL[23]</td></tr>

<tr><td>CRCOUT[16]</td><td>out</td><td>CELL[1].OUT_BEL[5]</td><td>CELL[8].OUT_BEL[23]</td><td>CELL[18].OUT_BEL[3]</td><td>CELL[11].OUT_BEL[10]</td></tr>

<tr><td>CRCOUT[17]</td><td>out</td><td>CELL[1].OUT_BEL[1]</td><td>CELL[8].OUT_BEL[9]</td><td>CELL[18].OUT_BEL[7]</td><td>CELL[11].OUT_BEL[16]</td></tr>

<tr><td>CRCOUT[18]</td><td>out</td><td>CELL[1].OUT_BEL[22]</td><td>CELL[8].OUT_BEL[5]</td><td>CELL[18].OUT_BEL[17]</td><td>CELL[11].OUT_BEL[3]</td></tr>

<tr><td>CRCOUT[19]</td><td>out</td><td>CELL[1].OUT_BEL[12]</td><td>CELL[8].OUT_BEL[0]</td><td>CELL[18].OUT_BEL[21]</td><td>CELL[11].OUT_BEL[7]</td></tr>

<tr><td>CRCOUT[20]</td><td>out</td><td>CELL[0].OUT_BEL[21]</td><td>CELL[7].OUT_BEL[21]</td><td>CELL[19].OUT_BEL[12]</td><td>CELL[12].OUT_BEL[8]</td></tr>

<tr><td>CRCOUT[21]</td><td>out</td><td>CELL[0].OUT_BEL[15]</td><td>CELL[7].OUT_BEL[17]</td><td>CELL[19].OUT_BEL[4]</td><td>CELL[12].OUT_BEL[18]</td></tr>

<tr><td>CRCOUT[22]</td><td>out</td><td>CELL[0].OUT_BEL[7]</td><td>CELL[7].OUT_BEL[3]</td><td>CELL[19].OUT_BEL[1]</td><td>CELL[12].OUT_BEL[4]</td></tr>

<tr><td>CRCOUT[23]</td><td>out</td><td>CELL[0].OUT_BEL[3]</td><td>CELL[7].OUT_BEL[12]</td><td>CELL[19].OUT_BEL[5]</td><td>CELL[12].OUT_BEL[17]</td></tr>

<tr><td>CRCOUT[24]</td><td>out</td><td>CELL[0].OUT_BEL[20]</td><td>CELL[6].OUT_BEL[15]</td><td>CELL[19].OUT_BEL[19]</td><td>CELL[13].OUT_BEL[18]</td></tr>

<tr><td>CRCOUT[25]</td><td>out</td><td>CELL[0].OUT_BEL[14]</td><td>CELL[6].OUT_BEL[14]</td><td>CELL[19].OUT_BEL[20]</td><td>CELL[13].OUT_BEL[19]</td></tr>

<tr><td>CRCOUT[26]</td><td>out</td><td>CELL[0].OUT_BEL[23]</td><td>CELL[6].OUT_BEL[12]</td><td>CELL[19].OUT_BEL[10]</td><td>CELL[13].OUT_BEL[17]</td></tr>

<tr><td>CRCOUT[27]</td><td>out</td><td>CELL[0].OUT_BEL[13]</td><td>CELL[5].OUT_BEL[21]</td><td>CELL[19].OUT_BEL[6]</td><td>CELL[14].OUT_BEL[18]</td></tr>

<tr><td>CRCOUT[28]</td><td>out</td><td>CELL[0].OUT_BEL[5]</td><td>CELL[5].OUT_BEL[7]</td><td>CELL[19].OUT_BEL[3]</td><td>CELL[14].OUT_BEL[4]</td></tr>

<tr><td>CRCOUT[29]</td><td>out</td><td>CELL[0].OUT_BEL[1]</td><td>CELL[5].OUT_BEL[5]</td><td>CELL[19].OUT_BEL[7]</td><td>CELL[14].OUT_BEL[6]</td></tr>

<tr><td>CRCOUT[30]</td><td>out</td><td>CELL[0].OUT_BEL[22]</td><td>CELL[5].OUT_BEL[22]</td><td>CELL[19].OUT_BEL[11]</td><td>CELL[14].OUT_BEL[17]</td></tr>

<tr><td>CRCOUT[31]</td><td>out</td><td>CELL[0].OUT_BEL[4]</td><td>CELL[4].OUT_BEL[21]</td><td>CELL[19].OUT_BEL[21]</td><td>CELL[15].OUT_BEL[18]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX bel CRC32 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CRC32[0]</th><th>CRC32[1]</th><th>CRC32[2]</th><th>CRC32[3]</th></tr>

</thead>

<tbody>
<tr><td>CRC_INIT bit 0</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[0]"><a href="#virtex5-GTX-bit-MAIN[3][29][24]">MAIN[3][29][24]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[0]"><a href="#virtex5-GTX-bit-MAIN[9][29][27]">MAIN[9][29][27]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[0]"><a href="#virtex5-GTX-bit-MAIN[16][29][39]">MAIN[16][29][39]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[0]"><a href="#virtex5-GTX-bit-MAIN[10][29][36]">MAIN[10][29][36]</a></td></tr>

<tr><td>CRC_INIT bit 1</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[1]"><a href="#virtex5-GTX-bit-MAIN[3][29][22]">MAIN[3][29][22]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[1]"><a href="#virtex5-GTX-bit-MAIN[9][29][26]">MAIN[9][29][26]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[1]"><a href="#virtex5-GTX-bit-MAIN[16][29][41]">MAIN[16][29][41]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[1]"><a href="#virtex5-GTX-bit-MAIN[10][29][37]">MAIN[10][29][37]</a></td></tr>

<tr><td>CRC_INIT bit 2</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[2]"><a href="#virtex5-GTX-bit-MAIN[3][29][20]">MAIN[3][29][20]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[2]"><a href="#virtex5-GTX-bit-MAIN[9][28][25]">MAIN[9][28][25]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[2]"><a href="#virtex5-GTX-bit-MAIN[16][29][43]">MAIN[16][29][43]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[2]"><a href="#virtex5-GTX-bit-MAIN[10][28][38]">MAIN[10][28][38]</a></td></tr>

<tr><td>CRC_INIT bit 3</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[3]"><a href="#virtex5-GTX-bit-MAIN[3][29][18]">MAIN[3][29][18]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[3]"><a href="#virtex5-GTX-bit-MAIN[9][29][24]">MAIN[9][29][24]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[3]"><a href="#virtex5-GTX-bit-MAIN[16][29][45]">MAIN[16][29][45]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[3]"><a href="#virtex5-GTX-bit-MAIN[10][29][39]">MAIN[10][29][39]</a></td></tr>

<tr><td>CRC_INIT bit 4</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[4]"><a href="#virtex5-GTX-bit-MAIN[3][29][16]">MAIN[3][29][16]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[4]"><a href="#virtex5-GTX-bit-MAIN[9][28][23]">MAIN[9][28][23]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[4]"><a href="#virtex5-GTX-bit-MAIN[16][29][47]">MAIN[16][29][47]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[4]"><a href="#virtex5-GTX-bit-MAIN[10][28][40]">MAIN[10][28][40]</a></td></tr>

<tr><td>CRC_INIT bit 5</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[5]"><a href="#virtex5-GTX-bit-MAIN[3][29][14]">MAIN[3][29][14]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[5]"><a href="#virtex5-GTX-bit-MAIN[9][29][22]">MAIN[9][29][22]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[5]"><a href="#virtex5-GTX-bit-MAIN[16][29][49]">MAIN[16][29][49]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[5]"><a href="#virtex5-GTX-bit-MAIN[10][29][41]">MAIN[10][29][41]</a></td></tr>

<tr><td>CRC_INIT bit 6</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[6]"><a href="#virtex5-GTX-bit-MAIN[3][29][12]">MAIN[3][29][12]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[6]"><a href="#virtex5-GTX-bit-MAIN[9][28][21]">MAIN[9][28][21]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[6]"><a href="#virtex5-GTX-bit-MAIN[16][29][51]">MAIN[16][29][51]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[6]"><a href="#virtex5-GTX-bit-MAIN[10][28][42]">MAIN[10][28][42]</a></td></tr>

<tr><td>CRC_INIT bit 7</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[7]"><a href="#virtex5-GTX-bit-MAIN[3][29][10]">MAIN[3][29][10]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[7]"><a href="#virtex5-GTX-bit-MAIN[9][29][20]">MAIN[9][29][20]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[7]"><a href="#virtex5-GTX-bit-MAIN[16][29][53]">MAIN[16][29][53]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[7]"><a href="#virtex5-GTX-bit-MAIN[10][29][43]">MAIN[10][29][43]</a></td></tr>

<tr><td>CRC_INIT bit 8</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[8]"><a href="#virtex5-GTX-bit-MAIN[3][29][8]">MAIN[3][29][8]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[8]"><a href="#virtex5-GTX-bit-MAIN[9][28][19]">MAIN[9][28][19]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[8]"><a href="#virtex5-GTX-bit-MAIN[16][29][55]">MAIN[16][29][55]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[8]"><a href="#virtex5-GTX-bit-MAIN[10][28][44]">MAIN[10][28][44]</a></td></tr>

<tr><td>CRC_INIT bit 9</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[9]"><a href="#virtex5-GTX-bit-MAIN[3][29][5]">MAIN[3][29][5]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[9]"><a href="#virtex5-GTX-bit-MAIN[9][29][18]">MAIN[9][29][18]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[9]"><a href="#virtex5-GTX-bit-MAIN[16][29][58]">MAIN[16][29][58]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[9]"><a href="#virtex5-GTX-bit-MAIN[10][29][45]">MAIN[10][29][45]</a></td></tr>

<tr><td>CRC_INIT bit 10</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[10]"><a href="#virtex5-GTX-bit-MAIN[3][29][3]">MAIN[3][29][3]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[10]"><a href="#virtex5-GTX-bit-MAIN[9][28][17]">MAIN[9][28][17]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[10]"><a href="#virtex5-GTX-bit-MAIN[16][29][60]">MAIN[16][29][60]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[10]"><a href="#virtex5-GTX-bit-MAIN[10][28][46]">MAIN[10][28][46]</a></td></tr>

<tr><td>CRC_INIT bit 11</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[11]"><a href="#virtex5-GTX-bit-MAIN[3][29][1]">MAIN[3][29][1]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[11]"><a href="#virtex5-GTX-bit-MAIN[9][29][15]">MAIN[9][29][15]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[11]"><a href="#virtex5-GTX-bit-MAIN[16][29][62]">MAIN[16][29][62]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[11]"><a href="#virtex5-GTX-bit-MAIN[10][29][48]">MAIN[10][29][48]</a></td></tr>

<tr><td>CRC_INIT bit 12</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[12]"><a href="#virtex5-GTX-bit-MAIN[2][29][63]">MAIN[2][29][63]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[12]"><a href="#virtex5-GTX-bit-MAIN[9][28][14]">MAIN[9][28][14]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[12]"><a href="#virtex5-GTX-bit-MAIN[17][29][0]">MAIN[17][29][0]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[12]"><a href="#virtex5-GTX-bit-MAIN[10][28][49]">MAIN[10][28][49]</a></td></tr>

<tr><td>CRC_INIT bit 13</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[13]"><a href="#virtex5-GTX-bit-MAIN[2][29][61]">MAIN[2][29][61]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[13]"><a href="#virtex5-GTX-bit-MAIN[9][29][13]">MAIN[9][29][13]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[13]"><a href="#virtex5-GTX-bit-MAIN[17][29][2]">MAIN[17][29][2]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[13]"><a href="#virtex5-GTX-bit-MAIN[10][29][50]">MAIN[10][29][50]</a></td></tr>

<tr><td>CRC_INIT bit 14</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[14]"><a href="#virtex5-GTX-bit-MAIN[2][29][59]">MAIN[2][29][59]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[14]"><a href="#virtex5-GTX-bit-MAIN[9][28][12]">MAIN[9][28][12]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[14]"><a href="#virtex5-GTX-bit-MAIN[17][29][4]">MAIN[17][29][4]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[14]"><a href="#virtex5-GTX-bit-MAIN[10][28][51]">MAIN[10][28][51]</a></td></tr>

<tr><td>CRC_INIT bit 15</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[15]"><a href="#virtex5-GTX-bit-MAIN[2][29][57]">MAIN[2][29][57]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[15]"><a href="#virtex5-GTX-bit-MAIN[9][29][12]">MAIN[9][29][12]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[15]"><a href="#virtex5-GTX-bit-MAIN[17][29][6]">MAIN[17][29][6]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[15]"><a href="#virtex5-GTX-bit-MAIN[10][29][51]">MAIN[10][29][51]</a></td></tr>

<tr><td>CRC_INIT bit 16</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[16]"><a href="#virtex5-GTX-bit-MAIN[2][28][55]">MAIN[2][28][55]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[16]"><a href="#virtex5-GTX-bit-MAIN[9][28][11]">MAIN[9][28][11]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[16]"><a href="#virtex5-GTX-bit-MAIN[17][28][8]">MAIN[17][28][8]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[16]"><a href="#virtex5-GTX-bit-MAIN[10][28][52]">MAIN[10][28][52]</a></td></tr>

<tr><td>CRC_INIT bit 17</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[17]"><a href="#virtex5-GTX-bit-MAIN[2][28][53]">MAIN[2][28][53]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[17]"><a href="#virtex5-GTX-bit-MAIN[9][29][10]">MAIN[9][29][10]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[17]"><a href="#virtex5-GTX-bit-MAIN[17][28][10]">MAIN[17][28][10]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[17]"><a href="#virtex5-GTX-bit-MAIN[10][29][53]">MAIN[10][29][53]</a></td></tr>

<tr><td>CRC_INIT bit 18</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[18]"><a href="#virtex5-GTX-bit-MAIN[2][28][51]">MAIN[2][28][51]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[18]"><a href="#virtex5-GTX-bit-MAIN[9][28][9]">MAIN[9][28][9]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[18]"><a href="#virtex5-GTX-bit-MAIN[17][28][12]">MAIN[17][28][12]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[18]"><a href="#virtex5-GTX-bit-MAIN[10][28][54]">MAIN[10][28][54]</a></td></tr>

<tr><td>CRC_INIT bit 19</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[19]"><a href="#virtex5-GTX-bit-MAIN[2][28][49]">MAIN[2][28][49]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[19]"><a href="#virtex5-GTX-bit-MAIN[9][28][8]">MAIN[9][28][8]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[19]"><a href="#virtex5-GTX-bit-MAIN[17][28][14]">MAIN[17][28][14]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[19]"><a href="#virtex5-GTX-bit-MAIN[10][28][55]">MAIN[10][28][55]</a></td></tr>

<tr><td>CRC_INIT bit 20</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[20]"><a href="#virtex5-GTX-bit-MAIN[2][28][47]">MAIN[2][28][47]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[20]"><a href="#virtex5-GTX-bit-MAIN[9][29][7]">MAIN[9][29][7]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[20]"><a href="#virtex5-GTX-bit-MAIN[17][28][16]">MAIN[17][28][16]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[20]"><a href="#virtex5-GTX-bit-MAIN[10][29][56]">MAIN[10][29][56]</a></td></tr>

<tr><td>CRC_INIT bit 21</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[21]"><a href="#virtex5-GTX-bit-MAIN[2][28][45]">MAIN[2][28][45]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[21]"><a href="#virtex5-GTX-bit-MAIN[9][28][6]">MAIN[9][28][6]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[21]"><a href="#virtex5-GTX-bit-MAIN[17][28][18]">MAIN[17][28][18]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[21]"><a href="#virtex5-GTX-bit-MAIN[10][28][57]">MAIN[10][28][57]</a></td></tr>

<tr><td>CRC_INIT bit 22</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[22]"><a href="#virtex5-GTX-bit-MAIN[2][28][43]">MAIN[2][28][43]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[22]"><a href="#virtex5-GTX-bit-MAIN[9][29][6]">MAIN[9][29][6]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[22]"><a href="#virtex5-GTX-bit-MAIN[17][28][20]">MAIN[17][28][20]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[22]"><a href="#virtex5-GTX-bit-MAIN[10][29][57]">MAIN[10][29][57]</a></td></tr>

<tr><td>CRC_INIT bit 23</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[23]"><a href="#virtex5-GTX-bit-MAIN[2][28][41]">MAIN[2][28][41]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[23]"><a href="#virtex5-GTX-bit-MAIN[9][28][4]">MAIN[9][28][4]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[23]"><a href="#virtex5-GTX-bit-MAIN[17][28][22]">MAIN[17][28][22]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[23]"><a href="#virtex5-GTX-bit-MAIN[10][28][59]">MAIN[10][28][59]</a></td></tr>

<tr><td>CRC_INIT bit 24</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[24]"><a href="#virtex5-GTX-bit-MAIN[2][28][39]">MAIN[2][28][39]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[24]"><a href="#virtex5-GTX-bit-MAIN[9][29][3]">MAIN[9][29][3]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[24]"><a href="#virtex5-GTX-bit-MAIN[17][28][24]">MAIN[17][28][24]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[24]"><a href="#virtex5-GTX-bit-MAIN[10][29][60]">MAIN[10][29][60]</a></td></tr>

<tr><td>CRC_INIT bit 25</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[25]"><a href="#virtex5-GTX-bit-MAIN[2][28][36]">MAIN[2][28][36]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[25]"><a href="#virtex5-GTX-bit-MAIN[9][28][3]">MAIN[9][28][3]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[25]"><a href="#virtex5-GTX-bit-MAIN[17][28][27]">MAIN[17][28][27]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[25]"><a href="#virtex5-GTX-bit-MAIN[10][28][60]">MAIN[10][28][60]</a></td></tr>

<tr><td>CRC_INIT bit 26</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[26]"><a href="#virtex5-GTX-bit-MAIN[2][28][35]">MAIN[2][28][35]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[26]"><a href="#virtex5-GTX-bit-MAIN[9][29][1]">MAIN[9][29][1]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[26]"><a href="#virtex5-GTX-bit-MAIN[17][28][28]">MAIN[17][28][28]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[26]"><a href="#virtex5-GTX-bit-MAIN[10][29][62]">MAIN[10][29][62]</a></td></tr>

<tr><td>CRC_INIT bit 27</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[27]"><a href="#virtex5-GTX-bit-MAIN[2][28][32]">MAIN[2][28][32]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[27]"><a href="#virtex5-GTX-bit-MAIN[9][28][0]">MAIN[9][28][0]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[27]"><a href="#virtex5-GTX-bit-MAIN[17][28][31]">MAIN[17][28][31]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[27]"><a href="#virtex5-GTX-bit-MAIN[10][28][63]">MAIN[10][28][63]</a></td></tr>

<tr><td>CRC_INIT bit 28</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[28]"><a href="#virtex5-GTX-bit-MAIN[2][28][30]">MAIN[2][28][30]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[28]"><a href="#virtex5-GTX-bit-MAIN[8][29][63]">MAIN[8][29][63]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[28]"><a href="#virtex5-GTX-bit-MAIN[17][28][33]">MAIN[17][28][33]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[28]"><a href="#virtex5-GTX-bit-MAIN[11][29][0]">MAIN[11][29][0]</a></td></tr>

<tr><td>CRC_INIT bit 29</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[29]"><a href="#virtex5-GTX-bit-MAIN[2][28][28]">MAIN[2][28][28]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[29]"><a href="#virtex5-GTX-bit-MAIN[8][28][62]">MAIN[8][28][62]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[29]"><a href="#virtex5-GTX-bit-MAIN[17][28][35]">MAIN[17][28][35]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[29]"><a href="#virtex5-GTX-bit-MAIN[11][28][1]">MAIN[11][28][1]</a></td></tr>

<tr><td>CRC_INIT bit 30</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[30]"><a href="#virtex5-GTX-bit-MAIN[2][28][26]">MAIN[2][28][26]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[30]"><a href="#virtex5-GTX-bit-MAIN[8][29][61]">MAIN[8][29][61]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[30]"><a href="#virtex5-GTX-bit-MAIN[17][28][37]">MAIN[17][28][37]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[30]"><a href="#virtex5-GTX-bit-MAIN[11][29][2]">MAIN[11][29][2]</a></td></tr>

<tr><td>CRC_INIT bit 31</td><td id="virtex5-GTX-CRC32[0]-CRC_INIT[31]"><a href="#virtex5-GTX-bit-MAIN[2][28][24]">MAIN[2][28][24]</a></td><td id="virtex5-GTX-CRC32[1]-CRC_INIT[31]"><a href="#virtex5-GTX-bit-MAIN[8][28][60]">MAIN[8][28][60]</a></td><td id="virtex5-GTX-CRC32[2]-CRC_INIT[31]"><a href="#virtex5-GTX-bit-MAIN[17][28][39]">MAIN[17][28][39]</a></td><td id="virtex5-GTX-CRC32[3]-CRC_INIT[31]"><a href="#virtex5-GTX-bit-MAIN[11][28][3]">MAIN[11][28][3]</a></td></tr>

<tr><td>ENABLE64</td><td id="virtex5-GTX-CRC32[0]-ENABLE64"><a href="#virtex5-GTX-bit-MAIN[2][29][22]">MAIN[2][29][22]</a></td><td>-</td><td id="virtex5-GTX-CRC32[2]-ENABLE64"><a href="#virtex5-GTX-bit-MAIN[17][29][41]">MAIN[17][29][41]</a></td><td>-</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 GTX bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_IMUX_DELAY[0]</td><td>GTX_DUAL.TXDATA1[16]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[4]</td><td>GTX_DUAL.TXELECIDLE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[6]</td><td>GTX_DUAL.TXDIFFCTRL1[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[7]</td><td>GTX_DUAL.TXDIFFCTRL1[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[8]</td><td>GTX_DUAL.TXDIFFCTRL1[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[9]</td><td>GTX_DUAL.TXCHARDISPVAL1[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[11]</td><td>GTX_DUAL.GTXTEST[11]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[12]</td><td>GTX_DUAL.GTXTEST[10]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[13]</td><td>GTX_DUAL.GTXTEST[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[14]</td><td>GTX_DUAL.GTXTEST[12]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[15]</td><td>GTX_DUAL.TXBUFDIFFCTRL1[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[16]</td><td>GTX_DUAL.TXBUFDIFFCTRL1[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[17]</td><td>GTX_DUAL.TXBUFDIFFCTRL1[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[20]</td><td>CRC32[0].CRCIN[27]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[21]</td><td>CRC32[0].CRCIN[26]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[22]</td><td>CRC32[0].CRCIN[25]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[23]</td><td>CRC32[0].CRCIN[24]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[24]</td><td>CRC32[0].CRCIN[29]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[25]</td><td>CRC32[0].CRCIN[28]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[27]</td><td>GTX_DUAL.TXDATA1[18]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[29]</td><td>GTX_DUAL.TXDATA1[19]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[30]</td><td>GTX_DUAL.SCANINPCS1</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[31]</td><td>GTX_DUAL.TXDATA1[17]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[32]</td><td>GTX_DUAL.TXDATA1[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.TXDATA1[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[34]</td><td>GTX_DUAL.TXDATA1[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[35]</td><td>GTX_DUAL.TXDATA1[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[36]</td><td>GTX_DUAL.SCANMODE</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[37]</td><td>GTX_DUAL.TXSEQUENCE1[6]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[38]</td><td>GTX_DUAL.TXCHARDISPMODE1[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[41]</td><td>GTX_DUAL.TXSEQUENCE1[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[42]</td><td>CRC32[0].CRCIN[31]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[43]</td><td>CRC32[0].CRCIN[30]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[44]</td><td>GTX_DUAL.TXSEQUENCE1[5]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[45]</td><td>GTX_DUAL.TXSEQUENCE1[4]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[46]</td><td>GTX_DUAL.TXSEQUENCE1[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[47]</td><td>GTX_DUAL.TXDETECTRX1</td></tr>

<tr><td>CELL[0].OUT_BEL[0]</td><td>GTX_DUAL.TXGEARBOXREADY1</td></tr>

<tr><td>CELL[0].OUT_BEL[1]</td><td>CRC32[0].CRCOUT[29]</td></tr>

<tr><td>CELL[0].OUT_BEL[2]</td><td>GTX_DUAL.RXSTARTOFSEQ1</td></tr>

<tr><td>CELL[0].OUT_BEL[3]</td><td>CRC32[0].CRCOUT[23]</td></tr>

<tr><td>CELL[0].OUT_BEL[4]</td><td>CRC32[0].CRCOUT[31]</td></tr>

<tr><td>CELL[0].OUT_BEL[5]</td><td>CRC32[0].CRCOUT[28]</td></tr>

<tr><td>CELL[0].OUT_BEL[6]</td><td>GTX_DUAL.RXHEADER1[1]</td></tr>

<tr><td>CELL[0].OUT_BEL[7]</td><td>CRC32[0].CRCOUT[22]</td></tr>

<tr><td>CELL[0].OUT_BEL[11]</td><td>GTX_DUAL.RXHEADERVALID1</td></tr>

<tr><td>CELL[0].OUT_BEL[12]</td><td>GTX_DUAL.RXDATAVALID1</td></tr>

<tr><td>CELL[0].OUT_BEL[13]</td><td>CRC32[0].CRCOUT[27]</td></tr>

<tr><td>CELL[0].OUT_BEL[14]</td><td>CRC32[0].CRCOUT[25]</td></tr>

<tr><td>CELL[0].OUT_BEL[15]</td><td>CRC32[0].CRCOUT[21]</td></tr>

<tr><td>CELL[0].OUT_BEL[16]</td><td>GTX_DUAL.RXHEADER1[2]</td></tr>

<tr><td>CELL[0].OUT_BEL[17]</td><td>GTX_DUAL.RXHEADER1[0]</td></tr>

<tr><td>CELL[0].OUT_BEL[20]</td><td>CRC32[0].CRCOUT[24]</td></tr>

<tr><td>CELL[0].OUT_BEL[21]</td><td>CRC32[0].CRCOUT[20]</td></tr>

<tr><td>CELL[0].OUT_BEL[22]</td><td>CRC32[0].CRCOUT[30]</td></tr>

<tr><td>CELL[0].OUT_BEL[23]</td><td>CRC32[0].CRCOUT[26]</td></tr>

<tr><td>CELL[1].IMUX_CLK[1]</td><td>CRC32[0].CRCCLK</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[0]</td><td>GTX_DUAL.TXCOMTYPE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[1]</td><td>GTX_DUAL.TXCHARISK1[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[3]</td><td>GTX_DUAL.TXSEQUENCE1[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[6]</td><td>GTX_DUAL.TXDATA1[20]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[8]</td><td>GTX_DUAL.TXCHARDISPMODE1[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[10]</td><td>GTX_DUAL.TXENPRBSTST1[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[11]</td><td>GTX_DUAL.TXENPRBSTST1[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[12]</td><td>GTX_DUAL.TXBYPASS8B10B1[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[13]</td><td>GTX_DUAL.TXCHARISK1[2]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[18]</td><td>CRC32[0].CRCIN[23]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[19]</td><td>CRC32[0].CRCIN[22]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[20]</td><td>GTX_DUAL.TXDATA1[21]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[21]</td><td>GTX_DUAL.TXCHARDISPVAL1[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[22]</td><td>CRC32[0].CRCIN[17]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[23]</td><td>CRC32[0].CRCIN[16]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[24]</td><td>GTX_DUAL.TXPREEMPHASIS1[2]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[25]</td><td>GTX_DUAL.TXPREEMPHASIS1[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[26]</td><td>GTX_DUAL.TXPREEMPHASIS1[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[28]</td><td>GTX_DUAL.TXDATA1[23]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[32]</td><td>GTX_DUAL.TXDATA1[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.TXDATA1[5]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[34]</td><td>GTX_DUAL.TXDATA1[6]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[35]</td><td>GTX_DUAL.TXDATA1[7]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[37]</td><td>GTX_DUAL.TXCOMSTART1</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[39]</td><td>GTX_DUAL.TXDATA1[22]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[42]</td><td>CRC32[0].CRCIN[21]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[43]</td><td>CRC32[0].CRCIN[20]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[44]</td><td>CRC32[0].CRCIN[19]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[45]</td><td>CRC32[0].CRCIN[18]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[46]</td><td>GTX_DUAL.TXSEQUENCE1[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[47]</td><td>GTX_DUAL.TSTPWRDNOVRD1</td></tr>

<tr><td>CELL[1].OUT_BEL[1]</td><td>CRC32[0].CRCOUT[17]</td></tr>

<tr><td>CELL[1].OUT_BEL[2]</td><td>GTX_DUAL.TXBUFSTATUS1[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[4]</td><td>GTX_DUAL.RXDATA1[31]</td></tr>

<tr><td>CELL[1].OUT_BEL[5]</td><td>CRC32[0].CRCOUT[16]</td></tr>

<tr><td>CELL[1].OUT_BEL[6]</td><td>GTX_DUAL.RXDATA1[28]</td></tr>

<tr><td>CELL[1].OUT_BEL[7]</td><td>GTX_DUAL.TXKERR1[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[9]</td><td>GTX_DUAL.RXDATA1[30]</td></tr>

<tr><td>CELL[1].OUT_BEL[10]</td><td>GTX_DUAL.TXBUFSTATUS1[1]</td></tr>

<tr><td>CELL[1].OUT_BEL[11]</td><td>GTX_DUAL.TXRUNDISP1[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[12]</td><td>CRC32[0].CRCOUT[19]</td></tr>

<tr><td>CELL[1].OUT_BEL[13]</td><td>CRC32[0].CRCOUT[15]</td></tr>

<tr><td>CELL[1].OUT_BEL[14]</td><td>GTX_DUAL.TXKERR1[2]</td></tr>

<tr><td>CELL[1].OUT_BEL[15]</td><td>GTX_DUAL.RXDISPERR1[3]</td></tr>

<tr><td>CELL[1].OUT_BEL[16]</td><td>CRC32[0].CRCOUT[13]</td></tr>

<tr><td>CELL[1].OUT_BEL[17]</td><td>CRC32[0].CRCOUT[12]</td></tr>

<tr><td>CELL[1].OUT_BEL[18]</td><td>GTX_DUAL.TXRUNDISP1[2]</td></tr>

<tr><td>CELL[1].OUT_BEL[20]</td><td>GTX_DUAL.RXDATA1[29]</td></tr>

<tr><td>CELL[1].OUT_BEL[21]</td><td>GTX_DUAL.RXCHARISK1[3]</td></tr>

<tr><td>CELL[1].OUT_BEL[22]</td><td>CRC32[0].CRCOUT[18]</td></tr>

<tr><td>CELL[1].OUT_BEL[23]</td><td>CRC32[0].CRCOUT[14]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[2]</td><td>GTX_DUAL.TXPOLARITY1</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[5]</td><td>CRC32[0].CRCRESET</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[10]</td><td>GTX_DUAL.TXPREEMPHASIS1[3]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[12]</td><td>CRC32[0].CRCIN[13]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[13]</td><td>CRC32[0].CRCIN[12]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[14]</td><td>CRC32[0].CRCIN[11]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[15]</td><td>CRC32[0].CRCIN[10]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[16]</td><td>CRC32[0].CRCIN[9]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[17]</td><td>CRC32[0].CRCIN[8]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[20]</td><td>GTX_DUAL.TXCHARDISPMODE1[1]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[21]</td><td>GTX_DUAL.TXCHARDISPVAL1[1]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[24]</td><td>GTX_DUAL.TXBYPASS8B10B1[1]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[25]</td><td>GTX_DUAL.TXCHARISK1[1]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[27]</td><td>GTX_DUAL.TXDATA1[27]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[28]</td><td>GTX_DUAL.TXCHARDISPVAL1[3]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[30]</td><td>GTX_DUAL.TXDATA1[24]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[31]</td><td>GTX_DUAL.TXDATA1[25]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[32]</td><td>GTX_DUAL.TXDATA1[8]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.TXDATA1[9]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[34]</td><td>GTX_DUAL.TXDATA1[10]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[35]</td><td>GTX_DUAL.TXDATA1[11]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[36]</td><td>CRC32[0].CRCIN[15]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[37]</td><td>CRC32[0].CRCIN[14]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[38]</td><td>GTX_DUAL.TXDATA1[26]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[39]</td><td>GTX_DUAL.TXCHARISK1[3]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[40]</td><td>GTX_DUAL.TXCHARDISPMODE1[3]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[42]</td><td>GTX_DUAL.TXPOWERDOWN1[1]</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[43]</td><td>GTX_DUAL.TXPOWERDOWN1[0]</td></tr>

<tr><td>CELL[2].OUT_BEL[1]</td><td>CRC32[0].CRCOUT[9]</td></tr>

<tr><td>CELL[2].OUT_BEL[2]</td><td>GTX_DUAL.RXELECIDLE1</td></tr>

<tr><td>CELL[2].OUT_BEL[3]</td><td>GTX_DUAL.RXCHARISCOMMA1[3]</td></tr>

<tr><td>CELL[2].OUT_BEL[4]</td><td>GTX_DUAL.RXNOTINTABLE1[3]</td></tr>

<tr><td>CELL[2].OUT_BEL[5]</td><td>GTX_DUAL.TXRUNDISP1[1]</td></tr>

<tr><td>CELL[2].OUT_BEL[6]</td><td>CRC32[0].CRCOUT[4]</td></tr>

<tr><td>CELL[2].OUT_BEL[7]</td><td>GTX_DUAL.RXDATA1[25]</td></tr>

<tr><td>CELL[2].OUT_BEL[10]</td><td>GTX_DUAL.TXKERR1[3]</td></tr>

<tr><td>CELL[2].OUT_BEL[11]</td><td>GTX_DUAL.RXDATA1[24]</td></tr>

<tr><td>CELL[2].OUT_BEL[12]</td><td>CRC32[0].CRCOUT[11]</td></tr>

<tr><td>CELL[2].OUT_BEL[13]</td><td>CRC32[0].CRCOUT[8]</td></tr>

<tr><td>CELL[2].OUT_BEL[14]</td><td>CRC32[0].CRCOUT[6]</td></tr>

<tr><td>CELL[2].OUT_BEL[15]</td><td>GTX_DUAL.TXKERR1[1]</td></tr>

<tr><td>CELL[2].OUT_BEL[16]</td><td>GTX_DUAL.RXDATA1[26]</td></tr>

<tr><td>CELL[2].OUT_BEL[17]</td><td>GTX_DUAL.RXDISPERR1[2]</td></tr>

<tr><td>CELL[2].OUT_BEL[18]</td><td>GTX_DUAL.RXRUNDISP1[3]</td></tr>

<tr><td>CELL[2].OUT_BEL[19]</td><td>GTX_DUAL.RXDATA1[27]</td></tr>

<tr><td>CELL[2].OUT_BEL[20]</td><td>CRC32[0].CRCOUT[5]</td></tr>

<tr><td>CELL[2].OUT_BEL[21]</td><td>CRC32[0].CRCOUT[3]</td></tr>

<tr><td>CELL[2].OUT_BEL[22]</td><td>CRC32[0].CRCOUT[10]</td></tr>

<tr><td>CELL[2].OUT_BEL[23]</td><td>CRC32[0].CRCOUT[7]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[0]</td><td>GTX_DUAL.TXRESET1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[1]</td><td>GTX_DUAL.TXINHIBIT1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[4]</td><td>GTX_DUAL.TXDATAWIDTH1[0]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[5]</td><td>GTX_DUAL.TXDATAWIDTH1[1]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[7]</td><td>GTX_DUAL.TXHEADER1[2]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[8]</td><td>GTX_DUAL.TXSTARTSEQ1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[9]</td><td>GTX_DUAL.TXHEADER1[0]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[12]</td><td>CRC32[0].CRCIN[5]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[13]</td><td>CRC32[0].CRCIN[4]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[14]</td><td>CRC32[0].CRCIN[3]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[15]</td><td>CRC32[0].CRCIN[2]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[16]</td><td>CRC32[0].CRCIN[1]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[17]</td><td>CRC32[0].CRCIN[0]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[20]</td><td>GTX_DUAL.TXHEADER1[1]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[21]</td><td>CRC32[0].CRCDATAWIDTH[2], CRC32[1].CRCDATAWIDTH[2]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[22]</td><td>CRC32[0].CRCDATAVALID</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[23]</td><td>CRC32[0].CRCDATAWIDTH[1]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[30]</td><td>GTX_DUAL.TXDATA1[28]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[31]</td><td>GTX_DUAL.TXDATA1[29]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[32]</td><td>GTX_DUAL.TXDATA1[12]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.TXDATA1[13]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[34]</td><td>GTX_DUAL.TXDATA1[14]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[35]</td><td>GTX_DUAL.TXDATA1[15]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[36]</td><td>CRC32[0].CRCIN[7]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[37]</td><td>CRC32[0].CRCIN[6]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[38]</td><td>GTX_DUAL.TXDATA1[30]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[39]</td><td>GTX_DUAL.TXDATA1[31]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[40]</td><td>CRC32[0].CRCDATAWIDTH[0]</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[47]</td><td>GTX_DUAL.TXENC8B10BUSE1</td></tr>

<tr><td>CELL[3].OUT_BEL[0]</td><td>GTX_DUAL.RXSTATUS1[1]</td></tr>

<tr><td>CELL[3].OUT_BEL[2]</td><td>GTX_DUAL.RXCLKCORCNT1[0]</td></tr>

<tr><td>CELL[3].OUT_BEL[4]</td><td>CRC32[0].CRCOUT[1]</td></tr>

<tr><td>CELL[3].OUT_BEL[5]</td><td>GTX_DUAL.RXDATA1[22]</td></tr>

<tr><td>CELL[3].OUT_BEL[6]</td><td>CRC32[0].CRCOUT[0]</td></tr>

<tr><td>CELL[3].OUT_BEL[7]</td><td>GTX_DUAL.RXCHARISCOMMA1[2]</td></tr>

<tr><td>CELL[3].OUT_BEL[8]</td><td>GTX_DUAL.RXSTATUS1[2]</td></tr>

<tr><td>CELL[3].OUT_BEL[9]</td><td>GTX_DUAL.RXCLKCORCNT1[2]</td></tr>

<tr><td>CELL[3].OUT_BEL[10]</td><td>GTX_DUAL.RXCLKCORCNT1[1]</td></tr>

<tr><td>CELL[3].OUT_BEL[11]</td><td>GTX_DUAL.RXPRBSERR1</td></tr>

<tr><td>CELL[3].OUT_BEL[12]</td><td>GTX_DUAL.RXCHARISK1[2]</td></tr>

<tr><td>CELL[3].OUT_BEL[14]</td><td>GTX_DUAL.RXDATA1[20]</td></tr>

<tr><td>CELL[3].OUT_BEL[16]</td><td>GTX_DUAL.RXDATA1[19]</td></tr>

<tr><td>CELL[3].OUT_BEL[17]</td><td>GTX_DUAL.RXNOTINTABLE1[2]</td></tr>

<tr><td>CELL[3].OUT_BEL[18]</td><td>CRC32[0].CRCOUT[2]</td></tr>

<tr><td>CELL[3].OUT_BEL[19]</td><td>GTX_DUAL.RXSTATUS1[0]</td></tr>

<tr><td>CELL[3].OUT_BEL[20]</td><td>GTX_DUAL.RXRUNDISP1[2]</td></tr>

<tr><td>CELL[3].OUT_BEL[21]</td><td>GTX_DUAL.TXRUNDISP1[3]</td></tr>

<tr><td>CELL[3].OUT_BEL[22]</td><td>GTX_DUAL.RXDATA1[23]</td></tr>

<tr><td>CELL[3].OUT_BEL[23]</td><td>GTX_DUAL.RXDATA1[21]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[0]</td><td>GTX_DUAL.RXPOLARITY1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[1]</td><td>GTX_DUAL.RXENPCOMMAALIGN1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[2]</td><td>GTX_DUAL.RXENMCOMMAALIGN1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[3]</td><td>GTX_DUAL.RXSLIDE1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[5]</td><td>GTX_DUAL.RXENEQB1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[10]</td><td>GTX_DUAL.RXDATAWIDTH1[0]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[14]</td><td>GTX_DUAL.TXBYPASS8B10B1[3]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[15]</td><td>GTX_DUAL.RXDATAWIDTH1[1]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[17]</td><td>GTX_DUAL.RXCOMMADETUSE1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[20]</td><td>GTX_DUAL.TXBYPASS8B10B1[2]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[22]</td><td>GTX_DUAL.RXGEARBOXSLIP1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[24]</td><td>GTX_DUAL.RXENPRBSTST1[1]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[25]</td><td>GTX_DUAL.RXENPRBSTST1[0]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[27]</td><td>GTX_DUAL.DFECLKDLYADJ1[3]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[29]</td><td>GTX_DUAL.DFECLKDLYADJ1[1]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[31]</td><td>GTX_DUAL.DFECLKDLYADJ1[5]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[32]</td><td>GTX_DUAL.DFECLKDLYADJ1[4]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.RXENSAMPLEALIGN1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[34]</td><td>GTX_DUAL.DFECLKDLYADJ1[2]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[36]</td><td>CRC32[1].CRCIN[31]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[37]</td><td>CRC32[1].CRCIN[30]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[42]</td><td>CRC32[1].CRCIN[29]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[43]</td><td>CRC32[1].CRCIN[28]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[44]</td><td>CRC32[1].CRCIN[27]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[45]</td><td>CRC32[1].CRCIN[26]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[46]</td><td>CRC32[1].CRCIN[25]</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[47]</td><td>CRC32[1].CRCIN[24]</td></tr>

<tr><td>CELL[4].OUT_BEL[0]</td><td>GTX_DUAL.RESETDONE1</td></tr>

<tr><td>CELL[4].OUT_BEL[1]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR1[5]</td></tr>

<tr><td>CELL[4].OUT_BEL[2]</td><td>GTX_DUAL.RXDATA1[2]</td></tr>

<tr><td>CELL[4].OUT_BEL[3]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR1[2]</td></tr>

<tr><td>CELL[4].OUT_BEL[4]</td><td>GTX_DUAL.RXOVERSAMPLEERR1</td></tr>

<tr><td>CELL[4].OUT_BEL[6]</td><td>GTX_DUAL.RXBUFSTATUS1[0]</td></tr>

<tr><td>CELL[4].OUT_BEL[7]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR1[1]</td></tr>

<tr><td>CELL[4].OUT_BEL[9]</td><td>GTX_DUAL.RXDATA1[0]</td></tr>

<tr><td>CELL[4].OUT_BEL[10]</td><td>GTX_DUAL.RXDATA1[1]</td></tr>

<tr><td>CELL[4].OUT_BEL[11]</td><td>GTX_DUAL.RXDATA1[3]</td></tr>

<tr><td>CELL[4].OUT_BEL[12]</td><td>GTX_DUAL.RXDATA1[18]</td></tr>

<tr><td>CELL[4].OUT_BEL[13]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR1[4]</td></tr>

<tr><td>CELL[4].OUT_BEL[14]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR1[3]</td></tr>

<tr><td>CELL[4].OUT_BEL[15]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR1[0]</td></tr>

<tr><td>CELL[4].OUT_BEL[16]</td><td>GTX_DUAL.RXBUFSTATUS1[1]</td></tr>

<tr><td>CELL[4].OUT_BEL[17]</td><td>GTX_DUAL.PHYSTATUS1</td></tr>

<tr><td>CELL[4].OUT_BEL[18]</td><td>GTX_DUAL.RXDATA1[17]</td></tr>

<tr><td>CELL[4].OUT_BEL[19]</td><td>GTX_DUAL.RXBUFSTATUS1[2]</td></tr>

<tr><td>CELL[4].OUT_BEL[21]</td><td>CRC32[1].CRCOUT[31]</td></tr>

<tr><td>CELL[4].OUT_BEL[22]</td><td>GTX_DUAL.RXDATA1[16]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[0]</td><td>GTX_DUAL.RXEQMIX1[1]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[1]</td><td>GTX_DUAL.RXEQMIX1[0]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[2]</td><td>GTX_DUAL.RXEQPOLE1[3]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[3]</td><td>GTX_DUAL.RXEQPOLE1[2]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[4]</td><td>GTX_DUAL.RXEQPOLE1[1]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[5]</td><td>GTX_DUAL.RXEQPOLE1[0]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[11]</td><td>GTX_DUAL.DFETAP21[1]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[12]</td><td>GTX_DUAL.DFETAP11[4]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[13]</td><td>GTX_DUAL.GTXTEST[9]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[20]</td><td>GTX_DUAL.DFETAP21[4]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[22]</td><td>GTX_DUAL.DFETAP21[2]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[24]</td><td>GTX_DUAL.DFECLKDLYADJ1[0]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[25]</td><td>GTX_DUAL.DFETAP11[3]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[26]</td><td>GTX_DUAL.DFETAP11[2]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[27]</td><td>GTX_DUAL.DFETAP21[3]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[28]</td><td>GTX_DUAL.DFETAP11[0]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[29]</td><td>GTX_DUAL.DFETAP21[0]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.DFETAP11[1]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[36]</td><td>CRC32[1].CRCIN[23]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[37]</td><td>CRC32[1].CRCIN[22]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[42]</td><td>CRC32[1].CRCIN[21]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[43]</td><td>CRC32[1].CRCIN[20]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[44]</td><td>CRC32[1].CRCIN[19]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[45]</td><td>CRC32[1].CRCIN[18]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[46]</td><td>CRC32[1].CRCIN[17]</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[47]</td><td>CRC32[1].CRCIN[16]</td></tr>

<tr><td>CELL[5].OUT_BEL[0]</td><td>GTX_DUAL.RXBYTEISALIGNED1</td></tr>

<tr><td>CELL[5].OUT_BEL[2]</td><td>GTX_DUAL.RXDATA1[6]</td></tr>

<tr><td>CELL[5].OUT_BEL[4]</td><td>GTX_DUAL.RXNOTINTABLE1[0]</td></tr>

<tr><td>CELL[5].OUT_BEL[5]</td><td>CRC32[1].CRCOUT[29]</td></tr>

<tr><td>CELL[5].OUT_BEL[6]</td><td>GTX_DUAL.RXRUNDISP1[0]</td></tr>

<tr><td>CELL[5].OUT_BEL[7]</td><td>CRC32[1].CRCOUT[28]</td></tr>

<tr><td>CELL[5].OUT_BEL[8]</td><td>GTX_DUAL.RXCOMMADET1</td></tr>

<tr><td>CELL[5].OUT_BEL[9]</td><td>GTX_DUAL.RXDATA1[4]</td></tr>

<tr><td>CELL[5].OUT_BEL[10]</td><td>GTX_DUAL.RXDATA1[5]</td></tr>

<tr><td>CELL[5].OUT_BEL[11]</td><td>GTX_DUAL.RXDATA1[7]</td></tr>

<tr><td>CELL[5].OUT_BEL[12]</td><td>GTX_DUAL.DFEEYEDACMONITOR1[4]</td></tr>

<tr><td>CELL[5].OUT_BEL[13]</td><td>GTX_DUAL.DFEEYEDACMONITOR1[3]</td></tr>

<tr><td>CELL[5].OUT_BEL[14]</td><td>GTX_DUAL.DFEEYEDACMONITOR1[2]</td></tr>

<tr><td>CELL[5].OUT_BEL[15]</td><td>GTX_DUAL.DFEEYEDACMONITOR1[1]</td></tr>

<tr><td>CELL[5].OUT_BEL[16]</td><td>GTX_DUAL.RXCHARISK1[0]</td></tr>

<tr><td>CELL[5].OUT_BEL[17]</td><td>GTX_DUAL.RXCHARISCOMMA1[0]</td></tr>

<tr><td>CELL[5].OUT_BEL[18]</td><td>GTX_DUAL.RXBYTEREALIGN1</td></tr>

<tr><td>CELL[5].OUT_BEL[19]</td><td>GTX_DUAL.RXDISPERR1[0]</td></tr>

<tr><td>CELL[5].OUT_BEL[21]</td><td>CRC32[1].CRCOUT[27]</td></tr>

<tr><td>CELL[5].OUT_BEL[22]</td><td>CRC32[1].CRCOUT[30]</td></tr>

<tr><td>CELL[6].IMUX_CLK[1]</td><td>CRC32[1].CRCCLK</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[1]</td><td>GTX_DUAL.RXCHBONDI1[2]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[2]</td><td>GTX_DUAL.RXCHBONDI1[1]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[3]</td><td>GTX_DUAL.RXCHBONDI1[0]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[6]</td><td>GTX_DUAL.RXDEC8B10BUSE1</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[11]</td><td>GTX_DUAL.DFETAP41[3]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[12]</td><td>GTX_DUAL.TSTPWRDN1[4]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[13]</td><td>GTX_DUAL.TSTPWRDN1[3]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[14]</td><td>GTX_DUAL.TSTPWRDN1[2]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[15]</td><td>GTX_DUAL.TSTPWRDN1[1]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[16]</td><td>GTX_DUAL.TSTPWRDN1[0]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[23]</td><td>GTX_DUAL.RXCHBONDI1[3]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[24]</td><td>GTX_DUAL.RXENCHANSYNC1</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[31]</td><td>GTX_DUAL.DFETAP31[3]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[32]</td><td>GTX_DUAL.DFETAP31[2]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[34]</td><td>GTX_DUAL.DFETAP31[0]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[36]</td><td>CRC32[1].CRCIN[15]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[37]</td><td>CRC32[1].CRCIN[14]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[39]</td><td>GTX_DUAL.DFETAP31[1]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[42]</td><td>CRC32[1].CRCIN[13]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[43]</td><td>CRC32[1].CRCIN[12]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[44]</td><td>CRC32[1].CRCIN[11]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[45]</td><td>CRC32[1].CRCIN[10]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[46]</td><td>CRC32[1].CRCIN[9]</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[47]</td><td>CRC32[1].CRCIN[8]</td></tr>

<tr><td>CELL[6].OUT_BEL[0]</td><td>GTX_DUAL.RXVALID1</td></tr>

<tr><td>CELL[6].OUT_BEL[2]</td><td>GTX_DUAL.RXDATA1[10]</td></tr>

<tr><td>CELL[6].OUT_BEL[4]</td><td>GTX_DUAL.RXNOTINTABLE1[1]</td></tr>

<tr><td>CELL[6].OUT_BEL[5]</td><td>GTX_DUAL.DFETAP1MONITOR1[4]</td></tr>

<tr><td>CELL[6].OUT_BEL[6]</td><td>GTX_DUAL.RXRUNDISP1[1]</td></tr>

<tr><td>CELL[6].OUT_BEL[7]</td><td>GTX_DUAL.DFETAP1MONITOR1[2]</td></tr>

<tr><td>CELL[6].OUT_BEL[8]</td><td>GTX_DUAL.RXLOSSOFSYNC1[1]</td></tr>

<tr><td>CELL[6].OUT_BEL[9]</td><td>GTX_DUAL.RXDATA1[8]</td></tr>

<tr><td>CELL[6].OUT_BEL[10]</td><td>GTX_DUAL.RXDATA1[9]</td></tr>

<tr><td>CELL[6].OUT_BEL[11]</td><td>GTX_DUAL.RXDATA1[11]</td></tr>

<tr><td>CELL[6].OUT_BEL[12]</td><td>CRC32[1].CRCOUT[26]</td></tr>

<tr><td>CELL[6].OUT_BEL[14]</td><td>CRC32[1].CRCOUT[25]</td></tr>

<tr><td>CELL[6].OUT_BEL[15]</td><td>CRC32[1].CRCOUT[24]</td></tr>

<tr><td>CELL[6].OUT_BEL[16]</td><td>GTX_DUAL.RXCHARISK1[1]</td></tr>

<tr><td>CELL[6].OUT_BEL[17]</td><td>GTX_DUAL.RXCHARISCOMMA1[1]</td></tr>

<tr><td>CELL[6].OUT_BEL[18]</td><td>GTX_DUAL.DFEEYEDACMONITOR1[0]</td></tr>

<tr><td>CELL[6].OUT_BEL[19]</td><td>GTX_DUAL.RXDISPERR1[1]</td></tr>

<tr><td>CELL[6].OUT_BEL[21]</td><td>GTX_DUAL.DFETAP1MONITOR1[1]</td></tr>

<tr><td>CELL[6].OUT_BEL[22]</td><td>GTX_DUAL.RXLOSSOFSYNC1[0]</td></tr>

<tr><td>CELL[6].OUT_BEL[23]</td><td>GTX_DUAL.DFETAP1MONITOR1[3]</td></tr>

<tr><td>CELL[7].IMUX_CLK[1]</td><td>GTX_DUAL.DCLK</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[0]</td><td>GTX_DUAL.RXCDRRESET1</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[4]</td><td>GTX_DUAL.RXBUFRESET1</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[5]</td><td>GTX_DUAL.RXRESET1</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[8]</td><td>GTX_DUAL.RXPOWERDOWN1[1]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[9]</td><td>GTX_DUAL.RXPOWERDOWN1[0]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[18]</td><td>GTX_DUAL.LOOPBACK1[2]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[19]</td><td>GTX_DUAL.LOOPBACK1[1]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[20]</td><td>GTX_DUAL.LOOPBACK1[0]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[24]</td><td>GTX_DUAL.DFETAP41[2]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[25]</td><td>GTX_DUAL.DFETAP41[1]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[28]</td><td>GTX_DUAL.DFETAP41[0]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[34]</td><td>GTX_DUAL.RXENPMAPHASEALIGN1</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[36]</td><td>CRC32[1].CRCIN[7]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[37]</td><td>CRC32[1].CRCIN[6]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[40]</td><td>GTX_DUAL.RXPMASETPHASE1</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[42]</td><td>CRC32[1].CRCIN[5]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[43]</td><td>CRC32[1].CRCIN[4]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[44]</td><td>CRC32[1].CRCIN[3]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[45]</td><td>CRC32[1].CRCIN[2]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[46]</td><td>CRC32[1].CRCIN[1]</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[47]</td><td>CRC32[1].CRCIN[0]</td></tr>

<tr><td>CELL[7].OUT_BEL[0]</td><td>GTX_DUAL.RXCHBONDO1[1]</td></tr>

<tr><td>CELL[7].OUT_BEL[1]</td><td>GTX_DUAL.DFETAP2MONITOR1[4]</td></tr>

<tr><td>CELL[7].OUT_BEL[2]</td><td>GTX_DUAL.RXDATA1[14]</td></tr>

<tr><td>CELL[7].OUT_BEL[3]</td><td>CRC32[1].CRCOUT[22]</td></tr>

<tr><td>CELL[7].OUT_BEL[4]</td><td>GTX_DUAL.RXCHANREALIGN1</td></tr>

<tr><td>CELL[7].OUT_BEL[5]</td><td>GTX_DUAL.RXCHBONDO1[3]</td></tr>

<tr><td>CELL[7].OUT_BEL[6]</td><td>GTX_DUAL.RXCHANBONDSEQ1</td></tr>

<tr><td>CELL[7].OUT_BEL[7]</td><td>GTX_DUAL.SCANOUTPCS1</td></tr>

<tr><td>CELL[7].OUT_BEL[8]</td><td>GTX_DUAL.RXCHBONDO1[2]</td></tr>

<tr><td>CELL[7].OUT_BEL[9]</td><td>GTX_DUAL.RXDATA1[12]</td></tr>

<tr><td>CELL[7].OUT_BEL[10]</td><td>GTX_DUAL.RXDATA1[13]</td></tr>

<tr><td>CELL[7].OUT_BEL[11]</td><td>GTX_DUAL.RXDATA1[15]</td></tr>

<tr><td>CELL[7].OUT_BEL[12]</td><td>CRC32[1].CRCOUT[23]</td></tr>

<tr><td>CELL[7].OUT_BEL[13]</td><td>GTX_DUAL.DFETAP2MONITOR1[3]</td></tr>

<tr><td>CELL[7].OUT_BEL[14]</td><td>GTX_DUAL.DFETAP2MONITOR1[2]</td></tr>

<tr><td>CELL[7].OUT_BEL[16]</td><td>GTX_DUAL.DFETAP2MONITOR1[1]</td></tr>

<tr><td>CELL[7].OUT_BEL[17]</td><td>CRC32[1].CRCOUT[21]</td></tr>

<tr><td>CELL[7].OUT_BEL[18]</td><td>GTX_DUAL.RXCHANISALIGNED1</td></tr>

<tr><td>CELL[7].OUT_BEL[19]</td><td>GTX_DUAL.RXCHBONDO1[0]</td></tr>

<tr><td>CELL[7].OUT_BEL[20]</td><td>GTX_DUAL.RXRECCLK1</td></tr>

<tr><td>CELL[7].OUT_BEL[21]</td><td>CRC32[1].CRCOUT[20]</td></tr>

<tr><td>CELL[7].OUT_BEL[22]</td><td>GTX_DUAL.DFETAP1MONITOR1[0]</td></tr>

<tr><td>CELL[8].IMUX_CLK[0]</td><td>GTX_DUAL.TXUSRCLK21</td></tr>

<tr><td>CELL[8].IMUX_CLK[1]</td><td>GTX_DUAL.TXUSRCLK1</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[0]</td><td>CRC32[1].CRCRESET</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[2]</td><td>GTX_DUAL.PRBSCNTRESET1</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[11]</td><td>CRC32[1].CRCDATAWIDTH[0]</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[34]</td><td>CRC32[1].CRCDATAWIDTH[1]</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[35]</td><td>CRC32[1].CRCDATAVALID</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[44]</td><td>GTX_DUAL.DI[15]</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[45]</td><td>GTX_DUAL.DI[14]</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[46]</td><td>GTX_DUAL.DI[13]</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[47]</td><td>GTX_DUAL.DI[12]</td></tr>

<tr><td>CELL[8].OUT_BEL[0]</td><td>CRC32[1].CRCOUT[19]</td></tr>

<tr><td>CELL[8].OUT_BEL[1]</td><td>GTX_DUAL.SCANOUTPCSCOMMON</td></tr>

<tr><td>CELL[8].OUT_BEL[2]</td><td>CRC32[1].CRCOUT[13]</td></tr>

<tr><td>CELL[8].OUT_BEL[4]</td><td>GTX_DUAL.DFETAP3MONITOR1[3]</td></tr>

<tr><td>CELL[8].OUT_BEL[5]</td><td>CRC32[1].CRCOUT[18]</td></tr>

<tr><td>CELL[8].OUT_BEL[6]</td><td>CRC32[1].CRCOUT[12]</td></tr>

<tr><td>CELL[8].OUT_BEL[7]</td><td>GTX_DUAL.DFETAP3MONITOR1[1]</td></tr>

<tr><td>CELL[8].OUT_BEL[8]</td><td>GTX_DUAL.DO[15]</td></tr>

<tr><td>CELL[8].OUT_BEL[9]</td><td>CRC32[1].CRCOUT[17]</td></tr>

<tr><td>CELL[8].OUT_BEL[10]</td><td>CRC32[1].CRCOUT[15]</td></tr>

<tr><td>CELL[8].OUT_BEL[11]</td><td>CRC32[1].CRCOUT[11]</td></tr>

<tr><td>CELL[8].OUT_BEL[12]</td><td>GTX_DUAL.DO[14]</td></tr>

<tr><td>CELL[8].OUT_BEL[13]</td><td>GTX_DUAL.DO[12]</td></tr>

<tr><td>CELL[8].OUT_BEL[15]</td><td>CRC32[1].CRCOUT[10]</td></tr>

<tr><td>CELL[8].OUT_BEL[16]</td><td>CRC32[1].CRCOUT[14]</td></tr>

<tr><td>CELL[8].OUT_BEL[17]</td><td>CRC32[1].CRCOUT[9]</td></tr>

<tr><td>CELL[8].OUT_BEL[18]</td><td>GTX_DUAL.DO[13]</td></tr>

<tr><td>CELL[8].OUT_BEL[20]</td><td>GTX_DUAL.DFETAP3MONITOR1[2]</td></tr>

<tr><td>CELL[8].OUT_BEL[21]</td><td>GTX_DUAL.DFETAP3MONITOR1[0]</td></tr>

<tr><td>CELL[8].OUT_BEL[22]</td><td>GTX_DUAL.DFETAP2MONITOR1[0]</td></tr>

<tr><td>CELL[8].OUT_BEL[23]</td><td>CRC32[1].CRCOUT[16]</td></tr>

<tr><td>CELL[9].IMUX_CLK[0]</td><td>GTX_DUAL.RXUSRCLK21</td></tr>

<tr><td>CELL[9].IMUX_CLK[1]</td><td>GTX_DUAL.RXUSRCLK1</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[3]</td><td>GTX_DUAL.PMAAMUX[0]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[4]</td><td>GTX_DUAL.PMAAMUX[1]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[5]</td><td>GTX_DUAL.PMAAMUX[2]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[8]</td><td>GTX_DUAL.PLLLKDETEN</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[16]</td><td>GTX_DUAL.GTXTEST[2]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[17]</td><td>GTX_DUAL.GTXTEST[3]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[18]</td><td>GTX_DUAL.REFCLKPWRDNB</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[19]</td><td>GTX_DUAL.DWE</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[20]</td><td>GTX_DUAL.TXENPMAPHASEALIGN1</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[26]</td><td>GTX_DUAL.DADDR[6]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[27]</td><td>GTX_DUAL.DADDR[5]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[28]</td><td>GTX_DUAL.DADDR[4]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[29]</td><td>GTX_DUAL.DADDR[3]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.TXPMASETPHASE1</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[42]</td><td>GTX_DUAL.DI[11]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[43]</td><td>GTX_DUAL.DI[10]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[44]</td><td>GTX_DUAL.DI[9]</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[45]</td><td>GTX_DUAL.DI[8]</td></tr>

<tr><td>CELL[9].OUT_BEL[0]</td><td>CRC32[1].CRCOUT[5]</td></tr>

<tr><td>CELL[9].OUT_BEL[2]</td><td>GTX_DUAL.TXOUTCLK1</td></tr>

<tr><td>CELL[9].OUT_BEL[3]</td><td>CRC32[1].CRCOUT[1]</td></tr>

<tr><td>CELL[9].OUT_BEL[4]</td><td>CRC32[1].CRCOUT[4]</td></tr>

<tr><td>CELL[9].OUT_BEL[5]</td><td>GTX_DUAL.DFETAP4MONITOR1[3]</td></tr>

<tr><td>CELL[9].OUT_BEL[6]</td><td>GTX_DUAL.DO[9]</td></tr>

<tr><td>CELL[9].OUT_BEL[7]</td><td>GTX_DUAL.DFESENSCAL1[0]</td></tr>

<tr><td>CELL[9].OUT_BEL[8]</td><td>CRC32[1].CRCOUT[8]</td></tr>

<tr><td>CELL[9].OUT_BEL[9]</td><td>GTX_DUAL.DFESENSCAL1[1]</td></tr>

<tr><td>CELL[9].OUT_BEL[10]</td><td>GTX_DUAL.DO[11]</td></tr>

<tr><td>CELL[9].OUT_BEL[11]</td><td>CRC32[1].CRCOUT[0]</td></tr>

<tr><td>CELL[9].OUT_BEL[12]</td><td>CRC32[1].CRCOUT[7]</td></tr>

<tr><td>CELL[9].OUT_BEL[13]</td><td>CRC32[1].CRCOUT[3]</td></tr>

<tr><td>CELL[9].OUT_BEL[14]</td><td>CRC32[1].CRCOUT[2]</td></tr>

<tr><td>CELL[9].OUT_BEL[15]</td><td>GTX_DUAL.DRDY</td></tr>

<tr><td>CELL[9].OUT_BEL[16]</td><td>GTX_DUAL.DFETAP4MONITOR1[1]</td></tr>

<tr><td>CELL[9].OUT_BEL[17]</td><td>GTX_DUAL.DFETAP4MONITOR1[0]</td></tr>

<tr><td>CELL[9].OUT_BEL[18]</td><td>CRC32[1].CRCOUT[6]</td></tr>

<tr><td>CELL[9].OUT_BEL[19]</td><td>GTX_DUAL.DFETAP4MONITOR1[2]</td></tr>

<tr><td>CELL[9].OUT_BEL[20]</td><td>GTX_DUAL.DO[10]</td></tr>

<tr><td>CELL[9].OUT_BEL[21]</td><td>GTX_DUAL.DO[8]</td></tr>

<tr><td>CELL[9].OUT_BEL[22]</td><td>GTX_DUAL.DFESENSCAL1[2]</td></tr>

<tr><td>CELL[9].OUT_BEL[23]</td><td>GTX_DUAL.PLLLKDET</td></tr>

<tr><td>CELL[10].IMUX_CLK[0]</td><td>GTX_DUAL.RXUSRCLK0</td></tr>

<tr><td>CELL[10].IMUX_CLK[1]</td><td>GTX_DUAL.RXUSRCLK20</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[0]</td><td>GTX_DUAL.DI[7]</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[1]</td><td>GTX_DUAL.DI[6]</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[2]</td><td>GTX_DUAL.DI[5]</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[3]</td><td>GTX_DUAL.DI[4]</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[6]</td><td>GTX_DUAL.INTDATAWIDTH</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[12]</td><td>GTX_DUAL.PMATSTCLKSEL[2]</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[13]</td><td>GTX_DUAL.PMATSTCLKSEL[1]</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[14]</td><td>GTX_DUAL.PMATSTCLKSEL[0]</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[16]</td><td>GTX_DUAL.TXENPMAPHASEALIGN0</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[17]</td><td>GTX_DUAL.TXPMASETPHASE0</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[24]</td><td>GTX_DUAL.DADDR[2]</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[31]</td><td>GTX_DUAL.DADDR[1]</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[32]</td><td>GTX_DUAL.DADDR[0]</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.GTXTEST[13]</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[36]</td><td>GTX_DUAL.PLLPOWERDOWN</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[39]</td><td>GTX_DUAL.DEN</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[40]</td><td>GTX_DUAL.GTXTEST[8]</td></tr>

<tr><td>CELL[10].OUT_BEL[0]</td><td>GTX_DUAL.DO[6]</td></tr>

<tr><td>CELL[10].OUT_BEL[1]</td><td>GTX_DUAL.DFETAP4MONITOR0[0]</td></tr>

<tr><td>CELL[10].OUT_BEL[2]</td><td>CRC32[3].CRCOUT[3]</td></tr>

<tr><td>CELL[10].OUT_BEL[3]</td><td>GTX_DUAL.DFETAP4MONITOR0[3]</td></tr>

<tr><td>CELL[10].OUT_BEL[4]</td><td>CRC32[3].CRCOUT[0]</td></tr>

<tr><td>CELL[10].OUT_BEL[6]</td><td>CRC32[3].CRCOUT[4]</td></tr>

<tr><td>CELL[10].OUT_BEL[7]</td><td>CRC32[3].CRCOUT[5]</td></tr>

<tr><td>CELL[10].OUT_BEL[8]</td><td>GTX_DUAL.REFCLKOUT</td></tr>

<tr><td>CELL[10].OUT_BEL[9]</td><td>GTX_DUAL.DO[5]</td></tr>

<tr><td>CELL[10].OUT_BEL[10]</td><td>GTX_DUAL.DO[4]</td></tr>

<tr><td>CELL[10].OUT_BEL[11]</td><td>CRC32[3].CRCOUT[6]</td></tr>

<tr><td>CELL[10].OUT_BEL[12]</td><td>GTX_DUAL.DO[7]</td></tr>

<tr><td>CELL[10].OUT_BEL[13]</td><td>GTX_DUAL.TXOUTCLK0</td></tr>

<tr><td>CELL[10].OUT_BEL[14]</td><td>GTX_DUAL.DFETAP4MONITOR0[1]</td></tr>

<tr><td>CELL[10].OUT_BEL[15]</td><td>CRC32[3].CRCOUT[7]</td></tr>

<tr><td>CELL[10].OUT_BEL[16]</td><td>CRC32[3].CRCOUT[2]</td></tr>

<tr><td>CELL[10].OUT_BEL[17]</td><td>GTX_DUAL.DFESENSCAL0[2]</td></tr>

<tr><td>CELL[10].OUT_BEL[18]</td><td>GTX_DUAL.DFESENSCAL0[0]</td></tr>

<tr><td>CELL[10].OUT_BEL[19]</td><td>GTX_DUAL.DFESENSCAL0[1]</td></tr>

<tr><td>CELL[10].OUT_BEL[20]</td><td>GTX_DUAL.DFETAP4MONITOR0[2]</td></tr>

<tr><td>CELL[10].OUT_BEL[21]</td><td>CRC32[3].CRCOUT[8]</td></tr>

<tr><td>CELL[10].OUT_BEL[22]</td><td>GTX_DUAL.PMATSTCLK</td></tr>

<tr><td>CELL[10].OUT_BEL[23]</td><td>CRC32[3].CRCOUT[1]</td></tr>

<tr><td>CELL[10].MGT_ROW_O[0]</td><td>GTX_DUAL.RXRECCLK0</td></tr>

<tr><td>CELL[10].MGT_ROW_O[1]</td><td>GTX_DUAL.RXRECCLK1</td></tr>

<tr><td>CELL[10].MGT_ROW_O[2]</td><td>GTX_DUAL.REFCLKOUT</td></tr>

<tr><td>CELL[10].MGT_ROW_O[3]</td><td>GTX_DUAL.TXOUTCLK0</td></tr>

<tr><td>CELL[10].MGT_ROW_O[4]</td><td>GTX_DUAL.TXOUTCLK1</td></tr>

<tr><td>CELL[11].IMUX_CLK[0]</td><td>GTX_DUAL.TXUSRCLK0</td></tr>

<tr><td>CELL[11].IMUX_CLK[1]</td><td>GTX_DUAL.TXUSRCLK20</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[0]</td><td>GTX_DUAL.DI[3]</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[1]</td><td>GTX_DUAL.DI[2]</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[2]</td><td>GTX_DUAL.DI[1]</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[3]</td><td>GTX_DUAL.DI[0]</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[5]</td><td>CRC32[3].CRCRESET</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[13]</td><td>CRC32[3].CRCDATAWIDTH[1]</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[24]</td><td>CRC32[3].CRCDATAWIDTH[0]</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[29]</td><td>GTX_DUAL.SCANINPCSCOMMON</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[30]</td><td>CRC32[3].CRCDATAVALID</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[36]</td><td>GTX_DUAL.GTXRESET</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[45]</td><td>GTX_DUAL.PRBSCNTRESET0</td></tr>

<tr><td>CELL[11].OUT_BEL[1]</td><td>GTX_DUAL.DFETAP3MONITOR0[2]</td></tr>

<tr><td>CELL[11].OUT_BEL[3]</td><td>CRC32[3].CRCOUT[18]</td></tr>

<tr><td>CELL[11].OUT_BEL[4]</td><td>CRC32[3].CRCOUT[10]</td></tr>

<tr><td>CELL[11].OUT_BEL[5]</td><td>CRC32[3].CRCOUT[12]</td></tr>

<tr><td>CELL[11].OUT_BEL[7]</td><td>CRC32[3].CRCOUT[19]</td></tr>

<tr><td>CELL[11].OUT_BEL[8]</td><td>GTX_DUAL.DFETAP3MONITOR0[0]</td></tr>

<tr><td>CELL[11].OUT_BEL[10]</td><td>CRC32[3].CRCOUT[16]</td></tr>

<tr><td>CELL[11].OUT_BEL[11]</td><td>GTX_DUAL.DFETAP3MONITOR0[3]</td></tr>

<tr><td>CELL[11].OUT_BEL[12]</td><td>CRC32[3].CRCOUT[9]</td></tr>

<tr><td>CELL[11].OUT_BEL[13]</td><td>CRC32[3].CRCOUT[13]</td></tr>

<tr><td>CELL[11].OUT_BEL[14]</td><td>GTX_DUAL.DO[3]</td></tr>

<tr><td>CELL[11].OUT_BEL[15]</td><td>GTX_DUAL.DO[2]</td></tr>

<tr><td>CELL[11].OUT_BEL[16]</td><td>CRC32[3].CRCOUT[17]</td></tr>

<tr><td>CELL[11].OUT_BEL[17]</td><td>GTX_DUAL.DO[1]</td></tr>

<tr><td>CELL[11].OUT_BEL[18]</td><td>GTX_DUAL.DFETAP3MONITOR0[1]</td></tr>

<tr><td>CELL[11].OUT_BEL[19]</td><td>CRC32[3].CRCOUT[14]</td></tr>

<tr><td>CELL[11].OUT_BEL[21]</td><td>GTX_DUAL.DO[0]</td></tr>

<tr><td>CELL[11].OUT_BEL[22]</td><td>CRC32[3].CRCOUT[11]</td></tr>

<tr><td>CELL[11].OUT_BEL[23]</td><td>CRC32[3].CRCOUT[15]</td></tr>

<tr><td>CELL[12].IMUX_CLK[0]</td><td>GTX_DUAL.GREFCLK</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[0]</td><td>CRC32[3].CRCIN[0]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[1]</td><td>CRC32[3].CRCIN[1]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[2]</td><td>CRC32[3].CRCIN[2]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[7]</td><td>GTX_DUAL.RXPMASETPHASE0</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[9]</td><td>CRC32[3].CRCIN[3]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[10]</td><td>CRC32[3].CRCIN[6]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[11]</td><td>CRC32[3].CRCIN[7]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[13]</td><td>GTX_DUAL.RXENPMAPHASEALIGN0</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[15]</td><td>GTX_DUAL.LOOPBACK0[0]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[16]</td><td>GTX_DUAL.LOOPBACK0[1]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[17]</td><td>GTX_DUAL.LOOPBACK0[2]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[35]</td><td>CRC32[3].CRCIN[5]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[37]</td><td>GTX_DUAL.DFETAP40[0]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[38]</td><td>GTX_DUAL.RXPOWERDOWN0[0]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[39]</td><td>GTX_DUAL.RXPOWERDOWN0[1]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[40]</td><td>GTX_DUAL.DFETAP40[1]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[41]</td><td>GTX_DUAL.DFETAP40[2]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[42]</td><td>GTX_DUAL.RXRESET0</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[43]</td><td>GTX_DUAL.RXBUFRESET0</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[45]</td><td>CRC32[3].CRCIN[4]</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[47]</td><td>GTX_DUAL.RXCDRRESET0</td></tr>

<tr><td>CELL[12].OUT_BEL[1]</td><td>GTX_DUAL.RXCHANBONDSEQ0</td></tr>

<tr><td>CELL[12].OUT_BEL[2]</td><td>GTX_DUAL.DFETAP2MONITOR0[3]</td></tr>

<tr><td>CELL[12].OUT_BEL[3]</td><td>GTX_DUAL.RXCHANREALIGN0</td></tr>

<tr><td>CELL[12].OUT_BEL[4]</td><td>CRC32[3].CRCOUT[22]</td></tr>

<tr><td>CELL[12].OUT_BEL[5]</td><td>GTX_DUAL.RXDATA0[14]</td></tr>

<tr><td>CELL[12].OUT_BEL[6]</td><td>GTX_DUAL.DFETAP2MONITOR0[4]</td></tr>

<tr><td>CELL[12].OUT_BEL[7]</td><td>GTX_DUAL.RXCHBONDO0[1]</td></tr>

<tr><td>CELL[12].OUT_BEL[8]</td><td>CRC32[3].CRCOUT[20]</td></tr>

<tr><td>CELL[12].OUT_BEL[10]</td><td>GTX_DUAL.SCANOUTPCS0</td></tr>

<tr><td>CELL[12].OUT_BEL[11]</td><td>GTX_DUAL.RXCHBONDO0[3]</td></tr>

<tr><td>CELL[12].OUT_BEL[12]</td><td>GTX_DUAL.DFETAP2MONITOR0[0]</td></tr>

<tr><td>CELL[12].OUT_BEL[13]</td><td>GTX_DUAL.RXRECCLK0</td></tr>

<tr><td>CELL[12].OUT_BEL[14]</td><td>GTX_DUAL.RXCHBONDO0[0]</td></tr>

<tr><td>CELL[12].OUT_BEL[15]</td><td>GTX_DUAL.RXCHANISALIGNED0</td></tr>

<tr><td>CELL[12].OUT_BEL[16]</td><td>GTX_DUAL.DFETAP2MONITOR0[2]</td></tr>

<tr><td>CELL[12].OUT_BEL[17]</td><td>CRC32[3].CRCOUT[23]</td></tr>

<tr><td>CELL[12].OUT_BEL[18]</td><td>CRC32[3].CRCOUT[21]</td></tr>

<tr><td>CELL[12].OUT_BEL[19]</td><td>GTX_DUAL.DFETAP2MONITOR0[1]</td></tr>

<tr><td>CELL[12].OUT_BEL[20]</td><td>GTX_DUAL.RXDATA0[12]</td></tr>

<tr><td>CELL[12].OUT_BEL[21]</td><td>GTX_DUAL.RXCHBONDO0[2]</td></tr>

<tr><td>CELL[12].OUT_BEL[22]</td><td>GTX_DUAL.RXDATA0[15]</td></tr>

<tr><td>CELL[12].OUT_BEL[23]</td><td>GTX_DUAL.RXDATA0[13]</td></tr>

<tr><td>CELL[13].IMUX_CLK[0]</td><td>CRC32[3].CRCCLK</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[4]</td><td>CRC32[3].CRCIN[12]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[5]</td><td>CRC32[3].CRCIN[13]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[6]</td><td>CRC32[3].CRCIN[8]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[7]</td><td>CRC32[3].CRCIN[9]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[8]</td><td>CRC32[3].CRCIN[10]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[9]</td><td>CRC32[3].CRCIN[11]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[10]</td><td>CRC32[3].CRCIN[14]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[11]</td><td>CRC32[3].CRCIN[15]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[23]</td><td>GTX_DUAL.RXENCHANSYNC0</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[25]</td><td>GTX_DUAL.DFETAP30[0]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[26]</td><td>GTX_DUAL.DFETAP30[1]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[27]</td><td>GTX_DUAL.DFETAP30[2]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[28]</td><td>GTX_DUAL.DFETAP30[3]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[31]</td><td>GTX_DUAL.TSTPWRDN0[0]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[32]</td><td>GTX_DUAL.TSTPWRDN0[1]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.TSTPWRDN0[2]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[34]</td><td>GTX_DUAL.TSTPWRDN0[3]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[35]</td><td>GTX_DUAL.TSTPWRDN0[4]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[36]</td><td>GTX_DUAL.DFETAP40[3]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[41]</td><td>GTX_DUAL.RXDEC8B10BUSE0</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[43]</td><td>GTX_DUAL.RXCHBONDI0[3]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[44]</td><td>GTX_DUAL.RXCHBONDI0[0]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[45]</td><td>GTX_DUAL.RXCHBONDI0[1]</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[46]</td><td>GTX_DUAL.RXCHBONDI0[2]</td></tr>

<tr><td>CELL[13].OUT_BEL[0]</td><td>GTX_DUAL.DFETAP1MONITOR0[1]</td></tr>

<tr><td>CELL[13].OUT_BEL[1]</td><td>GTX_DUAL.RXRUNDISP0[1]</td></tr>

<tr><td>CELL[13].OUT_BEL[3]</td><td>GTX_DUAL.RXNOTINTABLE0[1]</td></tr>

<tr><td>CELL[13].OUT_BEL[5]</td><td>GTX_DUAL.RXDATA0[10]</td></tr>

<tr><td>CELL[13].OUT_BEL[6]</td><td>GTX_DUAL.DFETAP1MONITOR0[3]</td></tr>

<tr><td>CELL[13].OUT_BEL[7]</td><td>GTX_DUAL.RXVALID0</td></tr>

<tr><td>CELL[13].OUT_BEL[8]</td><td>GTX_DUAL.DFETAP1MONITOR0[0]</td></tr>

<tr><td>CELL[13].OUT_BEL[11]</td><td>GTX_DUAL.RXLOSSOFSYNC0[0]</td></tr>

<tr><td>CELL[13].OUT_BEL[12]</td><td>GTX_DUAL.RXCHARISCOMMA0[1]</td></tr>

<tr><td>CELL[13].OUT_BEL[13]</td><td>GTX_DUAL.RXCHARISK0[1]</td></tr>

<tr><td>CELL[13].OUT_BEL[14]</td><td>GTX_DUAL.RXDISPERR0[1]</td></tr>

<tr><td>CELL[13].OUT_BEL[15]</td><td>GTX_DUAL.DFETAP1MONITOR0[4]</td></tr>

<tr><td>CELL[13].OUT_BEL[16]</td><td>GTX_DUAL.DFETAP1MONITOR0[2]</td></tr>

<tr><td>CELL[13].OUT_BEL[17]</td><td>CRC32[3].CRCOUT[26]</td></tr>

<tr><td>CELL[13].OUT_BEL[18]</td><td>CRC32[3].CRCOUT[24]</td></tr>

<tr><td>CELL[13].OUT_BEL[19]</td><td>CRC32[3].CRCOUT[25]</td></tr>

<tr><td>CELL[13].OUT_BEL[20]</td><td>GTX_DUAL.RXDATA0[8]</td></tr>

<tr><td>CELL[13].OUT_BEL[21]</td><td>GTX_DUAL.RXLOSSOFSYNC0[1]</td></tr>

<tr><td>CELL[13].OUT_BEL[22]</td><td>GTX_DUAL.RXDATA0[11]</td></tr>

<tr><td>CELL[13].OUT_BEL[23]</td><td>GTX_DUAL.RXDATA0[9]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[4]</td><td>CRC32[3].CRCIN[20]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[5]</td><td>CRC32[3].CRCIN[21]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[6]</td><td>CRC32[3].CRCIN[16]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[7]</td><td>CRC32[3].CRCIN[17]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[8]</td><td>CRC32[3].CRCIN[18]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[9]</td><td>CRC32[3].CRCIN[19]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[10]</td><td>CRC32[3].CRCIN[22]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[11]</td><td>CRC32[3].CRCIN[23]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[12]</td><td>GTX_DUAL.DFETAP20[0]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[22]</td><td>GTX_DUAL.GTXTEST[4]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[23]</td><td>GTX_DUAL.DFECLKDLYADJ0[0]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[26]</td><td>GTX_DUAL.DFETAP10[1]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[31]</td><td>GTX_DUAL.DFETAP10[0]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.DFETAP10[2]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[34]</td><td>GTX_DUAL.DFETAP10[3]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[35]</td><td>GTX_DUAL.DFETAP10[4]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[36]</td><td>GTX_DUAL.DFETAP20[1]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[37]</td><td>GTX_DUAL.DFETAP20[2]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[38]</td><td>GTX_DUAL.DFETAP20[3]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[39]</td><td>GTX_DUAL.DFETAP20[4]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[42]</td><td>GTX_DUAL.RXEQPOLE0[0]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[43]</td><td>GTX_DUAL.RXEQPOLE0[1]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[44]</td><td>GTX_DUAL.RXEQPOLE0[2]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[45]</td><td>GTX_DUAL.RXEQPOLE0[3]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[46]</td><td>GTX_DUAL.RXEQMIX0[0]</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[47]</td><td>GTX_DUAL.RXEQMIX0[1]</td></tr>

<tr><td>CELL[14].OUT_BEL[0]</td><td>GTX_DUAL.DFEEYEDACMONITOR0[0]</td></tr>

<tr><td>CELL[14].OUT_BEL[1]</td><td>GTX_DUAL.RXRUNDISP0[0]</td></tr>

<tr><td>CELL[14].OUT_BEL[2]</td><td>GTX_DUAL.DFEEYEDACMONITOR0[3]</td></tr>

<tr><td>CELL[14].OUT_BEL[3]</td><td>GTX_DUAL.RXNOTINTABLE0[0]</td></tr>

<tr><td>CELL[14].OUT_BEL[4]</td><td>CRC32[3].CRCOUT[28]</td></tr>

<tr><td>CELL[14].OUT_BEL[5]</td><td>GTX_DUAL.RXDATA0[6]</td></tr>

<tr><td>CELL[14].OUT_BEL[6]</td><td>CRC32[3].CRCOUT[29]</td></tr>

<tr><td>CELL[14].OUT_BEL[7]</td><td>GTX_DUAL.RXBYTEISALIGNED0</td></tr>

<tr><td>CELL[14].OUT_BEL[12]</td><td>GTX_DUAL.RXCHARISCOMMA0[0]</td></tr>

<tr><td>CELL[14].OUT_BEL[13]</td><td>GTX_DUAL.RXCHARISK0[0]</td></tr>

<tr><td>CELL[14].OUT_BEL[14]</td><td>GTX_DUAL.RXDISPERR0[0]</td></tr>

<tr><td>CELL[14].OUT_BEL[15]</td><td>GTX_DUAL.RXBYTEREALIGN0</td></tr>

<tr><td>CELL[14].OUT_BEL[16]</td><td>GTX_DUAL.DFEEYEDACMONITOR0[2]</td></tr>

<tr><td>CELL[14].OUT_BEL[17]</td><td>CRC32[3].CRCOUT[30]</td></tr>

<tr><td>CELL[14].OUT_BEL[18]</td><td>CRC32[3].CRCOUT[27]</td></tr>

<tr><td>CELL[14].OUT_BEL[19]</td><td>GTX_DUAL.DFEEYEDACMONITOR0[1]</td></tr>

<tr><td>CELL[14].OUT_BEL[20]</td><td>GTX_DUAL.RXDATA0[4]</td></tr>

<tr><td>CELL[14].OUT_BEL[21]</td><td>GTX_DUAL.RXCOMMADET0</td></tr>

<tr><td>CELL[14].OUT_BEL[22]</td><td>GTX_DUAL.RXDATA0[7]</td></tr>

<tr><td>CELL[14].OUT_BEL[23]</td><td>GTX_DUAL.RXDATA0[5]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[4]</td><td>CRC32[3].CRCIN[28]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[5]</td><td>CRC32[3].CRCIN[29]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[6]</td><td>CRC32[3].CRCIN[24]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[7]</td><td>CRC32[3].CRCIN[25]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[8]</td><td>CRC32[3].CRCIN[26]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[9]</td><td>CRC32[3].CRCIN[27]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[10]</td><td>CRC32[3].CRCIN[30]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[11]</td><td>CRC32[3].CRCIN[31]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[14]</td><td>GTX_DUAL.RXENSAMPLEALIGN0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[17]</td><td>GTX_DUAL.RXGEARBOXSLIP0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[18]</td><td>GTX_DUAL.RXDATAWIDTH0[1]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[19]</td><td>GTX_DUAL.DFECLKDLYADJ0[2]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[21]</td><td>GTX_DUAL.TXBYPASS8B10B0[3]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[27]</td><td>GTX_DUAL.TXBYPASS8B10B0[2]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[28]</td><td>GTX_DUAL.RXENPRBSTST0[0]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[29]</td><td>GTX_DUAL.RXENPRBSTST0[1]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[30]</td><td>GTX_DUAL.RXCOMMADETUSE0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[36]</td><td>GTX_DUAL.DFECLKDLYADJ0[1]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[37]</td><td>GTX_DUAL.RXDATAWIDTH0[0]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[38]</td><td>GTX_DUAL.DFECLKDLYADJ0[3]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[39]</td><td>GTX_DUAL.DFECLKDLYADJ0[4]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[40]</td><td>GTX_DUAL.DFECLKDLYADJ0[5]</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[41]</td><td>GTX_DUAL.RXPOLARITY0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[42]</td><td>GTX_DUAL.RXENEQB0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[44]</td><td>GTX_DUAL.RXSLIDE0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[45]</td><td>GTX_DUAL.RXENMCOMMAALIGN0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[46]</td><td>GTX_DUAL.RXENPCOMMAALIGN0</td></tr>

<tr><td>CELL[15].OUT_BEL[0]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR0[1]</td></tr>

<tr><td>CELL[15].OUT_BEL[1]</td><td>GTX_DUAL.RXBUFSTATUS0[0]</td></tr>

<tr><td>CELL[15].OUT_BEL[3]</td><td>GTX_DUAL.RXOVERSAMPLEERR0</td></tr>

<tr><td>CELL[15].OUT_BEL[4]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR0[0]</td></tr>

<tr><td>CELL[15].OUT_BEL[5]</td><td>GTX_DUAL.RXDATA0[2]</td></tr>

<tr><td>CELL[15].OUT_BEL[6]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR0[4]</td></tr>

<tr><td>CELL[15].OUT_BEL[7]</td><td>GTX_DUAL.RESETDONE0</td></tr>

<tr><td>CELL[15].OUT_BEL[8]</td><td>GTX_DUAL.DFEEYEDACMONITOR0[4]</td></tr>

<tr><td>CELL[15].OUT_BEL[12]</td><td>GTX_DUAL.PHYSTATUS0</td></tr>

<tr><td>CELL[15].OUT_BEL[13]</td><td>GTX_DUAL.RXBUFSTATUS0[1]</td></tr>

<tr><td>CELL[15].OUT_BEL[14]</td><td>GTX_DUAL.RXBUFSTATUS0[2]</td></tr>

<tr><td>CELL[15].OUT_BEL[15]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR0[5]</td></tr>

<tr><td>CELL[15].OUT_BEL[16]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR0[3]</td></tr>

<tr><td>CELL[15].OUT_BEL[17]</td><td>GTX_DUAL.RXDATA0[16]</td></tr>

<tr><td>CELL[15].OUT_BEL[18]</td><td>CRC32[3].CRCOUT[31]</td></tr>

<tr><td>CELL[15].OUT_BEL[19]</td><td>GTX_DUAL.DFECLKDLYADJMONITOR0[2]</td></tr>

<tr><td>CELL[15].OUT_BEL[20]</td><td>GTX_DUAL.RXDATA0[0]</td></tr>

<tr><td>CELL[15].OUT_BEL[21]</td><td>GTX_DUAL.RXDATA0[17]</td></tr>

<tr><td>CELL[15].OUT_BEL[22]</td><td>GTX_DUAL.RXDATA0[3]</td></tr>

<tr><td>CELL[15].OUT_BEL[23]</td><td>GTX_DUAL.RXDATA0[1]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[1]</td><td>CRC32[2].CRCDATAWIDTH[1]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[4]</td><td>GTX_DUAL.TXHEADER0[2]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[6]</td><td>CRC32[2].CRCDATAWIDTH[0]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[7]</td><td>CRC32[2].CRCDATAVALID</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[8]</td><td>CRC32[2].CRCDATAWIDTH[2], CRC32[3].CRCDATAWIDTH[2]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[9]</td><td>GTX_DUAL.TXSTARTSEQ0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[10]</td><td>CRC32[2].CRCIN[6]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[11]</td><td>CRC32[2].CRCIN[7]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[20]</td><td>GTX_DUAL.TXDATA0[31]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[21]</td><td>GTX_DUAL.TXDATA0[30]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[22]</td><td>GTX_DUAL.TXDATA0[29]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[23]</td><td>GTX_DUAL.TXDATA0[28]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[24]</td><td>GTX_DUAL.TXDATAWIDTH0[1]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[28]</td><td>GTX_DUAL.TXINHIBIT0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[30]</td><td>GTX_DUAL.TXENC8B10BUSE0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[31]</td><td>GTX_DUAL.TXDATAWIDTH0[0]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[32]</td><td>GTX_DUAL.TXHEADER0[0]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.TXHEADER0[1]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[35]</td><td>CRC32[2].CRCIN[5]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[36]</td><td>CRC32[2].CRCIN[0]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[37]</td><td>CRC32[2].CRCIN[1]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[38]</td><td>CRC32[2].CRCIN[2]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[39]</td><td>CRC32[2].CRCIN[3]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[40]</td><td>CRC32[2].CRCIN[4]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[42]</td><td>GTX_DUAL.TXDATA0[15]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[43]</td><td>GTX_DUAL.TXDATA0[14]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[44]</td><td>GTX_DUAL.TXDATA0[13]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[45]</td><td>GTX_DUAL.TXDATA0[12]</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[47]</td><td>GTX_DUAL.TXRESET0</td></tr>

<tr><td>CELL[16].OUT_BEL[0]</td><td>GTX_DUAL.RXNOTINTABLE0[2]</td></tr>

<tr><td>CELL[16].OUT_BEL[1]</td><td>GTX_DUAL.RXCHARISCOMMA0[2]</td></tr>

<tr><td>CELL[16].OUT_BEL[2]</td><td>GTX_DUAL.RXDATA0[20]</td></tr>

<tr><td>CELL[16].OUT_BEL[3]</td><td>CRC32[2].CRCOUT[1]</td></tr>

<tr><td>CELL[16].OUT_BEL[5]</td><td>GTX_DUAL.RXCLKCORCNT0[0]</td></tr>

<tr><td>CELL[16].OUT_BEL[6]</td><td>GTX_DUAL.RXDATA0[21]</td></tr>

<tr><td>CELL[16].OUT_BEL[7]</td><td>GTX_DUAL.RXSTATUS0[1]</td></tr>

<tr><td>CELL[16].OUT_BEL[11]</td><td>GTX_DUAL.RXDATA0[22]</td></tr>

<tr><td>CELL[16].OUT_BEL[12]</td><td>GTX_DUAL.RXDATA0[18]</td></tr>

<tr><td>CELL[16].OUT_BEL[13]</td><td>CRC32[2].CRCOUT[0]</td></tr>

<tr><td>CELL[16].OUT_BEL[14]</td><td>GTX_DUAL.RXSTATUS0[0]</td></tr>

<tr><td>CELL[16].OUT_BEL[15]</td><td>CRC32[2].CRCOUT[2]</td></tr>

<tr><td>CELL[16].OUT_BEL[16]</td><td>GTX_DUAL.RXDATA0[19]</td></tr>

<tr><td>CELL[16].OUT_BEL[17]</td><td>GTX_DUAL.RXDATA0[23]</td></tr>

<tr><td>CELL[16].OUT_BEL[18]</td><td>GTX_DUAL.TXRUNDISP0[3]</td></tr>

<tr><td>CELL[16].OUT_BEL[19]</td><td>GTX_DUAL.RXRUNDISP0[2]</td></tr>

<tr><td>CELL[16].OUT_BEL[20]</td><td>GTX_DUAL.RXCLKCORCNT0[2]</td></tr>

<tr><td>CELL[16].OUT_BEL[21]</td><td>GTX_DUAL.RXSTATUS0[2]</td></tr>

<tr><td>CELL[16].OUT_BEL[22]</td><td>GTX_DUAL.RXPRBSERR0</td></tr>

<tr><td>CELL[16].OUT_BEL[23]</td><td>GTX_DUAL.RXCLKCORCNT0[1]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[0]</td><td>CRC32[2].CRCRESET</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[7]</td><td>GTX_DUAL.TXCHARDISPMODE0[3]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[8]</td><td>GTX_DUAL.TXCHARISK0[3]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[10]</td><td>GTX_DUAL.TXPOWERDOWN0[0]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[11]</td><td>GTX_DUAL.TXPOWERDOWN0[1]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[15]</td><td>GTX_DUAL.TXPOLARITY0</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[20]</td><td>GTX_DUAL.TXDATA0[27]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[21]</td><td>GTX_DUAL.TXDATA0[26]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[22]</td><td>GTX_DUAL.TXDATA0[25]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[23]</td><td>GTX_DUAL.TXDATA0[24]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[25]</td><td>GTX_DUAL.TXCHARDISPVAL0[3]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[26]</td><td>GTX_DUAL.TXCHARDISPVAL0[1]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[27]</td><td>GTX_DUAL.TXCHARDISPMODE0[1]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[28]</td><td>GTX_DUAL.TXCHARISK0[1]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[29]</td><td>GTX_DUAL.TXBYPASS8B10B0[1]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[30]</td><td>CRC32[2].CRCIN[8]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[31]</td><td>CRC32[2].CRCIN[9]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[32]</td><td>CRC32[2].CRCIN[10]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[33]</td><td>CRC32[2].CRCIN[11]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[34]</td><td>CRC32[2].CRCIN[12]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[35]</td><td>CRC32[2].CRCIN[13]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[37]</td><td>GTX_DUAL.TXPREEMPHASIS0[3]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[42]</td><td>GTX_DUAL.TXDATA0[11]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[43]</td><td>GTX_DUAL.TXDATA0[10]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[44]</td><td>GTX_DUAL.TXDATA0[9]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[45]</td><td>GTX_DUAL.TXDATA0[8]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[46]</td><td>CRC32[2].CRCIN[14]</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[47]</td><td>CRC32[2].CRCIN[15]</td></tr>

<tr><td>CELL[17].OUT_BEL[1]</td><td>CRC32[2].CRCOUT[4]</td></tr>

<tr><td>CELL[17].OUT_BEL[2]</td><td>GTX_DUAL.TXRUNDISP0[1]</td></tr>

<tr><td>CELL[17].OUT_BEL[4]</td><td>GTX_DUAL.RXDISPERR0[2]</td></tr>

<tr><td>CELL[17].OUT_BEL[5]</td><td>GTX_DUAL.RXELECIDLE0</td></tr>

<tr><td>CELL[17].OUT_BEL[6]</td><td>CRC32[2].CRCOUT[9]</td></tr>

<tr><td>CELL[17].OUT_BEL[7]</td><td>GTX_DUAL.RXNOTINTABLE0[3]</td></tr>

<tr><td>CELL[17].OUT_BEL[8]</td><td>CRC32[2].CRCOUT[3]</td></tr>

<tr><td>CELL[17].OUT_BEL[9]</td><td>GTX_DUAL.RXDATA0[24]</td></tr>

<tr><td>CELL[17].OUT_BEL[10]</td><td>GTX_DUAL.RXDATA0[26]</td></tr>

<tr><td>CELL[17].OUT_BEL[12]</td><td>GTX_DUAL.RXCHARISK0[2]</td></tr>

<tr><td>CELL[17].OUT_BEL[13]</td><td>CRC32[2].CRCOUT[5]</td></tr>

<tr><td>CELL[17].OUT_BEL[14]</td><td>CRC32[2].CRCOUT[7]</td></tr>

<tr><td>CELL[17].OUT_BEL[15]</td><td>CRC32[2].CRCOUT[10]</td></tr>

<tr><td>CELL[17].OUT_BEL[16]</td><td>GTX_DUAL.RXDATA0[27]</td></tr>

<tr><td>CELL[17].OUT_BEL[17]</td><td>CRC32[2].CRCOUT[11]</td></tr>

<tr><td>CELL[17].OUT_BEL[18]</td><td>GTX_DUAL.TXKERR0[1]</td></tr>

<tr><td>CELL[17].OUT_BEL[19]</td><td>CRC32[2].CRCOUT[6]</td></tr>

<tr><td>CELL[17].OUT_BEL[20]</td><td>CRC32[2].CRCOUT[8]</td></tr>

<tr><td>CELL[17].OUT_BEL[21]</td><td>GTX_DUAL.RXCHARISCOMMA0[3]</td></tr>

<tr><td>CELL[17].OUT_BEL[22]</td><td>GTX_DUAL.TXKERR0[3]</td></tr>

<tr><td>CELL[17].OUT_BEL[23]</td><td>GTX_DUAL.RXDATA0[25]</td></tr>

<tr><td>CELL[18].IMUX_CLK[0]</td><td>CRC32[2].CRCCLK</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[2]</td><td>GTX_DUAL.TXSEQUENCE0[0]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[3]</td><td>GTX_DUAL.TXSEQUENCE0[1]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[4]</td><td>GTX_DUAL.TXCOMSTART0</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[5]</td><td>GTX_DUAL.TXCOMTYPE0</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[6]</td><td>CRC32[2].CRCIN[16]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[7]</td><td>CRC32[2].CRCIN[17]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[8]</td><td>CRC32[2].CRCIN[18]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[10]</td><td>CRC32[2].CRCIN[20]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[11]</td><td>CRC32[2].CRCIN[21]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[15]</td><td>GTX_DUAL.TXPREEMPHASIS0[0]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[16]</td><td>GTX_DUAL.TXPREEMPHASIS0[1]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[17]</td><td>GTX_DUAL.TXPREEMPHASIS0[2]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[21]</td><td>CRC32[2].CRCIN[19]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[24]</td><td>GTX_DUAL.TXENPRBSTST0[0]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[25]</td><td>GTX_DUAL.TXENPRBSTST0[1]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[26]</td><td>GTX_DUAL.TXCHARDISPVAL0[0]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[27]</td><td>GTX_DUAL.TXCHARDISPMODE0[0]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[28]</td><td>GTX_DUAL.TXCHARISK0[2]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[29]</td><td>GTX_DUAL.TXBYPASS8B10B0[0]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[30]</td><td>GTX_DUAL.TSTPWRDNOVRD0</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[31]</td><td>GTX_DUAL.TXDATA0[23]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[32]</td><td>GTX_DUAL.TXDATA0[22]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.TXDATA0[21]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[35]</td><td>GTX_DUAL.TXDATA0[20]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[40]</td><td>CRC32[2].CRCIN[22]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[41]</td><td>CRC32[2].CRCIN[23]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[42]</td><td>GTX_DUAL.TXDATA0[7]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[43]</td><td>GTX_DUAL.TXDATA0[6]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[44]</td><td>GTX_DUAL.TXDATA0[5]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[45]</td><td>GTX_DUAL.TXDATA0[4]</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[46]</td><td>GTX_DUAL.TXCHARISK0[0]</td></tr>

<tr><td>CELL[18].OUT_BEL[0]</td><td>GTX_DUAL.TXBUFSTATUS0[0]</td></tr>

<tr><td>CELL[18].OUT_BEL[3]</td><td>CRC32[2].CRCOUT[16]</td></tr>

<tr><td>CELL[18].OUT_BEL[4]</td><td>GTX_DUAL.RXDISPERR0[3]</td></tr>

<tr><td>CELL[18].OUT_BEL[5]</td><td>GTX_DUAL.TXKERR0[0]</td></tr>

<tr><td>CELL[18].OUT_BEL[6]</td><td>CRC32[2].CRCOUT[15]</td></tr>

<tr><td>CELL[18].OUT_BEL[7]</td><td>CRC32[2].CRCOUT[17]</td></tr>

<tr><td>CELL[18].OUT_BEL[8]</td><td>GTX_DUAL.RXRUNDISP0[3]</td></tr>

<tr><td>CELL[18].OUT_BEL[9]</td><td>CRC32[2].CRCOUT[13]</td></tr>

<tr><td>CELL[18].OUT_BEL[10]</td><td>CRC32[2].CRCOUT[14]</td></tr>

<tr><td>CELL[18].OUT_BEL[11]</td><td>GTX_DUAL.RXDATA0[31]</td></tr>

<tr><td>CELL[18].OUT_BEL[12]</td><td>CRC32[2].CRCOUT[12]</td></tr>

<tr><td>CELL[18].OUT_BEL[13]</td><td>GTX_DUAL.TXKERR0[2]</td></tr>

<tr><td>CELL[18].OUT_BEL[15]</td><td>GTX_DUAL.TXRUNDISP0[2]</td></tr>

<tr><td>CELL[18].OUT_BEL[16]</td><td>GTX_DUAL.RXDATA0[29]</td></tr>

<tr><td>CELL[18].OUT_BEL[17]</td><td>CRC32[2].CRCOUT[18]</td></tr>

<tr><td>CELL[18].OUT_BEL[18]</td><td>GTX_DUAL.RXCHARISK0[3]</td></tr>

<tr><td>CELL[18].OUT_BEL[19]</td><td>GTX_DUAL.RXDATA0[28]</td></tr>

<tr><td>CELL[18].OUT_BEL[20]</td><td>GTX_DUAL.RXDATA0[30]</td></tr>

<tr><td>CELL[18].OUT_BEL[21]</td><td>CRC32[2].CRCOUT[19]</td></tr>

<tr><td>CELL[18].OUT_BEL[22]</td><td>GTX_DUAL.TXRUNDISP0[0]</td></tr>

<tr><td>CELL[18].OUT_BEL[23]</td><td>GTX_DUAL.TXBUFSTATUS0[1]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[0]</td><td>GTX_DUAL.TXSEQUENCE0[2]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[1]</td><td>GTX_DUAL.TXSEQUENCE0[3]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[2]</td><td>GTX_DUAL.TXCHARDISPVAL0[2]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[3]</td><td>GTX_DUAL.TXSEQUENCE0[4]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[4]</td><td>GTX_DUAL.TXSEQUENCE0[5]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[5]</td><td>GTX_DUAL.TXSEQUENCE0[6]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[6]</td><td>GTX_DUAL.GTXTEST[6]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[10]</td><td>CRC32[2].CRCIN[28]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[11]</td><td>CRC32[2].CRCIN[29]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[12]</td><td>GTX_DUAL.TXDATA0[19]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[15]</td><td>GTX_DUAL.TXCHARDISPMODE0[2]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[17]</td><td>GTX_DUAL.SCANEN</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[18]</td><td>GTX_DUAL.TXDETECTRX0</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[19]</td><td>GTX_DUAL.TXELECIDLE0</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[20]</td><td>GTX_DUAL.TXDATA0[18]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[21]</td><td>CRC32[2].CRCIN[27]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[22]</td><td>GTX_DUAL.TXDATA0[17]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[23]</td><td>GTX_DUAL.TXDATA0[16]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[24]</td><td>CRC32[2].CRCIN[24]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[25]</td><td>CRC32[2].CRCIN[25]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[26]</td><td>CRC32[2].CRCIN[26]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[27]</td><td>GTX_DUAL.GTXTEST[0]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[28]</td><td>GTX_DUAL.GTXTEST[5]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[29]</td><td>GTX_DUAL.GTXTEST[7]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[30]</td><td>GTX_DUAL.TXBUFDIFFCTRL0[0]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[31]</td><td>GTX_DUAL.TXBUFDIFFCTRL0[1]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[32]</td><td>GTX_DUAL.TXBUFDIFFCTRL0[2]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[33]</td><td>GTX_DUAL.TXDIFFCTRL0[0]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[34]</td><td>GTX_DUAL.TXDIFFCTRL0[1]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[35]</td><td>GTX_DUAL.TXDIFFCTRL0[2]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[40]</td><td>CRC32[2].CRCIN[30]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[41]</td><td>CRC32[2].CRCIN[31]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[42]</td><td>GTX_DUAL.TXDATA0[3]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[43]</td><td>GTX_DUAL.TXDATA0[2]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[44]</td><td>GTX_DUAL.TXDATA0[1]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[45]</td><td>GTX_DUAL.TXDATA0[0]</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[47]</td><td>GTX_DUAL.SCANINPCS0</td></tr>

<tr><td>CELL[19].OUT_BEL[0]</td><td>GTX_DUAL.RXHEADER0[1]</td></tr>

<tr><td>CELL[19].OUT_BEL[1]</td><td>CRC32[2].CRCOUT[22]</td></tr>

<tr><td>CELL[19].OUT_BEL[3]</td><td>CRC32[2].CRCOUT[28]</td></tr>

<tr><td>CELL[19].OUT_BEL[4]</td><td>CRC32[2].CRCOUT[21]</td></tr>

<tr><td>CELL[19].OUT_BEL[5]</td><td>CRC32[2].CRCOUT[23]</td></tr>

<tr><td>CELL[19].OUT_BEL[6]</td><td>CRC32[2].CRCOUT[27]</td></tr>

<tr><td>CELL[19].OUT_BEL[7]</td><td>CRC32[2].CRCOUT[29]</td></tr>

<tr><td>CELL[19].OUT_BEL[8]</td><td>GTX_DUAL.RXHEADERVALID0</td></tr>

<tr><td>CELL[19].OUT_BEL[9]</td><td>GTX_DUAL.RXHEADER0[2]</td></tr>

<tr><td>CELL[19].OUT_BEL[10]</td><td>CRC32[2].CRCOUT[26]</td></tr>

<tr><td>CELL[19].OUT_BEL[11]</td><td>CRC32[2].CRCOUT[30]</td></tr>

<tr><td>CELL[19].OUT_BEL[12]</td><td>CRC32[2].CRCOUT[20]</td></tr>

<tr><td>CELL[19].OUT_BEL[16]</td><td>GTX_DUAL.TXGEARBOXREADY0</td></tr>

<tr><td>CELL[19].OUT_BEL[18]</td><td>GTX_DUAL.RXSTARTOFSEQ0</td></tr>

<tr><td>CELL[19].OUT_BEL[19]</td><td>CRC32[2].CRCOUT[24]</td></tr>

<tr><td>CELL[19].OUT_BEL[20]</td><td>CRC32[2].CRCOUT[25]</td></tr>

<tr><td>CELL[19].OUT_BEL[21]</td><td>CRC32[2].CRCOUT[31]</td></tr>

<tr><td>CELL[19].OUT_BEL[22]</td><td>GTX_DUAL.RXHEADER0[0]</td></tr>

<tr><td>CELL[19].OUT_BEL[23]</td><td>GTX_DUAL.RXDATAVALID0</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][29][63]" title="MAIN[2][29][63]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[12]">CRC32[0]:  CRC_INIT bit 12</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][29][61]" title="MAIN[2][29][61]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[13]">CRC32[0]:  CRC_INIT bit 13</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][29][59]" title="MAIN[2][29][59]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[14]">CRC32[0]:  CRC_INIT bit 14</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][29][57]" title="MAIN[2][29][57]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[15]">CRC32[0]:  CRC_INIT bit 15</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][55]" title="MAIN[2][28][55]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[16]">CRC32[0]:  CRC_INIT bit 16</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][53]" title="MAIN[2][28][53]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[17]">CRC32[0]:  CRC_INIT bit 17</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][51]" title="MAIN[2][28][51]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[18]">CRC32[0]:  CRC_INIT bit 18</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][49]" title="MAIN[2][28][49]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[19]">CRC32[0]:  CRC_INIT bit 19</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][47]" title="MAIN[2][28][47]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[20]">CRC32[0]:  CRC_INIT bit 20</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][45]" title="MAIN[2][28][45]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[21]">CRC32[0]:  CRC_INIT bit 21</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][43]" title="MAIN[2][28][43]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[22]">CRC32[0]:  CRC_INIT bit 22</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][41]" title="MAIN[2][28][41]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[23]">CRC32[0]:  CRC_INIT bit 23</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][39]" title="MAIN[2][28][39]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[24]">CRC32[0]:  CRC_INIT bit 24</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][36]" title="MAIN[2][28][36]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[25]">CRC32[0]:  CRC_INIT bit 25</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][35]" title="MAIN[2][28][35]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[26]">CRC32[0]:  CRC_INIT bit 26</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][32]" title="MAIN[2][28][32]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[27]">CRC32[0]:  CRC_INIT bit 27</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][30]" title="MAIN[2][28][30]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[28]">CRC32[0]:  CRC_INIT bit 28</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][28]" title="MAIN[2][28][28]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[29]">CRC32[0]:  CRC_INIT bit 29</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][26]" title="MAIN[2][28][26]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[30]">CRC32[0]:  CRC_INIT bit 30</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][28][24]" title="MAIN[2][28][24]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[31]">CRC32[0]:  CRC_INIT bit 31</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[2][29][22]" title="MAIN[2][29][22]">
<a href="#virtex5-GTX-CRC32[0]-ENABLE64">CRC32[0]:  ENABLE64</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][24]" title="MAIN[3][29][24]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[0]">CRC32[0]:  CRC_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][22]" title="MAIN[3][29][22]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[1]">CRC32[0]:  CRC_INIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][20]" title="MAIN[3][29][20]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[2]">CRC32[0]:  CRC_INIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][18]" title="MAIN[3][29][18]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[3]">CRC32[0]:  CRC_INIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][16]" title="MAIN[3][29][16]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[4]">CRC32[0]:  CRC_INIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][14]" title="MAIN[3][29][14]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[5]">CRC32[0]:  CRC_INIT bit 5</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][12]" title="MAIN[3][29][12]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[6]">CRC32[0]:  CRC_INIT bit 6</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][10]" title="MAIN[3][29][10]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[7]">CRC32[0]:  CRC_INIT bit 7</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][8]" title="MAIN[3][29][8]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[8]">CRC32[0]:  CRC_INIT bit 8</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][5]" title="MAIN[3][29][5]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[9]">CRC32[0]:  CRC_INIT bit 9</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][3]" title="MAIN[3][29][3]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[10]">CRC32[0]:  CRC_INIT bit 10</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[3][29][1]" title="MAIN[3][29][1]">
<a href="#virtex5-GTX-CRC32[0]-CRC_INIT[11]">CRC32[0]:  CRC_INIT bit 11</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[4]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[5]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][63]" title="MAIN[5][30][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][14]">GTX_DUAL:  DRP[7] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[2]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][63]" title="MAIN[5][31][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][15]">GTX_DUAL:  DRP[7] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[3]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_1 bit 3</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][62]" title="MAIN[5][30][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][13]">GTX_DUAL:  DRP[7] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[1]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][62]" title="MAIN[5][31][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][12]">GTX_DUAL:  DRP[7] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[0]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_1 bit 0</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][61]" title="MAIN[5][30][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][10]">GTX_DUAL:  DRP[7] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[7]">GTX_DUAL:  PMA_RX_CFG_1 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][61]" title="MAIN[5][31][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][11]">GTX_DUAL:  DRP[7] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[6]">GTX_DUAL:  PMA_RX_CFG_1 bit 6</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][60]" title="MAIN[5][30][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][9]">GTX_DUAL:  DRP[7] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[8]">GTX_DUAL:  PMA_RX_CFG_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][60]" title="MAIN[5][31][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][8]">GTX_DUAL:  DRP[7] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[9]">GTX_DUAL:  PMA_RX_CFG_1 bit 9</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][59]" title="MAIN[5][30][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][6]">GTX_DUAL:  DRP[7] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[23]">GTX_DUAL:  PMA_RX_CFG_0 bit 23</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][59]" title="MAIN[5][31][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][7]">GTX_DUAL:  DRP[7] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[10]">GTX_DUAL:  PMA_RX_CFG_1 bit 10</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][58]" title="MAIN[5][30][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][5]">GTX_DUAL:  DRP[7] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[2]">GTX_DUAL:  PMA_RX_CFG_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][58]" title="MAIN[5][31][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][4]">GTX_DUAL:  DRP[7] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[3]">GTX_DUAL:  PMA_RX_CFG_1 bit 3</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][57]" title="MAIN[5][30][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][2]">GTX_DUAL:  DRP[7] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[5]">GTX_DUAL:  PMA_RX_CFG_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][57]" title="MAIN[5][31][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][3]">GTX_DUAL:  DRP[7] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[4]">GTX_DUAL:  PMA_RX_CFG_1 bit 4</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][56]" title="MAIN[5][30][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][1]">GTX_DUAL:  DRP[7] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_CDR_FORCE_ROTATE_1">GTX_DUAL:  RX_CDR_FORCE_ROTATE_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][56]" title="MAIN[5][31][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[7][0]">GTX_DUAL:  DRP[7] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[13]">GTX_DUAL:  PMA_RX_CFG_1 bit 13</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][55]" title="MAIN[5][30][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][14]">GTX_DUAL:  DRP[6] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[15]">GTX_DUAL:  PMA_RX_CFG_1 bit 15</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][55]" title="MAIN[5][31][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][15]">GTX_DUAL:  DRP[6] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[14]">GTX_DUAL:  PMA_RX_CFG_1 bit 14</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][54]" title="MAIN[5][30][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][13]">GTX_DUAL:  DRP[6] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[16]">GTX_DUAL:  PMA_RX_CFG_1 bit 16</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][54]" title="MAIN[5][31][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][12]">GTX_DUAL:  DRP[6] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[17]">GTX_DUAL:  PMA_RX_CFG_1 bit 17</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][53]" title="MAIN[5][30][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][10]">GTX_DUAL:  DRP[6] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[19]">GTX_DUAL:  PMA_RX_CFG_1 bit 19</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][53]" title="MAIN[5][31][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][11]">GTX_DUAL:  DRP[6] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[18]">GTX_DUAL:  PMA_RX_CFG_1 bit 18</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][52]" title="MAIN[5][30][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][9]">GTX_DUAL:  DRP[6] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[20]">GTX_DUAL:  PMA_RX_CFG_1 bit 20</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][52]" title="MAIN[5][31][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][8]">GTX_DUAL:  DRP[6] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[21]">GTX_DUAL:  PMA_RX_CFG_1 bit 21</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][51]" title="MAIN[5][30][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][6]">GTX_DUAL:  DRP[6] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[11]">GTX_DUAL:  PMA_RX_CFG_0 bit 11</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][51]" title="MAIN[5][31][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][7]">GTX_DUAL:  DRP[6] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[22]">GTX_DUAL:  PMA_RX_CFG_1 bit 22</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][50]" title="MAIN[5][30][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][5]">GTX_DUAL:  DRP[6] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[0]">GTX_DUAL:  PMA_RX_CFG_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][50]" title="MAIN[5][31][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][4]">GTX_DUAL:  DRP[6] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[1]">GTX_DUAL:  PMA_RX_CFG_0 bit 1</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][49]" title="MAIN[5][30][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][2]">GTX_DUAL:  DRP[6] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[12]">GTX_DUAL:  PMA_RX_CFG_0 bit 12</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][49]" title="MAIN[5][31][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][3]">GTX_DUAL:  DRP[6] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[24]">GTX_DUAL:  PMA_RX_CFG_0 bit 24</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][48]" title="MAIN[5][30][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][1]">GTX_DUAL:  DRP[6] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-AC_CAP_DIS_1">GTX_DUAL:  AC_CAP_DIS_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][48]" title="MAIN[5][31][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[6][0]">GTX_DUAL:  DRP[6] bit 0</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][47]" title="MAIN[5][30][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][14]">GTX_DUAL:  DRP[5] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-RCV_TERM_VTTRX_1">GTX_DUAL:  RCV_TERM_VTTRX_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][47]" title="MAIN[5][31][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][15]">GTX_DUAL:  DRP[5] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-RCV_TERM_GND_1">GTX_DUAL:  RCV_TERM_GND_1</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][46]" title="MAIN[5][30][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][13]">GTX_DUAL:  DRP[5] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[22]">GTX_DUAL:  PMA_COM_CFG bit 22</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][46]" title="MAIN[5][31][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][12]">GTX_DUAL:  DRP[5] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[23]">GTX_DUAL:  PMA_COM_CFG bit 23</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][45]" title="MAIN[5][30][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][10]">GTX_DUAL:  DRP[5] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[25]">GTX_DUAL:  PMA_COM_CFG bit 25</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][45]" title="MAIN[5][31][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][11]">GTX_DUAL:  DRP[5] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[24]">GTX_DUAL:  PMA_COM_CFG bit 24</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][44]" title="MAIN[5][30][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][9]">GTX_DUAL:  DRP[5] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[26]">GTX_DUAL:  PMA_COM_CFG bit 26</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][44]" title="MAIN[5][31][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][8]">GTX_DUAL:  DRP[5] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[21]">GTX_DUAL:  PMA_COM_CFG bit 21</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][43]" title="MAIN[5][30][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][6]">GTX_DUAL:  DRP[5] bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][43]" title="MAIN[5][31][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][7]">GTX_DUAL:  DRP[5] bit 7</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][42]" title="MAIN[5][30][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][5]">GTX_DUAL:  DRP[5] bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][42]" title="MAIN[5][31][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][4]">GTX_DUAL:  DRP[5] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_1[0]">GTX_DUAL:  PLL_TXDIVSEL_OUT_1 bit 0</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][41]" title="MAIN[5][30][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][2]">GTX_DUAL:  DRP[5] bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][41]" title="MAIN[5][31][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][3]">GTX_DUAL:  DRP[5] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_1[1]">GTX_DUAL:  PLL_TXDIVSEL_OUT_1 bit 1</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][40]" title="MAIN[5][30][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][1]">GTX_DUAL:  DRP[5] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_LKDET_CFG[0]">GTX_DUAL:  PLL_LKDET_CFG bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][40]" title="MAIN[5][31][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[5][0]">GTX_DUAL:  DRP[5] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_LKDET_CFG[1]">GTX_DUAL:  PLL_LKDET_CFG bit 1</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][39]" title="MAIN[5][30][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][14]">GTX_DUAL:  DRP[4] bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][39]" title="MAIN[5][31][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][15]">GTX_DUAL:  DRP[4] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_LKDET_CFG[2]">GTX_DUAL:  PLL_LKDET_CFG bit 2</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][38]" title="MAIN[5][30][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][13]">GTX_DUAL:  DRP[4] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF[0]">GTX_DUAL:  PLL_DIVSEL_REF bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][38]" title="MAIN[5][31][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][12]">GTX_DUAL:  DRP[4] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF[4]">GTX_DUAL:  PLL_DIVSEL_REF bit 4</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][37]" title="MAIN[5][30][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][10]">GTX_DUAL:  DRP[4] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF[2]">GTX_DUAL:  PLL_DIVSEL_REF bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][37]" title="MAIN[5][31][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][11]">GTX_DUAL:  DRP[4] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF[3]">GTX_DUAL:  PLL_DIVSEL_REF bit 3</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][36]" title="MAIN[5][30][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][9]">GTX_DUAL:  DRP[4] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_DIVSEL_REF[1]">GTX_DUAL:  PLL_DIVSEL_REF bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][36]" title="MAIN[5][31][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][8]">GTX_DUAL:  DRP[4] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-MUX_CLKOUT_NORTH[0]">GTX_DUAL:  MUX_CLKOUT_NORTH bit 0</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][35]" title="MAIN[5][30][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][6]">GTX_DUAL:  DRP[4] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-MUX_CLKIN[0]">GTX_DUAL:  MUX_CLKIN bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][35]" title="MAIN[5][31][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][7]">GTX_DUAL:  DRP[4] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-MUX_CLKOUT_SOUTH[0]">GTX_DUAL:  MUX_CLKOUT_SOUTH bit 0</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][34]" title="MAIN[5][30][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][5]">GTX_DUAL:  DRP[4] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-MUX_CLKIN[1]">GTX_DUAL:  MUX_CLKIN bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][34]" title="MAIN[5][31][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][4]">GTX_DUAL:  DRP[4] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-MUX_CLKIN[2]">GTX_DUAL:  MUX_CLKIN bit 2</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][33]" title="MAIN[5][30][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][2]">GTX_DUAL:  DRP[4] bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][33]" title="MAIN[5][31][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][3]">GTX_DUAL:  DRP[4] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLKINDC_B">GTX_DUAL:  CLKINDC_B</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][32]" title="MAIN[5][30][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][1]">GTX_DUAL:  DRP[4] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_1[0]">GTX_DUAL:  TX_IDLE_DELAY_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][32]" title="MAIN[5][31][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[4][0]">GTX_DUAL:  DRP[4] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_1[1]">GTX_DUAL:  TX_IDLE_DELAY_1 bit 1</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][31]" title="MAIN[5][30][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][14]">GTX_DUAL:  DRP[3] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_EN_IDLE_HOLD_DFE_1">GTX_DUAL:  RX_EN_IDLE_HOLD_DFE_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][31]" title="MAIN[5][31][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][15]">GTX_DUAL:  DRP[3] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_1[2]">GTX_DUAL:  TX_IDLE_DELAY_1 bit 2</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][30]" title="MAIN[5][30][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][13]">GTX_DUAL:  DRP[3] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][30]" title="MAIN[5][31][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][12]">GTX_DUAL:  DRP[3] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_EN_IDLE_RESET_BUF_1">GTX_DUAL:  RX_EN_IDLE_RESET_BUF_1</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][29]" title="MAIN[5][30][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][10]">GTX_DUAL:  DRP[3] bit 10</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][29]" title="MAIN[5][31][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][11]">GTX_DUAL:  DRP[3] bit 11</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][28]" title="MAIN[5][30][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][9]">GTX_DUAL:  DRP[3] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_1[0]">GTX_DUAL:  RX_IDLE_HI_CNT_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][28]" title="MAIN[5][31][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][8]">GTX_DUAL:  DRP[3] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_1[1]">GTX_DUAL:  RX_IDLE_HI_CNT_1 bit 1</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][27]" title="MAIN[5][30][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][6]">GTX_DUAL:  DRP[3] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_1[3]">GTX_DUAL:  RX_IDLE_HI_CNT_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][27]" title="MAIN[5][31][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][7]">GTX_DUAL:  DRP[3] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_1[2]">GTX_DUAL:  RX_IDLE_HI_CNT_1 bit 2</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][26]" title="MAIN[5][30][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][5]">GTX_DUAL:  DRP[3] bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][26]" title="MAIN[5][31][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][4]">GTX_DUAL:  DRP[3] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_1[0]">GTX_DUAL:  RX_IDLE_LO_CNT_1 bit 0</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][25]" title="MAIN[5][30][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][2]">GTX_DUAL:  DRP[3] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_1[2]">GTX_DUAL:  RX_IDLE_LO_CNT_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][25]" title="MAIN[5][31][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][3]">GTX_DUAL:  DRP[3] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_1[1]">GTX_DUAL:  RX_IDLE_LO_CNT_1 bit 1</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][24]" title="MAIN[5][30][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][1]">GTX_DUAL:  DRP[3] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_1[3]">GTX_DUAL:  RX_IDLE_LO_CNT_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][24]" title="MAIN[5][31][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[3][0]">GTX_DUAL:  DRP[3] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_1[0]">GTX_DUAL:  CB2_INH_CC_PERIOD_1 bit 0</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][23]" title="MAIN[5][30][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][14]">GTX_DUAL:  DRP[2] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_1[2]">GTX_DUAL:  CB2_INH_CC_PERIOD_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][23]" title="MAIN[5][31][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][15]">GTX_DUAL:  DRP[2] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_1[1]">GTX_DUAL:  CB2_INH_CC_PERIOD_1 bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][22]" title="MAIN[5][30][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][13]">GTX_DUAL:  DRP[2] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_1[3]">GTX_DUAL:  CB2_INH_CC_PERIOD_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][22]" title="MAIN[5][31][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][12]">GTX_DUAL:  DRP[2] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_KEEP_ALIGN_1">GTX_DUAL:  CHAN_BOND_KEEP_ALIGN_1</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][21]" title="MAIN[5][30][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][10]">GTX_DUAL:  DRP[2] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_1[1]">GTX_DUAL:  GEARBOX_ENDEC_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][21]" title="MAIN[5][31][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][11]">GTX_DUAL:  DRP[2] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_1[0]">GTX_DUAL:  GEARBOX_ENDEC_1 bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][20]" title="MAIN[5][30][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][9]">GTX_DUAL:  DRP[2] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_1[2]">GTX_DUAL:  GEARBOX_ENDEC_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][20]" title="MAIN[5][31][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][8]">GTX_DUAL:  DRP[2] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-RXGEARBOX_USE_1">GTX_DUAL:  RXGEARBOX_USE_1</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][19]" title="MAIN[5][30][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][6]">GTX_DUAL:  DRP[2] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_1[0]">GTX_DUAL:  DFE_CFG_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][19]" title="MAIN[5][31][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][7]">GTX_DUAL:  DRP[2] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TXGEARBOX_USE_1">GTX_DUAL:  TXGEARBOX_USE_1</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][18]" title="MAIN[5][30][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][5]">GTX_DUAL:  DRP[2] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_1[1]">GTX_DUAL:  DFE_CFG_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][18]" title="MAIN[5][31][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][4]">GTX_DUAL:  DRP[2] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_1[2]">GTX_DUAL:  DFE_CFG_1 bit 2</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][17]" title="MAIN[5][30][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][2]">GTX_DUAL:  DRP[2] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_1[4]">GTX_DUAL:  DFE_CFG_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][17]" title="MAIN[5][31][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][3]">GTX_DUAL:  DRP[2] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_1[3]">GTX_DUAL:  DFE_CFG_1 bit 3</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][16]" title="MAIN[5][30][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][1]">GTX_DUAL:  DRP[2] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_1[5]">GTX_DUAL:  DFE_CFG_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][16]" title="MAIN[5][31][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[2][0]">GTX_DUAL:  DRP[2] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_1[6]">GTX_DUAL:  DFE_CFG_1 bit 6</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][15]" title="MAIN[5][30][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][14]">GTX_DUAL:  DRP[1] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_1[8]">GTX_DUAL:  DFE_CFG_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][15]" title="MAIN[5][31][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][15]">GTX_DUAL:  DRP[1] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_1[7]">GTX_DUAL:  DFE_CFG_1 bit 7</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][14]" title="MAIN[5][30][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][13]">GTX_DUAL:  DRP[1] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_1[9]">GTX_DUAL:  DFE_CFG_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][14]" title="MAIN[5][31][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][12]">GTX_DUAL:  DRP[1] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CM_TRIM_1[0]">GTX_DUAL:  CM_TRIM_1 bit 0</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][13]" title="MAIN[5][30][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][10]">GTX_DUAL:  DRP[1] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[0]">GTX_DUAL:  PMA_TX_CFG_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][13]" title="MAIN[5][31][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][11]">GTX_DUAL:  DRP[1] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CM_TRIM_1[1]">GTX_DUAL:  CM_TRIM_1 bit 1</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][12]" title="MAIN[5][30][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][9]">GTX_DUAL:  DRP[1] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[1]">GTX_DUAL:  PMA_TX_CFG_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][12]" title="MAIN[5][31][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][8]">GTX_DUAL:  DRP[1] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[2]">GTX_DUAL:  PMA_TX_CFG_1 bit 2</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][11]" title="MAIN[5][30][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][6]">GTX_DUAL:  DRP[1] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[4]">GTX_DUAL:  PMA_TX_CFG_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][11]" title="MAIN[5][31][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][7]">GTX_DUAL:  DRP[1] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[3]">GTX_DUAL:  PMA_TX_CFG_1 bit 3</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][10]" title="MAIN[5][30][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][5]">GTX_DUAL:  DRP[1] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[5]">GTX_DUAL:  PMA_TX_CFG_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][10]" title="MAIN[5][31][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][4]">GTX_DUAL:  DRP[1] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[6]">GTX_DUAL:  PMA_TX_CFG_1 bit 6</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][9]" title="MAIN[5][30][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][2]">GTX_DUAL:  DRP[1] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[8]">GTX_DUAL:  PMA_TX_CFG_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][9]" title="MAIN[5][31][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][3]">GTX_DUAL:  DRP[1] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[7]">GTX_DUAL:  PMA_TX_CFG_1 bit 7</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][8]" title="MAIN[5][30][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][1]">GTX_DUAL:  DRP[1] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[9]">GTX_DUAL:  PMA_TX_CFG_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][8]" title="MAIN[5][31][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[1][0]">GTX_DUAL:  DRP[1] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[10]">GTX_DUAL:  PMA_TX_CFG_1 bit 10</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][7]" title="MAIN[5][30][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][14]">GTX_DUAL:  DRP[0] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[12]">GTX_DUAL:  PMA_TX_CFG_1 bit 12</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][7]" title="MAIN[5][31][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][15]">GTX_DUAL:  DRP[0] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[11]">GTX_DUAL:  PMA_TX_CFG_1 bit 11</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][6]" title="MAIN[5][30][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][13]">GTX_DUAL:  DRP[0] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[13]">GTX_DUAL:  PMA_TX_CFG_1 bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][6]" title="MAIN[5][31][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][12]">GTX_DUAL:  DRP[0] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[14]">GTX_DUAL:  PMA_TX_CFG_1 bit 14</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][5]" title="MAIN[5][30][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][10]">GTX_DUAL:  DRP[0] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[16]">GTX_DUAL:  PMA_TX_CFG_1 bit 16</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][5]" title="MAIN[5][31][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][11]">GTX_DUAL:  DRP[0] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[15]">GTX_DUAL:  PMA_TX_CFG_1 bit 15</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][4]" title="MAIN[5][30][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][9]">GTX_DUAL:  DRP[0] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[17]">GTX_DUAL:  PMA_TX_CFG_1 bit 17</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][4]" title="MAIN[5][31][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][8]">GTX_DUAL:  DRP[0] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[18]">GTX_DUAL:  PMA_TX_CFG_1 bit 18</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][3]" title="MAIN[5][30][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][6]">GTX_DUAL:  DRP[0] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[0]">GTX_DUAL:  PMA_RXSYNC_CFG_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][3]" title="MAIN[5][31][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][7]">GTX_DUAL:  DRP[0] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_1[19]">GTX_DUAL:  PMA_TX_CFG_1 bit 19</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][2]" title="MAIN[5][30][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][5]">GTX_DUAL:  DRP[0] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[1]">GTX_DUAL:  PMA_RXSYNC_CFG_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][2]" title="MAIN[5][31][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][4]">GTX_DUAL:  DRP[0] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[2]">GTX_DUAL:  PMA_RXSYNC_CFG_1 bit 2</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][1]" title="MAIN[5][30][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][2]">GTX_DUAL:  DRP[0] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[4]">GTX_DUAL:  PMA_RXSYNC_CFG_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][1]" title="MAIN[5][31][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][3]">GTX_DUAL:  DRP[0] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[3]">GTX_DUAL:  PMA_RXSYNC_CFG_1 bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[5][30][0]" title="MAIN[5][30][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][1]">GTX_DUAL:  DRP[0] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[5]">GTX_DUAL:  PMA_RXSYNC_CFG_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[5][31][0]" title="MAIN[5][31][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[0][0]">GTX_DUAL:  DRP[0] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_1[6]">GTX_DUAL:  PMA_RXSYNC_CFG_1 bit 6</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[6]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][63]" title="MAIN[6][30][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][14]">GTX_DUAL:  DRP[15] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[1]">GTX_DUAL:  SATA_MAX_WAKE_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][63]" title="MAIN[6][31][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][15]">GTX_DUAL:  DRP[15] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[0]">GTX_DUAL:  SATA_MAX_WAKE_1 bit 0</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][62]" title="MAIN[6][30][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][13]">GTX_DUAL:  DRP[15] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[2]">GTX_DUAL:  SATA_MAX_WAKE_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][62]" title="MAIN[6][31][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][12]">GTX_DUAL:  DRP[15] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[3]">GTX_DUAL:  SATA_MAX_WAKE_1 bit 3</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][61]" title="MAIN[6][30][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][10]">GTX_DUAL:  DRP[15] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[5]">GTX_DUAL:  SATA_MAX_WAKE_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][61]" title="MAIN[6][31][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][11]">GTX_DUAL:  DRP[15] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_1[4]">GTX_DUAL:  SATA_MAX_WAKE_1 bit 4</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][60]" title="MAIN[6][30][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][9]">GTX_DUAL:  DRP[15] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[0]">GTX_DUAL:  SATA_MAX_INIT_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][60]" title="MAIN[6][31][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][8]">GTX_DUAL:  DRP[15] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[1]">GTX_DUAL:  SATA_MAX_INIT_1 bit 1</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][59]" title="MAIN[6][30][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][6]">GTX_DUAL:  DRP[15] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[3]">GTX_DUAL:  SATA_MAX_INIT_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][59]" title="MAIN[6][31][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][7]">GTX_DUAL:  DRP[15] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[2]">GTX_DUAL:  SATA_MAX_INIT_1 bit 2</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][58]" title="MAIN[6][30][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][5]">GTX_DUAL:  DRP[15] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[4]">GTX_DUAL:  SATA_MAX_INIT_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][58]" title="MAIN[6][31][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][4]">GTX_DUAL:  DRP[15] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_1[5]">GTX_DUAL:  SATA_MAX_INIT_1 bit 5</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][57]" title="MAIN[6][30][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][2]">GTX_DUAL:  DRP[15] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[1]">GTX_DUAL:  SATA_MAX_BURST_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][57]" title="MAIN[6][31][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][3]">GTX_DUAL:  DRP[15] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[0]">GTX_DUAL:  SATA_MAX_BURST_1 bit 0</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][56]" title="MAIN[6][30][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][1]">GTX_DUAL:  DRP[15] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[2]">GTX_DUAL:  SATA_MAX_BURST_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][56]" title="MAIN[6][31][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[15][0]">GTX_DUAL:  DRP[15] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[3]">GTX_DUAL:  SATA_MAX_BURST_1 bit 3</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][55]" title="MAIN[6][30][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][14]">GTX_DUAL:  DRP[14] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[5]">GTX_DUAL:  SATA_MAX_BURST_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][55]" title="MAIN[6][31][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][15]">GTX_DUAL:  DRP[14] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_1[4]">GTX_DUAL:  SATA_MAX_BURST_1 bit 4</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][54]" title="MAIN[6][30][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][13]">GTX_DUAL:  DRP[14] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_1[0]">GTX_DUAL:  SATA_IDLE_VAL_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][54]" title="MAIN[6][31][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][12]">GTX_DUAL:  DRP[14] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_1[1]">GTX_DUAL:  SATA_IDLE_VAL_1 bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][53]" title="MAIN[6][30][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][10]">GTX_DUAL:  DRP[14] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_1[0]">GTX_DUAL:  SATA_BURST_VAL_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][53]" title="MAIN[6][31][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][11]">GTX_DUAL:  DRP[14] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_1[2]">GTX_DUAL:  SATA_IDLE_VAL_1 bit 2</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][52]" title="MAIN[6][30][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][9]">GTX_DUAL:  DRP[14] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_1[1]">GTX_DUAL:  SATA_BURST_VAL_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][52]" title="MAIN[6][31][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][8]">GTX_DUAL:  DRP[14] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_1[2]">GTX_DUAL:  SATA_BURST_VAL_1 bit 2</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][51]" title="MAIN[6][30][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][6]">GTX_DUAL:  DRP[14] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_STATUS_FMT_1[0]">GTX_DUAL:  RX_STATUS_FMT_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][51]" title="MAIN[6][31][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][7]">GTX_DUAL:  DRP[14] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_XCLK_SEL_1[0]">GTX_DUAL:  RX_XCLK_SEL_1 bit 0</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][50]" title="MAIN[6][30][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][5]">GTX_DUAL:  DRP[14] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_SLIDE_MODE_1[0]">GTX_DUAL:  RX_SLIDE_MODE_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][50]" title="MAIN[6][31][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][4]">GTX_DUAL:  DRP[14] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_1[0]">GTX_DUAL:  RX_LOS_THRESHOLD_1 bit 0</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][49]" title="MAIN[6][30][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][2]">GTX_DUAL:  DRP[14] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_1[2]">GTX_DUAL:  RX_LOS_THRESHOLD_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][49]" title="MAIN[6][31][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][3]">GTX_DUAL:  DRP[14] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_1[1]">GTX_DUAL:  RX_LOS_THRESHOLD_1 bit 1</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][48]" title="MAIN[6][30][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][1]">GTX_DUAL:  DRP[14] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOSS_OF_SYNC_FSM_1">GTX_DUAL:  RX_LOSS_OF_SYNC_FSM_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][48]" title="MAIN[6][31][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[14][0]">GTX_DUAL:  DRP[14] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_1[0]">GTX_DUAL:  RX_LOS_INVALID_INCR_1 bit 0</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][47]" title="MAIN[6][30][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][14]">GTX_DUAL:  DRP[13] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_1[2]">GTX_DUAL:  RX_LOS_INVALID_INCR_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][47]" title="MAIN[6][31][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][15]">GTX_DUAL:  DRP[13] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_1[1]">GTX_DUAL:  RX_LOS_INVALID_INCR_1 bit 1</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][46]" title="MAIN[6][30][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][13]">GTX_DUAL:  DRP[13] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_DECODE_SEQ_MATCH_1">GTX_DUAL:  RX_DECODE_SEQ_MATCH_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][46]" title="MAIN[6][31][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][12]">GTX_DUAL:  DRP[13] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_BUFFER_USE_1">GTX_DUAL:  RX_BUFFER_USE_1</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][45]" title="MAIN[6][30][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][10]">GTX_DUAL:  DRP[13] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[1]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][45]" title="MAIN[6][31][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][11]">GTX_DUAL:  DRP[13] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[0]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 0</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][44]" title="MAIN[6][30][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][9]">GTX_DUAL:  DRP[13] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[2]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][44]" title="MAIN[6][31][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][8]">GTX_DUAL:  DRP[13] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[3]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 3</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][43]" title="MAIN[6][30][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][6]">GTX_DUAL:  DRP[13] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[5]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][43]" title="MAIN[6][31][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][7]">GTX_DUAL:  DRP[13] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[4]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 4</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][42]" title="MAIN[6][30][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][5]">GTX_DUAL:  DRP[13] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[6]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][42]" title="MAIN[6][31][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][4]">GTX_DUAL:  DRP[13] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[7]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 7</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][41]" title="MAIN[6][30][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][2]">GTX_DUAL:  DRP[13] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[9]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][41]" title="MAIN[6][31][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][3]">GTX_DUAL:  DRP[13] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[8]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 8</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][40]" title="MAIN[6][30][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][1]">GTX_DUAL:  DRP[13] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[10]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 10</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][40]" title="MAIN[6][31][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[13][0]">GTX_DUAL:  DRP[13] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[11]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 11</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][39]" title="MAIN[6][30][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][14]">GTX_DUAL:  DRP[12] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[13]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][39]" title="MAIN[6][31][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][15]">GTX_DUAL:  DRP[12] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[12]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 12</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][38]" title="MAIN[6][30][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][13]">GTX_DUAL:  DRP[12] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[14]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][38]" title="MAIN[6][31][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][12]">GTX_DUAL:  DRP[12] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[15]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 15</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][37]" title="MAIN[6][30][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][10]">GTX_DUAL:  DRP[12] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[17]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 17</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][37]" title="MAIN[6][31][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][11]">GTX_DUAL:  DRP[12] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[16]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 16</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][36]" title="MAIN[6][30][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][9]">GTX_DUAL:  DRP[12] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[18]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 18</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][36]" title="MAIN[6][31][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][8]">GTX_DUAL:  DRP[12] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[19]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 19</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][35]" title="MAIN[6][30][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][6]">GTX_DUAL:  DRP[12] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[21]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 21</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][35]" title="MAIN[6][31][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][7]">GTX_DUAL:  DRP[12] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[20]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 20</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][34]" title="MAIN[6][30][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][5]">GTX_DUAL:  DRP[12] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[22]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 22</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][34]" title="MAIN[6][31][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][4]">GTX_DUAL:  DRP[12] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[23]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 23</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][33]" title="MAIN[6][30][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][2]">GTX_DUAL:  DRP[12] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[25]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 25</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][33]" title="MAIN[6][31][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][3]">GTX_DUAL:  DRP[12] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[24]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 24</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][32]" title="MAIN[6][30][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][1]">GTX_DUAL:  DRP[12] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[26]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 26</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][32]" title="MAIN[6][31][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[12][0]">GTX_DUAL:  DRP[12] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[27]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 27</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][31]" title="MAIN[6][30][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][14]">GTX_DUAL:  DRP[11] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[29]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 29</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][31]" title="MAIN[6][31][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][15]">GTX_DUAL:  DRP[11] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[28]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 28</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][30]" title="MAIN[6][30][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][13]">GTX_DUAL:  DRP[11] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[30]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 30</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][30]" title="MAIN[6][31][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][12]">GTX_DUAL:  DRP[11] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_1[31]">GTX_DUAL:  PRBS_ERR_THRESHOLD_1 bit 31</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][29]" title="MAIN[6][30][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][10]">GTX_DUAL:  DRP[11] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[1]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][29]" title="MAIN[6][31][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][11]">GTX_DUAL:  DRP[11] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[0]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][28]" title="MAIN[6][30][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][9]">GTX_DUAL:  DRP[11] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[2]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][28]" title="MAIN[6][31][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][8]">GTX_DUAL:  DRP[11] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[3]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 3</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][27]" title="MAIN[6][30][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][6]">GTX_DUAL:  DRP[11] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[5]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][27]" title="MAIN[6][31][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][7]">GTX_DUAL:  DRP[11] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[4]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 4</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][26]" title="MAIN[6][30][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][5]">GTX_DUAL:  DRP[11] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[6]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][26]" title="MAIN[6][31][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][4]">GTX_DUAL:  DRP[11] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[7]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 7</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][25]" title="MAIN[6][30][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][2]">GTX_DUAL:  DRP[11] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[9]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][25]" title="MAIN[6][31][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][3]">GTX_DUAL:  DRP[11] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[8]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 8</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][24]" title="MAIN[6][30][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][1]">GTX_DUAL:  DRP[11] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[10]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 10</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][24]" title="MAIN[6][31][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[11][0]">GTX_DUAL:  DRP[11] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[11]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 11</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][23]" title="MAIN[6][30][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][14]">GTX_DUAL:  DRP[10] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[13]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][23]" title="MAIN[6][31][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][15]">GTX_DUAL:  DRP[10] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[12]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 12</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][22]" title="MAIN[6][30][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][13]">GTX_DUAL:  DRP[10] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[14]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][22]" title="MAIN[6][31][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][12]">GTX_DUAL:  DRP[10] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[15]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 15</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][21]" title="MAIN[6][30][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][10]">GTX_DUAL:  DRP[10] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[17]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 17</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][21]" title="MAIN[6][31][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][11]">GTX_DUAL:  DRP[10] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[16]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 16</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][20]" title="MAIN[6][30][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][9]">GTX_DUAL:  DRP[10] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[18]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 18</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][20]" title="MAIN[6][31][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][8]">GTX_DUAL:  DRP[10] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[19]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 19</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][19]" title="MAIN[6][30][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][6]">GTX_DUAL:  DRP[10] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[21]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 21</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][19]" title="MAIN[6][31][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][7]">GTX_DUAL:  DRP[10] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[20]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 20</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][18]" title="MAIN[6][30][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][5]">GTX_DUAL:  DRP[10] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[22]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 22</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][18]" title="MAIN[6][31][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][4]">GTX_DUAL:  DRP[10] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[23]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 23</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][17]" title="MAIN[6][30][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][2]">GTX_DUAL:  DRP[10] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[25]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 25</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][17]" title="MAIN[6][31][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][3]">GTX_DUAL:  DRP[10] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[24]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 24</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][16]" title="MAIN[6][30][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][1]">GTX_DUAL:  DRP[10] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_1[26]">GTX_DUAL:  PMA_CDR_SCAN_1 bit 26</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][16]" title="MAIN[6][31][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[10][0]">GTX_DUAL:  DRP[10] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_1[0]">GTX_DUAL:  PLL_RXDIVSEL_OUT_1 bit 0</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][15]" title="MAIN[6][30][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][14]">GTX_DUAL:  DRP[9] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_SATA_1">GTX_DUAL:  PLL_SATA_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][15]" title="MAIN[6][31][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][15]">GTX_DUAL:  DRP[9] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_1[1]">GTX_DUAL:  PLL_RXDIVSEL_OUT_1 bit 1</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][14]" title="MAIN[6][30][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][13]">GTX_DUAL:  DRP[9] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][14]" title="MAIN[6][31][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][12]">GTX_DUAL:  DRP[9] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLKRCV_TRST">GTX_DUAL:  CLKRCV_TRST</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][13]" title="MAIN[6][30][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][10]">GTX_DUAL:  DRP[9] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[0]">GTX_DUAL:  PCOMMA_10B_VALUE_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][13]" title="MAIN[6][31][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][11]">GTX_DUAL:  DRP[9] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_DETECT_1">GTX_DUAL:  PCOMMA_DETECT_1</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][12]" title="MAIN[6][30][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][9]">GTX_DUAL:  DRP[9] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[1]">GTX_DUAL:  PCOMMA_10B_VALUE_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][12]" title="MAIN[6][31][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][8]">GTX_DUAL:  DRP[9] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[2]">GTX_DUAL:  PCOMMA_10B_VALUE_1 bit 2</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][11]" title="MAIN[6][30][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][6]">GTX_DUAL:  DRP[9] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[4]">GTX_DUAL:  PCOMMA_10B_VALUE_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][11]" title="MAIN[6][31][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][7]">GTX_DUAL:  DRP[9] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[3]">GTX_DUAL:  PCOMMA_10B_VALUE_1 bit 3</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][10]" title="MAIN[6][30][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][5]">GTX_DUAL:  DRP[9] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[5]">GTX_DUAL:  PCOMMA_10B_VALUE_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][10]" title="MAIN[6][31][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][4]">GTX_DUAL:  DRP[9] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[6]">GTX_DUAL:  PCOMMA_10B_VALUE_1 bit 6</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][9]" title="MAIN[6][30][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][2]">GTX_DUAL:  DRP[9] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[8]">GTX_DUAL:  PCOMMA_10B_VALUE_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][9]" title="MAIN[6][31][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][3]">GTX_DUAL:  DRP[9] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[7]">GTX_DUAL:  PCOMMA_10B_VALUE_1 bit 7</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][8]" title="MAIN[6][30][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][1]">GTX_DUAL:  DRP[9] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_1[9]">GTX_DUAL:  PCOMMA_10B_VALUE_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][8]" title="MAIN[6][31][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[9][0]">GTX_DUAL:  DRP[9] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PCI_EXPRESS_MODE_1">GTX_DUAL:  PCI_EXPRESS_MODE_1</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][7]" title="MAIN[6][30][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][14]">GTX_DUAL:  DRP[8] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[8]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][7]" title="MAIN[6][31][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][15]">GTX_DUAL:  DRP[8] bit 15</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][6]" title="MAIN[6][30][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][13]">GTX_DUAL:  DRP[8] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[7]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_1 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][6]" title="MAIN[6][31][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][12]">GTX_DUAL:  DRP[8] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[6]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_1 bit 6</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][5]" title="MAIN[6][30][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][10]">GTX_DUAL:  DRP[8] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[4]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][5]" title="MAIN[6][31][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][11]">GTX_DUAL:  DRP[8] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[5]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_1 bit 5</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][4]" title="MAIN[6][30][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][9]">GTX_DUAL:  DRP[8] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[3]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][4]" title="MAIN[6][31][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][8]">GTX_DUAL:  DRP[8] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[2]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_1 bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][3]" title="MAIN[6][30][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][6]">GTX_DUAL:  DRP[8] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[0]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][3]" title="MAIN[6][31][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][7]">GTX_DUAL:  DRP[8] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[1]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_1 bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][2]" title="MAIN[6][30][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][5]">GTX_DUAL:  DRP[8] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[9]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][2]" title="MAIN[6][31][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][4]">GTX_DUAL:  DRP[8] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[8]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_1 bit 8</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][1]" title="MAIN[6][30][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][2]">GTX_DUAL:  DRP[8] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[6]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][1]" title="MAIN[6][31][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][3]">GTX_DUAL:  DRP[8] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[7]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_1 bit 7</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[6][30][0]" title="MAIN[6][30][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][1]">GTX_DUAL:  DRP[8] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[5]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[6][31][0]" title="MAIN[6][31][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[8][0]">GTX_DUAL:  DRP[8] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_1[4]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_1 bit 4</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[7]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][63]" title="MAIN[7][30][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][14]">GTX_DUAL:  DRP[23] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[9]">GTX_DUAL:  CLK_COR_SEQ_1_1_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][63]" title="MAIN[7][31][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][15]">GTX_DUAL:  DRP[23] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[8]">GTX_DUAL:  CLK_COR_SEQ_1_1_1 bit 8</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][62]" title="MAIN[7][30][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][13]">GTX_DUAL:  DRP[23] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_1[0]">GTX_DUAL:  CLK_COR_REPEAT_WAIT_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][62]" title="MAIN[7][31][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][12]">GTX_DUAL:  DRP[23] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_1[1]">GTX_DUAL:  CLK_COR_REPEAT_WAIT_1 bit 1</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][61]" title="MAIN[7][30][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][10]">GTX_DUAL:  DRP[23] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_1[3]">GTX_DUAL:  CLK_COR_REPEAT_WAIT_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][61]" title="MAIN[7][31][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][11]">GTX_DUAL:  DRP[23] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_1[2]">GTX_DUAL:  CLK_COR_REPEAT_WAIT_1 bit 2</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][60]" title="MAIN[7][30][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][9]">GTX_DUAL:  DRP[23] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_1[4]">GTX_DUAL:  CLK_COR_REPEAT_WAIT_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][60]" title="MAIN[7][31][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][8]">GTX_DUAL:  DRP[23] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_CORRECT_USE_1">GTX_DUAL:  CLK_CORRECT_USE_1</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][59]" title="MAIN[7][30][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][6]">GTX_DUAL:  DRP[23] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[0]">GTX_DUAL:  CLK_COR_MIN_LAT_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][59]" title="MAIN[7][31][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][7]">GTX_DUAL:  DRP[23] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_PRECEDENCE_1">GTX_DUAL:  CLK_COR_PRECEDENCE_1</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][58]" title="MAIN[7][30][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][5]">GTX_DUAL:  DRP[23] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[1]">GTX_DUAL:  CLK_COR_MIN_LAT_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][58]" title="MAIN[7][31][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][4]">GTX_DUAL:  DRP[23] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[2]">GTX_DUAL:  CLK_COR_MIN_LAT_1 bit 2</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][57]" title="MAIN[7][30][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][2]">GTX_DUAL:  DRP[23] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[4]">GTX_DUAL:  CLK_COR_MIN_LAT_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][57]" title="MAIN[7][31][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][3]">GTX_DUAL:  DRP[23] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[3]">GTX_DUAL:  CLK_COR_MIN_LAT_1 bit 3</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][56]" title="MAIN[7][30][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][1]">GTX_DUAL:  DRP[23] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_1[5]">GTX_DUAL:  CLK_COR_MIN_LAT_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][56]" title="MAIN[7][31][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[23][0]">GTX_DUAL:  DRP[23] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[0]">GTX_DUAL:  CLK_COR_MAX_LAT_1 bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][55]" title="MAIN[7][30][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][14]">GTX_DUAL:  DRP[22] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[2]">GTX_DUAL:  CLK_COR_MAX_LAT_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][55]" title="MAIN[7][31][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][15]">GTX_DUAL:  DRP[22] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[1]">GTX_DUAL:  CLK_COR_MAX_LAT_1 bit 1</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][54]" title="MAIN[7][30][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][13]">GTX_DUAL:  DRP[22] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[3]">GTX_DUAL:  CLK_COR_MAX_LAT_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][54]" title="MAIN[7][31][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][12]">GTX_DUAL:  DRP[22] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[4]">GTX_DUAL:  CLK_COR_MAX_LAT_1 bit 4</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][53]" title="MAIN[7][30][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][10]">GTX_DUAL:  DRP[22] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_KEEP_IDLE_1">GTX_DUAL:  CLK_COR_KEEP_IDLE_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][53]" title="MAIN[7][31][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][11]">GTX_DUAL:  DRP[22] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_1[5]">GTX_DUAL:  CLK_COR_MAX_LAT_1 bit 5</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][52]" title="MAIN[7][30][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][9]">GTX_DUAL:  DRP[22] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_INSERT_IDLE_FLAG_1">GTX_DUAL:  CLK_COR_INSERT_IDLE_FLAG_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][52]" title="MAIN[7][31][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][8]">GTX_DUAL:  DRP[22] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_1[0]">GTX_DUAL:  CLK_COR_DET_LEN_1 bit 0</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][51]" title="MAIN[7][30][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][6]">GTX_DUAL:  DRP[22] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_1[0]">GTX_DUAL:  CLK_COR_ADJ_LEN_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][51]" title="MAIN[7][31][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][7]">GTX_DUAL:  DRP[22] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_1[1]">GTX_DUAL:  CLK_COR_DET_LEN_1 bit 1</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][50]" title="MAIN[7][30][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][5]">GTX_DUAL:  DRP[22] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_1[1]">GTX_DUAL:  CLK_COR_ADJ_LEN_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][50]" title="MAIN[7][31][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][4]">GTX_DUAL:  DRP[22] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_1[0]">GTX_DUAL:  CHAN_BOND_SEQ_LEN_1 bit 0</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][49]" title="MAIN[7][30][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][2]">GTX_DUAL:  DRP[22] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_USE_1">GTX_DUAL:  CHAN_BOND_SEQ_2_USE_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][49]" title="MAIN[7][31][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][3]">GTX_DUAL:  DRP[22] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_1[1]">GTX_DUAL:  CHAN_BOND_SEQ_LEN_1 bit 1</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][48]" title="MAIN[7][30][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][1]">GTX_DUAL:  DRP[22] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_1[0]">GTX_DUAL:  CHAN_BOND_SEQ_2_ENABLE_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][48]" title="MAIN[7][31][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[22][0]">GTX_DUAL:  DRP[22] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_1[1]">GTX_DUAL:  CHAN_BOND_SEQ_2_ENABLE_1 bit 1</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][47]" title="MAIN[7][30][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][14]">GTX_DUAL:  DRP[21] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_1[3]">GTX_DUAL:  CHAN_BOND_SEQ_2_ENABLE_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][47]" title="MAIN[7][31][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][15]">GTX_DUAL:  DRP[21] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_1[2]">GTX_DUAL:  CHAN_BOND_SEQ_2_ENABLE_1 bit 2</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][46]" title="MAIN[7][30][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][13]">GTX_DUAL:  DRP[21] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[8]">GTX_DUAL:  PMA_COM_CFG bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][46]" title="MAIN[7][31][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][12]">GTX_DUAL:  DRP[21] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_1[0]">GTX_DUAL:  OOBDETECT_THRESHOLD_1 bit 0</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][45]" title="MAIN[7][30][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][10]">GTX_DUAL:  DRP[21] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_1[2]">GTX_DUAL:  OOBDETECT_THRESHOLD_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][45]" title="MAIN[7][31][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][11]">GTX_DUAL:  DRP[21] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_1[1]">GTX_DUAL:  OOBDETECT_THRESHOLD_1 bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][44]" title="MAIN[7][30][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][9]">GTX_DUAL:  DRP[21] bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][44]" title="MAIN[7][31][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][8]">GTX_DUAL:  DRP[21] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-TXOUTCLK_SEL_1[0]">GTX_DUAL:  TXOUTCLK_SEL_1 bit 0</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][43]" title="MAIN[7][30][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][6]">GTX_DUAL:  DRP[21] bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][43]" title="MAIN[7][31][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][7]">GTX_DUAL:  DRP[21] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_XCLK_SEL_1[0]">GTX_DUAL:  TX_XCLK_SEL_1 bit 0</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][42]" title="MAIN[7][30][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][5]">GTX_DUAL:  DRP[21] bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][42]" title="MAIN[7][31][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][4]">GTX_DUAL:  DRP[21] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-TXRX_INVERT_1[0]">GTX_DUAL:  TXRX_INVERT_1 bit 0</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][41]" title="MAIN[7][30][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][2]">GTX_DUAL:  DRP[21] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-TXRX_INVERT_1[2]">GTX_DUAL:  TXRX_INVERT_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][41]" title="MAIN[7][31][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][3]">GTX_DUAL:  DRP[21] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-TXRX_INVERT_1[1]">GTX_DUAL:  TXRX_INVERT_1 bit 1</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][40]" title="MAIN[7][30][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][1]">GTX_DUAL:  DRP[21] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[0]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][40]" title="MAIN[7][31][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[21][0]">GTX_DUAL:  DRP[21] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[1]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 1</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][39]" title="MAIN[7][30][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][14]">GTX_DUAL:  DRP[20] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[3]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][39]" title="MAIN[7][31][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][15]">GTX_DUAL:  DRP[20] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[2]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 2</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][38]" title="MAIN[7][30][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][13]">GTX_DUAL:  DRP[20] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[4]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][38]" title="MAIN[7][31][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][12]">GTX_DUAL:  DRP[20] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[5]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 5</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][37]" title="MAIN[7][30][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][10]">GTX_DUAL:  DRP[20] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[7]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][37]" title="MAIN[7][31][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][11]">GTX_DUAL:  DRP[20] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[6]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 6</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][36]" title="MAIN[7][30][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][9]">GTX_DUAL:  DRP[20] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[8]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][36]" title="MAIN[7][31][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][8]">GTX_DUAL:  DRP[20] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[9]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 9</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][35]" title="MAIN[7][30][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][6]">GTX_DUAL:  DRP[20] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[11]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 11</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][35]" title="MAIN[7][31][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][7]">GTX_DUAL:  DRP[20] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[10]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 10</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][34]" title="MAIN[7][30][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][5]">GTX_DUAL:  DRP[20] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[12]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 12</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][34]" title="MAIN[7][31][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][4]">GTX_DUAL:  DRP[20] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_1[13]">GTX_DUAL:  TX_DETECT_RX_CFG_1 bit 13</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][33]" title="MAIN[7][30][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][2]">GTX_DUAL:  DRP[20] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[23]">GTX_DUAL:  PLL_COM_CFG bit 23</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][33]" title="MAIN[7][31][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][3]">GTX_DUAL:  DRP[20] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_BUFFER_USE_1">GTX_DUAL:  TX_BUFFER_USE_1</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][32]" title="MAIN[7][30][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][1]">GTX_DUAL:  DRP[20] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[22]">GTX_DUAL:  PLL_COM_CFG bit 22</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][32]" title="MAIN[7][31][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[20][0]">GTX_DUAL:  DRP[20] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[21]">GTX_DUAL:  PLL_COM_CFG bit 21</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][31]" title="MAIN[7][30][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][14]">GTX_DUAL:  DRP[19] bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][31]" title="MAIN[7][31][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][15]">GTX_DUAL:  DRP[19] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[20]">GTX_DUAL:  PLL_COM_CFG bit 20</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][30]" title="MAIN[7][30][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][13]">GTX_DUAL:  DRP[19] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][30]" title="MAIN[7][31][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][12]">GTX_DUAL:  DRP[19] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[0]">GTX_DUAL:  TRANS_TIME_TO_P2_1 bit 0</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][29]" title="MAIN[7][30][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][10]">GTX_DUAL:  DRP[19] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[2]">GTX_DUAL:  TRANS_TIME_TO_P2_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][29]" title="MAIN[7][31][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][11]">GTX_DUAL:  DRP[19] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[1]">GTX_DUAL:  TRANS_TIME_TO_P2_1 bit 1</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][28]" title="MAIN[7][30][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][9]">GTX_DUAL:  DRP[19] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[3]">GTX_DUAL:  TRANS_TIME_TO_P2_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][28]" title="MAIN[7][31][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][8]">GTX_DUAL:  DRP[19] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[4]">GTX_DUAL:  TRANS_TIME_TO_P2_1 bit 4</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][27]" title="MAIN[7][30][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][6]">GTX_DUAL:  DRP[19] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[6]">GTX_DUAL:  TRANS_TIME_TO_P2_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][27]" title="MAIN[7][31][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][7]">GTX_DUAL:  DRP[19] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[5]">GTX_DUAL:  TRANS_TIME_TO_P2_1 bit 5</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][26]" title="MAIN[7][30][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][5]">GTX_DUAL:  DRP[19] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[7]">GTX_DUAL:  TRANS_TIME_TO_P2_1 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][26]" title="MAIN[7][31][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][4]">GTX_DUAL:  DRP[19] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[8]">GTX_DUAL:  TRANS_TIME_TO_P2_1 bit 8</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][25]" title="MAIN[7][30][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][2]">GTX_DUAL:  DRP[19] bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][25]" title="MAIN[7][31][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][3]">GTX_DUAL:  DRP[19] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_1[9]">GTX_DUAL:  TRANS_TIME_TO_P2_1 bit 9</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][24]" title="MAIN[7][30][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][1]">GTX_DUAL:  DRP[19] bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][24]" title="MAIN[7][31][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[19][0]">GTX_DUAL:  DRP[19] bit 0</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][23]" title="MAIN[7][30][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][14]">GTX_DUAL:  DRP[18] bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][23]" title="MAIN[7][31][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][15]">GTX_DUAL:  DRP[18] bit 15</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][22]" title="MAIN[7][30][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][13]">GTX_DUAL:  DRP[18] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][22]" title="MAIN[7][31][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][12]">GTX_DUAL:  DRP[18] bit 12</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][21]" title="MAIN[7][30][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][10]">GTX_DUAL:  DRP[18] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[0]">GTX_DUAL:  TRANS_TIME_NON_P2_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][21]" title="MAIN[7][31][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][11]">GTX_DUAL:  DRP[18] bit 11</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][20]" title="MAIN[7][30][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][9]">GTX_DUAL:  DRP[18] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[1]">GTX_DUAL:  TRANS_TIME_NON_P2_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][20]" title="MAIN[7][31][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][8]">GTX_DUAL:  DRP[18] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[2]">GTX_DUAL:  TRANS_TIME_NON_P2_1 bit 2</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][19]" title="MAIN[7][30][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][6]">GTX_DUAL:  DRP[18] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[4]">GTX_DUAL:  TRANS_TIME_NON_P2_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][19]" title="MAIN[7][31][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][7]">GTX_DUAL:  DRP[18] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[3]">GTX_DUAL:  TRANS_TIME_NON_P2_1 bit 3</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][18]" title="MAIN[7][30][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][5]">GTX_DUAL:  DRP[18] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[5]">GTX_DUAL:  TRANS_TIME_NON_P2_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][18]" title="MAIN[7][31][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][4]">GTX_DUAL:  DRP[18] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[6]">GTX_DUAL:  TRANS_TIME_NON_P2_1 bit 6</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][17]" title="MAIN[7][30][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][2]">GTX_DUAL:  DRP[18] bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][17]" title="MAIN[7][31][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][3]">GTX_DUAL:  DRP[18] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_1[7]">GTX_DUAL:  TRANS_TIME_NON_P2_1 bit 7</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][16]" title="MAIN[7][30][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][1]">GTX_DUAL:  DRP[18] bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][16]" title="MAIN[7][31][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[18][0]">GTX_DUAL:  DRP[18] bit 0</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][15]" title="MAIN[7][30][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][14]">GTX_DUAL:  DRP[17] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[0]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][15]" title="MAIN[7][31][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][15]">GTX_DUAL:  DRP[17] bit 15</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][14]" title="MAIN[7][30][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][13]">GTX_DUAL:  DRP[17] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[1]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][14]" title="MAIN[7][31][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][12]">GTX_DUAL:  DRP[17] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[2]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 2</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][13]" title="MAIN[7][30][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][10]">GTX_DUAL:  DRP[17] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[4]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][13]" title="MAIN[7][31][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][11]">GTX_DUAL:  DRP[17] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[3]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 3</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][12]" title="MAIN[7][30][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][9]">GTX_DUAL:  DRP[17] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[5]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][12]" title="MAIN[7][31][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][8]">GTX_DUAL:  DRP[17] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[6]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 6</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][11]" title="MAIN[7][30][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][6]">GTX_DUAL:  DRP[17] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[8]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][11]" title="MAIN[7][31][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][7]">GTX_DUAL:  DRP[17] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[7]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 7</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][10]" title="MAIN[7][30][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][5]">GTX_DUAL:  DRP[17] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[9]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][10]" title="MAIN[7][31][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][4]">GTX_DUAL:  DRP[17] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[10]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 10</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][9]" title="MAIN[7][30][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][2]">GTX_DUAL:  DRP[17] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-TERMINATION_IMP_1[0]">GTX_DUAL:  TERMINATION_IMP_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][9]" title="MAIN[7][31][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][3]">GTX_DUAL:  DRP[17] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_1[11]">GTX_DUAL:  TRANS_TIME_FROM_P2_1 bit 11</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][8]" title="MAIN[7][30][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][1]">GTX_DUAL:  DRP[17] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[0]">GTX_DUAL:  SATA_MIN_WAKE_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][8]" title="MAIN[7][31][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[17][0]">GTX_DUAL:  DRP[17] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[1]">GTX_DUAL:  SATA_MIN_WAKE_1 bit 1</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][7]" title="MAIN[7][30][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][14]">GTX_DUAL:  DRP[16] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[3]">GTX_DUAL:  SATA_MIN_WAKE_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][7]" title="MAIN[7][31][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][15]">GTX_DUAL:  DRP[16] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[2]">GTX_DUAL:  SATA_MIN_WAKE_1 bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][6]" title="MAIN[7][30][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][13]">GTX_DUAL:  DRP[16] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[4]">GTX_DUAL:  SATA_MIN_WAKE_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][6]" title="MAIN[7][31][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][12]">GTX_DUAL:  DRP[16] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_1[5]">GTX_DUAL:  SATA_MIN_WAKE_1 bit 5</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][5]" title="MAIN[7][30][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][10]">GTX_DUAL:  DRP[16] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[1]">GTX_DUAL:  SATA_MIN_INIT_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][5]" title="MAIN[7][31][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][11]">GTX_DUAL:  DRP[16] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[0]">GTX_DUAL:  SATA_MIN_INIT_1 bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][4]" title="MAIN[7][30][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][9]">GTX_DUAL:  DRP[16] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[2]">GTX_DUAL:  SATA_MIN_INIT_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][4]" title="MAIN[7][31][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][8]">GTX_DUAL:  DRP[16] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[3]">GTX_DUAL:  SATA_MIN_INIT_1 bit 3</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][3]" title="MAIN[7][30][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][6]">GTX_DUAL:  DRP[16] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[5]">GTX_DUAL:  SATA_MIN_INIT_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][3]" title="MAIN[7][31][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][7]">GTX_DUAL:  DRP[16] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_1[4]">GTX_DUAL:  SATA_MIN_INIT_1 bit 4</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][2]" title="MAIN[7][30][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][5]">GTX_DUAL:  DRP[16] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[0]">GTX_DUAL:  SATA_MIN_BURST_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][2]" title="MAIN[7][31][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][4]">GTX_DUAL:  DRP[16] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[1]">GTX_DUAL:  SATA_MIN_BURST_1 bit 1</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][1]" title="MAIN[7][30][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][2]">GTX_DUAL:  DRP[16] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[3]">GTX_DUAL:  SATA_MIN_BURST_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][1]" title="MAIN[7][31][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][3]">GTX_DUAL:  DRP[16] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[2]">GTX_DUAL:  SATA_MIN_BURST_1 bit 2</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[7][30][0]" title="MAIN[7][30][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][1]">GTX_DUAL:  DRP[16] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[4]">GTX_DUAL:  SATA_MIN_BURST_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[7][31][0]" title="MAIN[7][31][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[16][0]">GTX_DUAL:  DRP[16] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_1[5]">GTX_DUAL:  SATA_MIN_BURST_1 bit 5</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[8]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][29][63]" title="MAIN[8][29][63]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[28]">CRC32[1]:  CRC_INIT bit 28</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][30][63]" title="MAIN[8][30][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][14]">GTX_DUAL:  DRP[31] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[8]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][63]" title="MAIN[8][31][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][15]">GTX_DUAL:  DRP[31] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[9]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_1 bit 9</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][28][62]" title="MAIN[8][28][62]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[29]">CRC32[1]:  CRC_INIT bit 29</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][62]" title="MAIN[8][30][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][13]">GTX_DUAL:  DRP[31] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][62]" title="MAIN[8][31][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][12]">GTX_DUAL:  DRP[31] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[7]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_1 bit 7</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][29][61]" title="MAIN[8][29][61]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[30]">CRC32[1]:  CRC_INIT bit 30</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][30][61]" title="MAIN[8][30][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][10]">GTX_DUAL:  DRP[31] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[5]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][61]" title="MAIN[8][31][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][11]">GTX_DUAL:  DRP[31] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[6]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_1 bit 6</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][28][60]" title="MAIN[8][28][60]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[31]">CRC32[1]:  CRC_INIT bit 31</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][60]" title="MAIN[8][30][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][9]">GTX_DUAL:  DRP[31] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[4]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][60]" title="MAIN[8][31][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][8]">GTX_DUAL:  DRP[31] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[3]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_1 bit 3</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][59]" title="MAIN[8][30][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][6]">GTX_DUAL:  DRP[31] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[1]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][59]" title="MAIN[8][31][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][7]">GTX_DUAL:  DRP[31] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[2]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_1 bit 2</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][58]" title="MAIN[8][30][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][5]">GTX_DUAL:  DRP[31] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_1[0]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][58]" title="MAIN[8][31][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][4]">GTX_DUAL:  DRP[31] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_1[9]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_1 bit 9</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][57]" title="MAIN[8][30][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][2]">GTX_DUAL:  DRP[31] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[0]">GTX_DUAL:  MCOMMA_10B_VALUE_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][57]" title="MAIN[8][31][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][3]">GTX_DUAL:  DRP[31] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_DETECT_1">GTX_DUAL:  MCOMMA_DETECT_1</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][56]" title="MAIN[8][30][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][1]">GTX_DUAL:  DRP[31] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[1]">GTX_DUAL:  MCOMMA_10B_VALUE_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][56]" title="MAIN[8][31][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[31][0]">GTX_DUAL:  DRP[31] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[2]">GTX_DUAL:  MCOMMA_10B_VALUE_1 bit 2</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][55]" title="MAIN[8][30][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][14]">GTX_DUAL:  DRP[30] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[4]">GTX_DUAL:  MCOMMA_10B_VALUE_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][55]" title="MAIN[8][31][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][15]">GTX_DUAL:  DRP[30] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[3]">GTX_DUAL:  MCOMMA_10B_VALUE_1 bit 3</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][54]" title="MAIN[8][30][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][13]">GTX_DUAL:  DRP[30] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[5]">GTX_DUAL:  MCOMMA_10B_VALUE_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][54]" title="MAIN[8][31][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][12]">GTX_DUAL:  DRP[30] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[6]">GTX_DUAL:  MCOMMA_10B_VALUE_1 bit 6</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][53]" title="MAIN[8][30][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][10]">GTX_DUAL:  DRP[30] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[8]">GTX_DUAL:  MCOMMA_10B_VALUE_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][53]" title="MAIN[8][31][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][11]">GTX_DUAL:  DRP[30] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[7]">GTX_DUAL:  MCOMMA_10B_VALUE_1 bit 7</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][52]" title="MAIN[8][30][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][9]">GTX_DUAL:  DRP[30] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_1[9]">GTX_DUAL:  MCOMMA_10B_VALUE_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][52]" title="MAIN[8][31][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][8]">GTX_DUAL:  DRP[30] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-DEC_VALID_COMMA_ONLY_1">GTX_DUAL:  DEC_VALID_COMMA_ONLY_1</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][51]" title="MAIN[8][30][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][6]">GTX_DUAL:  DRP[30] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-DEC_MCOMMA_DETECT_1">GTX_DUAL:  DEC_MCOMMA_DETECT_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][51]" title="MAIN[8][31][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][7]">GTX_DUAL:  DRP[30] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-DEC_PCOMMA_DETECT_1">GTX_DUAL:  DEC_PCOMMA_DETECT_1</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][50]" title="MAIN[8][30][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][5]">GTX_DUAL:  DRP[30] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_DOUBLE_1">GTX_DUAL:  COMMA_DOUBLE_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][50]" title="MAIN[8][31][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][4]">GTX_DUAL:  DRP[30] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[0]">GTX_DUAL:  COMMA_10B_ENABLE_1 bit 0</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][49]" title="MAIN[8][30][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][2]">GTX_DUAL:  DRP[30] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[2]">GTX_DUAL:  COMMA_10B_ENABLE_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][49]" title="MAIN[8][31][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][3]">GTX_DUAL:  DRP[30] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[1]">GTX_DUAL:  COMMA_10B_ENABLE_1 bit 1</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][48]" title="MAIN[8][30][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][1]">GTX_DUAL:  DRP[30] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[3]">GTX_DUAL:  COMMA_10B_ENABLE_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][48]" title="MAIN[8][31][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[30][0]">GTX_DUAL:  DRP[30] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[4]">GTX_DUAL:  COMMA_10B_ENABLE_1 bit 4</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][47]" title="MAIN[8][30][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][14]">GTX_DUAL:  DRP[29] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[6]">GTX_DUAL:  COMMA_10B_ENABLE_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][47]" title="MAIN[8][31][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][15]">GTX_DUAL:  DRP[29] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[5]">GTX_DUAL:  COMMA_10B_ENABLE_1 bit 5</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][46]" title="MAIN[8][30][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][13]">GTX_DUAL:  DRP[29] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[7]">GTX_DUAL:  COMMA_10B_ENABLE_1 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][46]" title="MAIN[8][31][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][12]">GTX_DUAL:  DRP[29] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[8]">GTX_DUAL:  COMMA_10B_ENABLE_1 bit 8</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][45]" title="MAIN[8][30][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][10]">GTX_DUAL:  DRP[29] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-COM_BURST_VAL_1[0]">GTX_DUAL:  COM_BURST_VAL_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][45]" title="MAIN[8][31][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][11]">GTX_DUAL:  DRP[29] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_1[9]">GTX_DUAL:  COMMA_10B_ENABLE_1 bit 9</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][44]" title="MAIN[8][30][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][9]">GTX_DUAL:  DRP[29] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-COM_BURST_VAL_1[1]">GTX_DUAL:  COM_BURST_VAL_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][44]" title="MAIN[8][31][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][8]">GTX_DUAL:  DRP[29] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-COM_BURST_VAL_1[2]">GTX_DUAL:  COM_BURST_VAL_1 bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][43]" title="MAIN[8][30][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][6]">GTX_DUAL:  DRP[29] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_USE_1">GTX_DUAL:  CLK_COR_SEQ_2_USE_1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][43]" title="MAIN[8][31][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][7]">GTX_DUAL:  DRP[29] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-COM_BURST_VAL_1[3]">GTX_DUAL:  COM_BURST_VAL_1 bit 3</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][42]" title="MAIN[8][30][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][5]">GTX_DUAL:  DRP[29] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_1[0]">GTX_DUAL:  CLK_COR_SEQ_2_ENABLE_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][42]" title="MAIN[8][31][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][4]">GTX_DUAL:  DRP[29] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_1[1]">GTX_DUAL:  CLK_COR_SEQ_2_ENABLE_1 bit 1</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][41]" title="MAIN[8][30][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][2]">GTX_DUAL:  DRP[29] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_1[3]">GTX_DUAL:  CLK_COR_SEQ_2_ENABLE_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][41]" title="MAIN[8][31][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][3]">GTX_DUAL:  DRP[29] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_1[2]">GTX_DUAL:  CLK_COR_SEQ_2_ENABLE_1 bit 2</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][40]" title="MAIN[8][30][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][1]">GTX_DUAL:  DRP[29] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[0]">GTX_DUAL:  CLK_COR_SEQ_2_4_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][40]" title="MAIN[8][31][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[29][0]">GTX_DUAL:  DRP[29] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[1]">GTX_DUAL:  CLK_COR_SEQ_2_4_1 bit 1</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][39]" title="MAIN[8][30][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][14]">GTX_DUAL:  DRP[28] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[3]">GTX_DUAL:  CLK_COR_SEQ_2_4_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][39]" title="MAIN[8][31][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][15]">GTX_DUAL:  DRP[28] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[2]">GTX_DUAL:  CLK_COR_SEQ_2_4_1 bit 2</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][38]" title="MAIN[8][30][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][13]">GTX_DUAL:  DRP[28] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[4]">GTX_DUAL:  CLK_COR_SEQ_2_4_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][38]" title="MAIN[8][31][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][12]">GTX_DUAL:  DRP[28] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[5]">GTX_DUAL:  CLK_COR_SEQ_2_4_1 bit 5</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][37]" title="MAIN[8][30][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][10]">GTX_DUAL:  DRP[28] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[7]">GTX_DUAL:  CLK_COR_SEQ_2_4_1 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][37]" title="MAIN[8][31][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][11]">GTX_DUAL:  DRP[28] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[6]">GTX_DUAL:  CLK_COR_SEQ_2_4_1 bit 6</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][36]" title="MAIN[8][30][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][9]">GTX_DUAL:  DRP[28] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[8]">GTX_DUAL:  CLK_COR_SEQ_2_4_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][36]" title="MAIN[8][31][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][8]">GTX_DUAL:  DRP[28] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_1[9]">GTX_DUAL:  CLK_COR_SEQ_2_4_1 bit 9</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][35]" title="MAIN[8][30][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][6]">GTX_DUAL:  DRP[28] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[1]">GTX_DUAL:  CLK_COR_SEQ_2_3_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][35]" title="MAIN[8][31][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][7]">GTX_DUAL:  DRP[28] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[0]">GTX_DUAL:  CLK_COR_SEQ_2_3_1 bit 0</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][34]" title="MAIN[8][30][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][5]">GTX_DUAL:  DRP[28] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[2]">GTX_DUAL:  CLK_COR_SEQ_2_3_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][34]" title="MAIN[8][31][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][4]">GTX_DUAL:  DRP[28] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[3]">GTX_DUAL:  CLK_COR_SEQ_2_3_1 bit 3</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][33]" title="MAIN[8][30][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][2]">GTX_DUAL:  DRP[28] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[5]">GTX_DUAL:  CLK_COR_SEQ_2_3_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][33]" title="MAIN[8][31][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][3]">GTX_DUAL:  DRP[28] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[4]">GTX_DUAL:  CLK_COR_SEQ_2_3_1 bit 4</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][32]" title="MAIN[8][30][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][1]">GTX_DUAL:  DRP[28] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[6]">GTX_DUAL:  CLK_COR_SEQ_2_3_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][32]" title="MAIN[8][31][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[28][0]">GTX_DUAL:  DRP[28] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[7]">GTX_DUAL:  CLK_COR_SEQ_2_3_1 bit 7</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][31]" title="MAIN[8][30][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][14]">GTX_DUAL:  DRP[27] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[9]">GTX_DUAL:  CLK_COR_SEQ_2_3_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][31]" title="MAIN[8][31][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][15]">GTX_DUAL:  DRP[27] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_1[8]">GTX_DUAL:  CLK_COR_SEQ_2_3_1 bit 8</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][30]" title="MAIN[8][30][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][13]">GTX_DUAL:  DRP[27] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[0]">GTX_DUAL:  CLK_COR_SEQ_2_2_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][30]" title="MAIN[8][31][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][12]">GTX_DUAL:  DRP[27] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[1]">GTX_DUAL:  CLK_COR_SEQ_2_2_1 bit 1</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][29]" title="MAIN[8][30][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][10]">GTX_DUAL:  DRP[27] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[3]">GTX_DUAL:  CLK_COR_SEQ_2_2_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][29]" title="MAIN[8][31][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][11]">GTX_DUAL:  DRP[27] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[2]">GTX_DUAL:  CLK_COR_SEQ_2_2_1 bit 2</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][28]" title="MAIN[8][30][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][9]">GTX_DUAL:  DRP[27] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[4]">GTX_DUAL:  CLK_COR_SEQ_2_2_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][28]" title="MAIN[8][31][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][8]">GTX_DUAL:  DRP[27] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[5]">GTX_DUAL:  CLK_COR_SEQ_2_2_1 bit 5</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][27]" title="MAIN[8][30][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][6]">GTX_DUAL:  DRP[27] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[7]">GTX_DUAL:  CLK_COR_SEQ_2_2_1 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][27]" title="MAIN[8][31][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][7]">GTX_DUAL:  DRP[27] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[6]">GTX_DUAL:  CLK_COR_SEQ_2_2_1 bit 6</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][26]" title="MAIN[8][30][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][5]">GTX_DUAL:  DRP[27] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[8]">GTX_DUAL:  CLK_COR_SEQ_2_2_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][26]" title="MAIN[8][31][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][4]">GTX_DUAL:  DRP[27] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_1[9]">GTX_DUAL:  CLK_COR_SEQ_2_2_1 bit 9</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][25]" title="MAIN[8][30][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][2]">GTX_DUAL:  DRP[27] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[1]">GTX_DUAL:  CLK_COR_SEQ_2_1_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][25]" title="MAIN[8][31][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][3]">GTX_DUAL:  DRP[27] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[0]">GTX_DUAL:  CLK_COR_SEQ_2_1_1 bit 0</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][24]" title="MAIN[8][30][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][1]">GTX_DUAL:  DRP[27] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[2]">GTX_DUAL:  CLK_COR_SEQ_2_1_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][24]" title="MAIN[8][31][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[27][0]">GTX_DUAL:  DRP[27] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[3]">GTX_DUAL:  CLK_COR_SEQ_2_1_1 bit 3</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][23]" title="MAIN[8][30][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][14]">GTX_DUAL:  DRP[26] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[5]">GTX_DUAL:  CLK_COR_SEQ_2_1_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][23]" title="MAIN[8][31][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][15]">GTX_DUAL:  DRP[26] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[4]">GTX_DUAL:  CLK_COR_SEQ_2_1_1 bit 4</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][22]" title="MAIN[8][30][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][13]">GTX_DUAL:  DRP[26] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[6]">GTX_DUAL:  CLK_COR_SEQ_2_1_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][22]" title="MAIN[8][31][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][12]">GTX_DUAL:  DRP[26] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[7]">GTX_DUAL:  CLK_COR_SEQ_2_1_1 bit 7</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][21]" title="MAIN[8][30][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][10]">GTX_DUAL:  DRP[26] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[9]">GTX_DUAL:  CLK_COR_SEQ_2_1_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][21]" title="MAIN[8][31][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][11]">GTX_DUAL:  DRP[26] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_1[8]">GTX_DUAL:  CLK_COR_SEQ_2_1_1 bit 8</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][20]" title="MAIN[8][30][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][9]">GTX_DUAL:  DRP[26] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_1[0]">GTX_DUAL:  CLK_COR_SEQ_1_ENABLE_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][20]" title="MAIN[8][31][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][8]">GTX_DUAL:  DRP[26] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_1[1]">GTX_DUAL:  CLK_COR_SEQ_1_ENABLE_1 bit 1</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][19]" title="MAIN[8][30][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][6]">GTX_DUAL:  DRP[26] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_1[3]">GTX_DUAL:  CLK_COR_SEQ_1_ENABLE_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][19]" title="MAIN[8][31][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][7]">GTX_DUAL:  DRP[26] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_1[2]">GTX_DUAL:  CLK_COR_SEQ_1_ENABLE_1 bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][18]" title="MAIN[8][30][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][5]">GTX_DUAL:  DRP[26] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[0]">GTX_DUAL:  CLK_COR_SEQ_1_4_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][18]" title="MAIN[8][31][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][4]">GTX_DUAL:  DRP[26] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[1]">GTX_DUAL:  CLK_COR_SEQ_1_4_1 bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][17]" title="MAIN[8][30][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][2]">GTX_DUAL:  DRP[26] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[3]">GTX_DUAL:  CLK_COR_SEQ_1_4_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][17]" title="MAIN[8][31][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][3]">GTX_DUAL:  DRP[26] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[2]">GTX_DUAL:  CLK_COR_SEQ_1_4_1 bit 2</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][16]" title="MAIN[8][30][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][1]">GTX_DUAL:  DRP[26] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[4]">GTX_DUAL:  CLK_COR_SEQ_1_4_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][16]" title="MAIN[8][31][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[26][0]">GTX_DUAL:  DRP[26] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[5]">GTX_DUAL:  CLK_COR_SEQ_1_4_1 bit 5</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][15]" title="MAIN[8][30][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][14]">GTX_DUAL:  DRP[25] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[7]">GTX_DUAL:  CLK_COR_SEQ_1_4_1 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][15]" title="MAIN[8][31][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][15]">GTX_DUAL:  DRP[25] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[6]">GTX_DUAL:  CLK_COR_SEQ_1_4_1 bit 6</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][14]" title="MAIN[8][30][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][13]">GTX_DUAL:  DRP[25] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[8]">GTX_DUAL:  CLK_COR_SEQ_1_4_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][14]" title="MAIN[8][31][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][12]">GTX_DUAL:  DRP[25] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_1[9]">GTX_DUAL:  CLK_COR_SEQ_1_4_1 bit 9</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][13]" title="MAIN[8][30][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][10]">GTX_DUAL:  DRP[25] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[1]">GTX_DUAL:  CLK_COR_SEQ_1_3_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][13]" title="MAIN[8][31][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][11]">GTX_DUAL:  DRP[25] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[0]">GTX_DUAL:  CLK_COR_SEQ_1_3_1 bit 0</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][12]" title="MAIN[8][30][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][9]">GTX_DUAL:  DRP[25] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[2]">GTX_DUAL:  CLK_COR_SEQ_1_3_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][12]" title="MAIN[8][31][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][8]">GTX_DUAL:  DRP[25] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[3]">GTX_DUAL:  CLK_COR_SEQ_1_3_1 bit 3</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][11]" title="MAIN[8][30][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][6]">GTX_DUAL:  DRP[25] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[5]">GTX_DUAL:  CLK_COR_SEQ_1_3_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][11]" title="MAIN[8][31][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][7]">GTX_DUAL:  DRP[25] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[4]">GTX_DUAL:  CLK_COR_SEQ_1_3_1 bit 4</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][10]" title="MAIN[8][30][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][5]">GTX_DUAL:  DRP[25] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[6]">GTX_DUAL:  CLK_COR_SEQ_1_3_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][10]" title="MAIN[8][31][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][4]">GTX_DUAL:  DRP[25] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[7]">GTX_DUAL:  CLK_COR_SEQ_1_3_1 bit 7</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][9]" title="MAIN[8][30][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][2]">GTX_DUAL:  DRP[25] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[9]">GTX_DUAL:  CLK_COR_SEQ_1_3_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][9]" title="MAIN[8][31][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][3]">GTX_DUAL:  DRP[25] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_1[8]">GTX_DUAL:  CLK_COR_SEQ_1_3_1 bit 8</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][8]" title="MAIN[8][30][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][1]">GTX_DUAL:  DRP[25] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[0]">GTX_DUAL:  CLK_COR_SEQ_1_2_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][8]" title="MAIN[8][31][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[25][0]">GTX_DUAL:  DRP[25] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[1]">GTX_DUAL:  CLK_COR_SEQ_1_2_1 bit 1</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][7]" title="MAIN[8][30][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][14]">GTX_DUAL:  DRP[24] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[3]">GTX_DUAL:  CLK_COR_SEQ_1_2_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][7]" title="MAIN[8][31][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][15]">GTX_DUAL:  DRP[24] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[2]">GTX_DUAL:  CLK_COR_SEQ_1_2_1 bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][6]" title="MAIN[8][30][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][13]">GTX_DUAL:  DRP[24] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[4]">GTX_DUAL:  CLK_COR_SEQ_1_2_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][6]" title="MAIN[8][31][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][12]">GTX_DUAL:  DRP[24] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[5]">GTX_DUAL:  CLK_COR_SEQ_1_2_1 bit 5</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][5]" title="MAIN[8][30][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][10]">GTX_DUAL:  DRP[24] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[7]">GTX_DUAL:  CLK_COR_SEQ_1_2_1 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][5]" title="MAIN[8][31][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][11]">GTX_DUAL:  DRP[24] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[6]">GTX_DUAL:  CLK_COR_SEQ_1_2_1 bit 6</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][4]" title="MAIN[8][30][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][9]">GTX_DUAL:  DRP[24] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[8]">GTX_DUAL:  CLK_COR_SEQ_1_2_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][4]" title="MAIN[8][31][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][8]">GTX_DUAL:  DRP[24] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_1[9]">GTX_DUAL:  CLK_COR_SEQ_1_2_1 bit 9</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][3]" title="MAIN[8][30][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][6]">GTX_DUAL:  DRP[24] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[1]">GTX_DUAL:  CLK_COR_SEQ_1_1_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][3]" title="MAIN[8][31][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][7]">GTX_DUAL:  DRP[24] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[0]">GTX_DUAL:  CLK_COR_SEQ_1_1_1 bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][2]" title="MAIN[8][30][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][5]">GTX_DUAL:  DRP[24] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[2]">GTX_DUAL:  CLK_COR_SEQ_1_1_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][2]" title="MAIN[8][31][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][4]">GTX_DUAL:  DRP[24] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[3]">GTX_DUAL:  CLK_COR_SEQ_1_1_1 bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][1]" title="MAIN[8][30][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][2]">GTX_DUAL:  DRP[24] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[5]">GTX_DUAL:  CLK_COR_SEQ_1_1_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][1]" title="MAIN[8][31][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][3]">GTX_DUAL:  DRP[24] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[4]">GTX_DUAL:  CLK_COR_SEQ_1_1_1 bit 4</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[8][30][0]" title="MAIN[8][30][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][1]">GTX_DUAL:  DRP[24] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[6]">GTX_DUAL:  CLK_COR_SEQ_1_1_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[8][31][0]" title="MAIN[8][31][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[24][0]">GTX_DUAL:  DRP[24] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_1[7]">GTX_DUAL:  CLK_COR_SEQ_1_1_1 bit 7</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[9]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][63]" title="MAIN[9][30][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][14]">GTX_DUAL:  DRP[39] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[5]">GTX_DUAL:  PLL_COM_CFG bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][63]" title="MAIN[9][31][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][15]">GTX_DUAL:  DRP[39] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[4]">GTX_DUAL:  PLL_COM_CFG bit 4</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][62]" title="MAIN[9][30][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][13]">GTX_DUAL:  DRP[39] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[6]">GTX_DUAL:  PLL_COM_CFG bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][62]" title="MAIN[9][31][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][12]">GTX_DUAL:  DRP[39] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[7]">GTX_DUAL:  PLL_COM_CFG bit 7</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][61]" title="MAIN[9][30][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][10]">GTX_DUAL:  DRP[39] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[9]">GTX_DUAL:  PLL_COM_CFG bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][61]" title="MAIN[9][31][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][11]">GTX_DUAL:  DRP[39] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[8]">GTX_DUAL:  PLL_COM_CFG bit 8</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][60]" title="MAIN[9][30][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][9]">GTX_DUAL:  DRP[39] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[10]">GTX_DUAL:  PLL_COM_CFG bit 10</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][60]" title="MAIN[9][31][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][8]">GTX_DUAL:  DRP[39] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[11]">GTX_DUAL:  PLL_COM_CFG bit 11</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][59]" title="MAIN[9][30][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][6]">GTX_DUAL:  DRP[39] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[13]">GTX_DUAL:  PLL_COM_CFG bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][59]" title="MAIN[9][31][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][7]">GTX_DUAL:  DRP[39] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[12]">GTX_DUAL:  PLL_COM_CFG bit 12</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][58]" title="MAIN[9][30][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][5]">GTX_DUAL:  DRP[39] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[14]">GTX_DUAL:  PLL_COM_CFG bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][58]" title="MAIN[9][31][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][4]">GTX_DUAL:  DRP[39] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[15]">GTX_DUAL:  PLL_COM_CFG bit 15</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][57]" title="MAIN[9][30][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][2]">GTX_DUAL:  DRP[39] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[17]">GTX_DUAL:  PLL_COM_CFG bit 17</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][57]" title="MAIN[9][31][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][3]">GTX_DUAL:  DRP[39] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[16]">GTX_DUAL:  PLL_COM_CFG bit 16</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][56]" title="MAIN[9][30][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][1]">GTX_DUAL:  DRP[39] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[18]">GTX_DUAL:  PLL_COM_CFG bit 18</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][56]" title="MAIN[9][31][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[39][0]">GTX_DUAL:  DRP[39] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[19]">GTX_DUAL:  PLL_COM_CFG bit 19</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][55]" title="MAIN[9][30][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][14]">GTX_DUAL:  DRP[38] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-OOB_CLK_DIVIDER[0]">GTX_DUAL:  OOB_CLK_DIVIDER bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][55]" title="MAIN[9][31][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][15]">GTX_DUAL:  DRP[38] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-OVERSAMPLE_MODE">GTX_DUAL:  OVERSAMPLE_MODE</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][54]" title="MAIN[9][30][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][13]">GTX_DUAL:  DRP[38] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-OOB_CLK_DIVIDER[1]">GTX_DUAL:  OOB_CLK_DIVIDER bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][54]" title="MAIN[9][31][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][12]">GTX_DUAL:  DRP[38] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-OOB_CLK_DIVIDER[2]">GTX_DUAL:  OOB_CLK_DIVIDER bit 2</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][53]" title="MAIN[9][30][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][10]">GTX_DUAL:  DRP[38] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK25_DIVIDER[1]">GTX_DUAL:  CLK25_DIVIDER bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][53]" title="MAIN[9][31][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][11]">GTX_DUAL:  DRP[38] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK25_DIVIDER[0]">GTX_DUAL:  CLK25_DIVIDER bit 0</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][52]" title="MAIN[9][30][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][9]">GTX_DUAL:  DRP[38] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK25_DIVIDER[2]">GTX_DUAL:  CLK25_DIVIDER bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][52]" title="MAIN[9][31][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][8]">GTX_DUAL:  DRP[38] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[48]">GTX_DUAL:  PMA_COM_CFG bit 48</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][51]" title="MAIN[9][30][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][6]">GTX_DUAL:  DRP[38] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[44]">GTX_DUAL:  PMA_COM_CFG bit 44</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][51]" title="MAIN[9][31][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][7]">GTX_DUAL:  DRP[38] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[46]">GTX_DUAL:  PMA_COM_CFG bit 46</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][50]" title="MAIN[9][30][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][5]">GTX_DUAL:  DRP[38] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[42]">GTX_DUAL:  PMA_COM_CFG bit 42</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][50]" title="MAIN[9][31][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][4]">GTX_DUAL:  DRP[38] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[38]">GTX_DUAL:  PMA_COM_CFG bit 38</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][49]" title="MAIN[9][30][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][2]">GTX_DUAL:  DRP[38] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[36]">GTX_DUAL:  PMA_COM_CFG bit 36</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][49]" title="MAIN[9][31][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][3]">GTX_DUAL:  DRP[38] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[40]">GTX_DUAL:  PMA_COM_CFG bit 40</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][48]" title="MAIN[9][30][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][1]">GTX_DUAL:  DRP[38] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[34]">GTX_DUAL:  PMA_COM_CFG bit 34</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][48]" title="MAIN[9][31][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[38][0]">GTX_DUAL:  DRP[38] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[56]">GTX_DUAL:  PMA_COM_CFG bit 56</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][47]" title="MAIN[9][30][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][14]">GTX_DUAL:  DRP[37] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[64]">GTX_DUAL:  PMA_COM_CFG bit 64</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][47]" title="MAIN[9][31][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][15]">GTX_DUAL:  DRP[37] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[54]">GTX_DUAL:  PMA_COM_CFG bit 54</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][46]" title="MAIN[9][30][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][13]">GTX_DUAL:  DRP[37] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[62]">GTX_DUAL:  PMA_COM_CFG bit 62</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][46]" title="MAIN[9][31][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][12]">GTX_DUAL:  DRP[37] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[61]">GTX_DUAL:  PMA_COM_CFG bit 61</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][45]" title="MAIN[9][30][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][10]">GTX_DUAL:  DRP[37] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[68]">GTX_DUAL:  PMA_COM_CFG bit 68</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][45]" title="MAIN[9][31][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][11]">GTX_DUAL:  DRP[37] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[63]">GTX_DUAL:  PMA_COM_CFG bit 63</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][44]" title="MAIN[9][30][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][9]">GTX_DUAL:  DRP[37] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[66]">GTX_DUAL:  PMA_COM_CFG bit 66</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][44]" title="MAIN[9][31][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][8]">GTX_DUAL:  DRP[37] bit 8</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][43]" title="MAIN[9][30][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][6]">GTX_DUAL:  DRP[37] bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][43]" title="MAIN[9][31][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][7]">GTX_DUAL:  DRP[37] bit 7</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][42]" title="MAIN[9][30][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][5]">GTX_DUAL:  DRP[37] bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][42]" title="MAIN[9][31][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][4]">GTX_DUAL:  DRP[37] bit 4</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][41]" title="MAIN[9][30][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][2]">GTX_DUAL:  DRP[37] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[50]">GTX_DUAL:  PMA_COM_CFG bit 50</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][41]" title="MAIN[9][31][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][3]">GTX_DUAL:  DRP[37] bit 3</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][40]" title="MAIN[9][30][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][1]">GTX_DUAL:  DRP[37] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[52]">GTX_DUAL:  PMA_COM_CFG bit 52</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][40]" title="MAIN[9][31][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[37][0]">GTX_DUAL:  DRP[37] bit 0</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][39]" title="MAIN[9][30][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][14]">GTX_DUAL:  DRP[36] bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][39]" title="MAIN[9][31][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][15]">GTX_DUAL:  DRP[36] bit 15</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][38]" title="MAIN[9][30][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][13]">GTX_DUAL:  DRP[36] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][38]" title="MAIN[9][31][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][12]">GTX_DUAL:  DRP[36] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[10]">GTX_DUAL:  PMA_COM_CFG bit 10</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][37]" title="MAIN[9][30][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][10]">GTX_DUAL:  DRP[36] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[12]">GTX_DUAL:  PMA_COM_CFG bit 12</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][37]" title="MAIN[9][31][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][11]">GTX_DUAL:  DRP[36] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[11]">GTX_DUAL:  PMA_COM_CFG bit 11</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][36]" title="MAIN[9][30][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][9]">GTX_DUAL:  DRP[36] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[13]">GTX_DUAL:  PMA_COM_CFG bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][36]" title="MAIN[9][31][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][8]">GTX_DUAL:  DRP[36] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[14]">GTX_DUAL:  PMA_COM_CFG bit 14</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][35]" title="MAIN[9][30][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][6]">GTX_DUAL:  DRP[36] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[16]">GTX_DUAL:  PMA_COM_CFG bit 16</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][35]" title="MAIN[9][31][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][7]">GTX_DUAL:  DRP[36] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[15]">GTX_DUAL:  PMA_COM_CFG bit 15</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][34]" title="MAIN[9][30][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][5]">GTX_DUAL:  DRP[36] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[17]">GTX_DUAL:  PMA_COM_CFG bit 17</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][34]" title="MAIN[9][31][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][4]">GTX_DUAL:  DRP[36] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[18]">GTX_DUAL:  PMA_COM_CFG bit 18</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][33]" title="MAIN[9][30][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][2]">GTX_DUAL:  DRP[36] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_1[3]">GTX_DUAL:  CHAN_BOND_1_MAX_SKEW_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][33]" title="MAIN[9][31][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][3]">GTX_DUAL:  DRP[36] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-ALIGN_COMMA_WORD_1[0]">GTX_DUAL:  ALIGN_COMMA_WORD_1 bit 0</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][32]" title="MAIN[9][30][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][1]">GTX_DUAL:  DRP[36] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_1[2]">GTX_DUAL:  CHAN_BOND_1_MAX_SKEW_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][32]" title="MAIN[9][31][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[36][0]">GTX_DUAL:  DRP[36] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_1[1]">GTX_DUAL:  CHAN_BOND_1_MAX_SKEW_1 bit 1</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][31]" title="MAIN[9][30][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][14]">GTX_DUAL:  DRP[35] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_1[3]">GTX_DUAL:  CHAN_BOND_2_MAX_SKEW_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][31]" title="MAIN[9][31][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][15]">GTX_DUAL:  DRP[35] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_1[0]">GTX_DUAL:  CHAN_BOND_1_MAX_SKEW_1 bit 0</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][30]" title="MAIN[9][30][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][13]">GTX_DUAL:  DRP[35] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_1[2]">GTX_DUAL:  CHAN_BOND_2_MAX_SKEW_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][30]" title="MAIN[9][31][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][12]">GTX_DUAL:  DRP[35] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_1[1]">GTX_DUAL:  CHAN_BOND_2_MAX_SKEW_1 bit 1</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][29]" title="MAIN[9][30][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][10]">GTX_DUAL:  DRP[35] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_1[2]">GTX_DUAL:  CHAN_BOND_LEVEL_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][29]" title="MAIN[9][31][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][11]">GTX_DUAL:  DRP[35] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_1[0]">GTX_DUAL:  CHAN_BOND_2_MAX_SKEW_1 bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][28]" title="MAIN[9][30][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][9]">GTX_DUAL:  DRP[35] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_1[1]">GTX_DUAL:  CHAN_BOND_LEVEL_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][28]" title="MAIN[9][31][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][8]">GTX_DUAL:  DRP[35] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_1[0]">GTX_DUAL:  CHAN_BOND_LEVEL_1 bit 0</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][29][27]" title="MAIN[9][29][27]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[0]">CRC32[1]:  CRC_INIT bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][27]" title="MAIN[9][30][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][6]">GTX_DUAL:  DRP[35] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_1[0]">GTX_DUAL:  CHAN_BOND_MODE_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][27]" title="MAIN[9][31][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][7]">GTX_DUAL:  DRP[35] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_1[1]">GTX_DUAL:  CHAN_BOND_MODE_1 bit 1</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][29][26]" title="MAIN[9][29][26]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[1]">CRC32[1]:  CRC_INIT bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][26]" title="MAIN[9][30][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][5]">GTX_DUAL:  DRP[35] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[9]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][26]" title="MAIN[9][31][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][4]">GTX_DUAL:  DRP[35] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[8]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_1 bit 8</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][25]" title="MAIN[9][28][25]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[2]">CRC32[1]:  CRC_INIT bit 2</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][25]" title="MAIN[9][30][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][2]">GTX_DUAL:  DRP[35] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[6]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][25]" title="MAIN[9][31][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][3]">GTX_DUAL:  DRP[35] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[7]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_1 bit 7</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][29][24]" title="MAIN[9][29][24]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[3]">CRC32[1]:  CRC_INIT bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][24]" title="MAIN[9][30][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][1]">GTX_DUAL:  DRP[35] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[5]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][24]" title="MAIN[9][31][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[35][0]">GTX_DUAL:  DRP[35] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[4]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_1 bit 4</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][23]" title="MAIN[9][28][23]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[4]">CRC32[1]:  CRC_INIT bit 4</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][23]" title="MAIN[9][30][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][14]">GTX_DUAL:  DRP[34] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[2]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][23]" title="MAIN[9][31][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][15]">GTX_DUAL:  DRP[34] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[3]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_1 bit 3</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][29][22]" title="MAIN[9][29][22]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[5]">CRC32[1]:  CRC_INIT bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][22]" title="MAIN[9][30][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][13]">GTX_DUAL:  DRP[34] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[1]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][22]" title="MAIN[9][31][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][12]">GTX_DUAL:  DRP[34] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_1[0]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_1 bit 0</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][21]" title="MAIN[9][28][21]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[6]">CRC32[1]:  CRC_INIT bit 6</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][21]" title="MAIN[9][30][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][10]">GTX_DUAL:  DRP[34] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[8]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][21]" title="MAIN[9][31][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][11]">GTX_DUAL:  DRP[34] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[9]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_1 bit 9</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][29][20]" title="MAIN[9][29][20]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[7]">CRC32[1]:  CRC_INIT bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][20]" title="MAIN[9][30][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][9]">GTX_DUAL:  DRP[34] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[7]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_1 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][20]" title="MAIN[9][31][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][8]">GTX_DUAL:  DRP[34] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[6]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_1 bit 6</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][19]" title="MAIN[9][28][19]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[8]">CRC32[1]:  CRC_INIT bit 8</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][19]" title="MAIN[9][30][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][6]">GTX_DUAL:  DRP[34] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[4]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][19]" title="MAIN[9][31][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][7]">GTX_DUAL:  DRP[34] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[5]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_1 bit 5</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][29][18]" title="MAIN[9][29][18]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[9]">CRC32[1]:  CRC_INIT bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][18]" title="MAIN[9][30][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][5]">GTX_DUAL:  DRP[34] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[3]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][18]" title="MAIN[9][31][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][4]">GTX_DUAL:  DRP[34] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[2]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_1 bit 2</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][17]" title="MAIN[9][28][17]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[10]">CRC32[1]:  CRC_INIT bit 10</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][17]" title="MAIN[9][30][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][2]">GTX_DUAL:  DRP[34] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[0]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][17]" title="MAIN[9][31][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][3]">GTX_DUAL:  DRP[34] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_1[1]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_1 bit 1</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][16]" title="MAIN[9][30][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][1]">GTX_DUAL:  DRP[34] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[9]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][16]" title="MAIN[9][31][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[34][0]">GTX_DUAL:  DRP[34] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[8]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_1 bit 8</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][29][15]" title="MAIN[9][29][15]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[11]">CRC32[1]:  CRC_INIT bit 11</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][15]" title="MAIN[9][30][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][14]">GTX_DUAL:  DRP[33] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[6]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][15]" title="MAIN[9][31][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][15]">GTX_DUAL:  DRP[33] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[7]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_1 bit 7</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][14]" title="MAIN[9][28][14]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[12]">CRC32[1]:  CRC_INIT bit 12</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][14]" title="MAIN[9][30][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][13]">GTX_DUAL:  DRP[33] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[5]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][14]" title="MAIN[9][31][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][12]">GTX_DUAL:  DRP[33] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[4]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_1 bit 4</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][29][13]" title="MAIN[9][29][13]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[13]">CRC32[1]:  CRC_INIT bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][13]" title="MAIN[9][30][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][10]">GTX_DUAL:  DRP[33] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[2]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][13]" title="MAIN[9][31][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][11]">GTX_DUAL:  DRP[33] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[3]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_1 bit 3</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][12]" title="MAIN[9][28][12]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[14]">CRC32[1]:  CRC_INIT bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][29][12]" title="MAIN[9][29][12]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[15]">CRC32[1]:  CRC_INIT bit 15</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][12]" title="MAIN[9][30][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][9]">GTX_DUAL:  DRP[33] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[1]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][12]" title="MAIN[9][31][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][8]">GTX_DUAL:  DRP[33] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_1[0]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_1 bit 0</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][11]" title="MAIN[9][28][11]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[16]">CRC32[1]:  CRC_INIT bit 16</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][11]" title="MAIN[9][30][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][6]">GTX_DUAL:  DRP[33] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[8]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_1 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][11]" title="MAIN[9][31][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][7]">GTX_DUAL:  DRP[33] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[9]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_1 bit 9</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][29][10]" title="MAIN[9][29][10]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[17]">CRC32[1]:  CRC_INIT bit 17</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][10]" title="MAIN[9][30][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][5]">GTX_DUAL:  DRP[33] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[7]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_1 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][10]" title="MAIN[9][31][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][4]">GTX_DUAL:  DRP[33] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[6]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_1 bit 6</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][9]" title="MAIN[9][28][9]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[18]">CRC32[1]:  CRC_INIT bit 18</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][9]" title="MAIN[9][30][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][2]">GTX_DUAL:  DRP[33] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[4]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_1 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][9]" title="MAIN[9][31][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][3]">GTX_DUAL:  DRP[33] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[5]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_1 bit 5</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][8]" title="MAIN[9][28][8]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[19]">CRC32[1]:  CRC_INIT bit 19</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][8]" title="MAIN[9][30][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][1]">GTX_DUAL:  DRP[33] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[3]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][8]" title="MAIN[9][31][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[33][0]">GTX_DUAL:  DRP[33] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[2]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_1 bit 2</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][29][7]" title="MAIN[9][29][7]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[20]">CRC32[1]:  CRC_INIT bit 20</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][7]" title="MAIN[9][30][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][14]">GTX_DUAL:  DRP[32] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[0]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][7]" title="MAIN[9][31][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][15]">GTX_DUAL:  DRP[32] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_1[1]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_1 bit 1</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][6]" title="MAIN[9][28][6]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[21]">CRC32[1]:  CRC_INIT bit 21</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][29][6]" title="MAIN[9][29][6]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[22]">CRC32[1]:  CRC_INIT bit 22</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][6]" title="MAIN[9][30][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][13]">GTX_DUAL:  DRP[32] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_1[3]">GTX_DUAL:  CHAN_BOND_SEQ_1_ENABLE_1 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][6]" title="MAIN[9][31][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][12]">GTX_DUAL:  DRP[32] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_1[2]">GTX_DUAL:  CHAN_BOND_SEQ_1_ENABLE_1 bit 2</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][5]" title="MAIN[9][30][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][10]">GTX_DUAL:  DRP[32] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_1[0]">GTX_DUAL:  CHAN_BOND_SEQ_1_ENABLE_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][5]" title="MAIN[9][31][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][11]">GTX_DUAL:  DRP[32] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_1[1]">GTX_DUAL:  CHAN_BOND_SEQ_1_ENABLE_1 bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][4]" title="MAIN[9][28][4]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[23]">CRC32[1]:  CRC_INIT bit 23</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][4]" title="MAIN[9][30][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][9]">GTX_DUAL:  DRP[32] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[9]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_1 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][4]" title="MAIN[9][31][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][8]">GTX_DUAL:  DRP[32] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[8]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_1 bit 8</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][3]" title="MAIN[9][28][3]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[25]">CRC32[1]:  CRC_INIT bit 25</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][29][3]" title="MAIN[9][29][3]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[24]">CRC32[1]:  CRC_INIT bit 24</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][3]" title="MAIN[9][30][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][6]">GTX_DUAL:  DRP[32] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[6]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_1 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][3]" title="MAIN[9][31][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][7]">GTX_DUAL:  DRP[32] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[7]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_1 bit 7</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][2]" title="MAIN[9][30][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][5]">GTX_DUAL:  DRP[32] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[5]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_1 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][2]" title="MAIN[9][31][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][4]">GTX_DUAL:  DRP[32] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[4]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_1 bit 4</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][29][1]" title="MAIN[9][29][1]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[26]">CRC32[1]:  CRC_INIT bit 26</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][30][1]" title="MAIN[9][30][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][2]">GTX_DUAL:  DRP[32] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[2]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_1 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][1]" title="MAIN[9][31][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][3]">GTX_DUAL:  DRP[32] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[3]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_1 bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][28][0]" title="MAIN[9][28][0]">
<a href="#virtex5-GTX-CRC32[1]-CRC_INIT[27]">CRC32[1]:  CRC_INIT bit 27</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[9][30][0]" title="MAIN[9][30][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][1]">GTX_DUAL:  DRP[32] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[1]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_1 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[9][31][0]" title="MAIN[9][31][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[32][0]">GTX_DUAL:  DRP[32] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_1[0]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_1 bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[10]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][63]" title="MAIN[10][28][63]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[27]">CRC32[3]:  CRC_INIT bit 27</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][63]" title="MAIN[10][30][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][14]">GTX_DUAL:  DRP[47] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[1]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][63]" title="MAIN[10][31][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][15]">GTX_DUAL:  DRP[47] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[0]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_0 bit 0</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][29][62]" title="MAIN[10][29][62]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[26]">CRC32[3]:  CRC_INIT bit 26</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][62]" title="MAIN[10][30][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][13]">GTX_DUAL:  DRP[47] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[2]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][62]" title="MAIN[10][31][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][12]">GTX_DUAL:  DRP[47] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[3]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_0 bit 3</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][61]" title="MAIN[10][30][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][10]">GTX_DUAL:  DRP[47] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[5]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][61]" title="MAIN[10][31][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][11]">GTX_DUAL:  DRP[47] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[4]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_0 bit 4</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][60]" title="MAIN[10][28][60]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[25]">CRC32[3]:  CRC_INIT bit 25</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][29][60]" title="MAIN[10][29][60]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[24]">CRC32[3]:  CRC_INIT bit 24</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][60]" title="MAIN[10][30][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][9]">GTX_DUAL:  DRP[47] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[6]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][60]" title="MAIN[10][31][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][8]">GTX_DUAL:  DRP[47] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[7]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_0 bit 7</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][59]" title="MAIN[10][28][59]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[23]">CRC32[3]:  CRC_INIT bit 23</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][59]" title="MAIN[10][30][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][6]">GTX_DUAL:  DRP[47] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[9]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][59]" title="MAIN[10][31][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][7]">GTX_DUAL:  DRP[47] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_1_0[8]">GTX_DUAL:  CHAN_BOND_SEQ_2_1_0 bit 8</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][58]" title="MAIN[10][30][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][5]">GTX_DUAL:  DRP[47] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_0[0]">GTX_DUAL:  CHAN_BOND_SEQ_1_ENABLE_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][58]" title="MAIN[10][31][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][4]">GTX_DUAL:  DRP[47] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_0[1]">GTX_DUAL:  CHAN_BOND_SEQ_1_ENABLE_0 bit 1</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][57]" title="MAIN[10][28][57]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[21]">CRC32[3]:  CRC_INIT bit 21</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][29][57]" title="MAIN[10][29][57]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[22]">CRC32[3]:  CRC_INIT bit 22</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][57]" title="MAIN[10][30][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][2]">GTX_DUAL:  DRP[47] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_0[3]">GTX_DUAL:  CHAN_BOND_SEQ_1_ENABLE_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][57]" title="MAIN[10][31][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][3]">GTX_DUAL:  DRP[47] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_ENABLE_0[2]">GTX_DUAL:  CHAN_BOND_SEQ_1_ENABLE_0 bit 2</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][29][56]" title="MAIN[10][29][56]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[20]">CRC32[3]:  CRC_INIT bit 20</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][56]" title="MAIN[10][30][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][1]">GTX_DUAL:  DRP[47] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[0]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][56]" title="MAIN[10][31][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[47][0]">GTX_DUAL:  DRP[47] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[1]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_0 bit 1</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][55]" title="MAIN[10][28][55]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[19]">CRC32[3]:  CRC_INIT bit 19</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][55]" title="MAIN[10][30][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][14]">GTX_DUAL:  DRP[46] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[3]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][55]" title="MAIN[10][31][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][15]">GTX_DUAL:  DRP[46] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[2]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_0 bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][54]" title="MAIN[10][28][54]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[18]">CRC32[3]:  CRC_INIT bit 18</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][54]" title="MAIN[10][30][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][13]">GTX_DUAL:  DRP[46] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[4]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][54]" title="MAIN[10][31][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][12]">GTX_DUAL:  DRP[46] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[5]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_0 bit 5</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][29][53]" title="MAIN[10][29][53]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[17]">CRC32[3]:  CRC_INIT bit 17</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][53]" title="MAIN[10][30][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][10]">GTX_DUAL:  DRP[46] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[7]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][53]" title="MAIN[10][31][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][11]">GTX_DUAL:  DRP[46] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[6]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_0 bit 6</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][52]" title="MAIN[10][28][52]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[16]">CRC32[3]:  CRC_INIT bit 16</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][52]" title="MAIN[10][30][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][9]">GTX_DUAL:  DRP[46] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[8]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][52]" title="MAIN[10][31][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][8]">GTX_DUAL:  DRP[46] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_4_0[9]">GTX_DUAL:  CHAN_BOND_SEQ_1_4_0 bit 9</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][51]" title="MAIN[10][28][51]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[14]">CRC32[3]:  CRC_INIT bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][29][51]" title="MAIN[10][29][51]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[15]">CRC32[3]:  CRC_INIT bit 15</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][51]" title="MAIN[10][30][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][6]">GTX_DUAL:  DRP[46] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[1]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][51]" title="MAIN[10][31][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][7]">GTX_DUAL:  DRP[46] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[0]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_0 bit 0</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][29][50]" title="MAIN[10][29][50]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[13]">CRC32[3]:  CRC_INIT bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][50]" title="MAIN[10][30][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][5]">GTX_DUAL:  DRP[46] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[2]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][50]" title="MAIN[10][31][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][4]">GTX_DUAL:  DRP[46] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[3]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_0 bit 3</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][49]" title="MAIN[10][28][49]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[12]">CRC32[3]:  CRC_INIT bit 12</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][49]" title="MAIN[10][30][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][2]">GTX_DUAL:  DRP[46] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[5]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][49]" title="MAIN[10][31][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][3]">GTX_DUAL:  DRP[46] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[4]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_0 bit 4</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][29][48]" title="MAIN[10][29][48]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[11]">CRC32[3]:  CRC_INIT bit 11</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][48]" title="MAIN[10][30][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][1]">GTX_DUAL:  DRP[46] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[6]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][48]" title="MAIN[10][31][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[46][0]">GTX_DUAL:  DRP[46] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[7]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_0 bit 7</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][47]" title="MAIN[10][30][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][14]">GTX_DUAL:  DRP[45] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[9]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][47]" title="MAIN[10][31][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][15]">GTX_DUAL:  DRP[45] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_3_0[8]">GTX_DUAL:  CHAN_BOND_SEQ_1_3_0 bit 8</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][46]" title="MAIN[10][28][46]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[10]">CRC32[3]:  CRC_INIT bit 10</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][46]" title="MAIN[10][30][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][13]">GTX_DUAL:  DRP[45] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[0]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][46]" title="MAIN[10][31][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][12]">GTX_DUAL:  DRP[45] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[1]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_0 bit 1</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][29][45]" title="MAIN[10][29][45]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[9]">CRC32[3]:  CRC_INIT bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][45]" title="MAIN[10][30][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][10]">GTX_DUAL:  DRP[45] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[3]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][45]" title="MAIN[10][31][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][11]">GTX_DUAL:  DRP[45] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[2]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_0 bit 2</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][44]" title="MAIN[10][28][44]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[8]">CRC32[3]:  CRC_INIT bit 8</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][44]" title="MAIN[10][30][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][9]">GTX_DUAL:  DRP[45] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[4]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][44]" title="MAIN[10][31][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][8]">GTX_DUAL:  DRP[45] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[5]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_0 bit 5</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][29][43]" title="MAIN[10][29][43]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[7]">CRC32[3]:  CRC_INIT bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][43]" title="MAIN[10][30][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][6]">GTX_DUAL:  DRP[45] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[7]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][43]" title="MAIN[10][31][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][7]">GTX_DUAL:  DRP[45] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[6]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_0 bit 6</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][42]" title="MAIN[10][28][42]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[6]">CRC32[3]:  CRC_INIT bit 6</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][42]" title="MAIN[10][30][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][5]">GTX_DUAL:  DRP[45] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[8]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][42]" title="MAIN[10][31][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][4]">GTX_DUAL:  DRP[45] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_2_0[9]">GTX_DUAL:  CHAN_BOND_SEQ_1_2_0 bit 9</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][29][41]" title="MAIN[10][29][41]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[5]">CRC32[3]:  CRC_INIT bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][41]" title="MAIN[10][30][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][2]">GTX_DUAL:  DRP[45] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[1]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][41]" title="MAIN[10][31][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][3]">GTX_DUAL:  DRP[45] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[0]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_0 bit 0</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][40]" title="MAIN[10][28][40]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[4]">CRC32[3]:  CRC_INIT bit 4</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][40]" title="MAIN[10][30][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][1]">GTX_DUAL:  DRP[45] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[2]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][40]" title="MAIN[10][31][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[45][0]">GTX_DUAL:  DRP[45] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[3]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_0 bit 3</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][29][39]" title="MAIN[10][29][39]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[3]">CRC32[3]:  CRC_INIT bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][39]" title="MAIN[10][30][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][14]">GTX_DUAL:  DRP[44] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[5]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][39]" title="MAIN[10][31][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][15]">GTX_DUAL:  DRP[44] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[4]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_0 bit 4</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][28][38]" title="MAIN[10][28][38]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[2]">CRC32[3]:  CRC_INIT bit 2</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][38]" title="MAIN[10][30][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][13]">GTX_DUAL:  DRP[44] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[6]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][38]" title="MAIN[10][31][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][12]">GTX_DUAL:  DRP[44] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[7]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_0 bit 7</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][29][37]" title="MAIN[10][29][37]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[1]">CRC32[3]:  CRC_INIT bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][37]" title="MAIN[10][30][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][10]">GTX_DUAL:  DRP[44] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[9]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][37]" title="MAIN[10][31][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][11]">GTX_DUAL:  DRP[44] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_1_1_0[8]">GTX_DUAL:  CHAN_BOND_SEQ_1_1_0 bit 8</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][29][36]" title="MAIN[10][29][36]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[0]">CRC32[3]:  CRC_INIT bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][30][36]" title="MAIN[10][30][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][9]">GTX_DUAL:  DRP[44] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_0[0]">GTX_DUAL:  CHAN_BOND_MODE_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][36]" title="MAIN[10][31][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][8]">GTX_DUAL:  DRP[44] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_MODE_0[1]">GTX_DUAL:  CHAN_BOND_MODE_0 bit 1</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][35]" title="MAIN[10][30][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][6]">GTX_DUAL:  DRP[44] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_0[1]">GTX_DUAL:  CHAN_BOND_LEVEL_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][35]" title="MAIN[10][31][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][7]">GTX_DUAL:  DRP[44] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_0[0]">GTX_DUAL:  CHAN_BOND_LEVEL_0 bit 0</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][34]" title="MAIN[10][30][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][5]">GTX_DUAL:  DRP[44] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_LEVEL_0[2]">GTX_DUAL:  CHAN_BOND_LEVEL_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][34]" title="MAIN[10][31][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][4]">GTX_DUAL:  DRP[44] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_0[0]">GTX_DUAL:  CHAN_BOND_2_MAX_SKEW_0 bit 0</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][33]" title="MAIN[10][30][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][2]">GTX_DUAL:  DRP[44] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_0[2]">GTX_DUAL:  CHAN_BOND_2_MAX_SKEW_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][33]" title="MAIN[10][31][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][3]">GTX_DUAL:  DRP[44] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_0[1]">GTX_DUAL:  CHAN_BOND_2_MAX_SKEW_0 bit 1</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][32]" title="MAIN[10][30][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][1]">GTX_DUAL:  DRP[44] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_2_MAX_SKEW_0[3]">GTX_DUAL:  CHAN_BOND_2_MAX_SKEW_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][32]" title="MAIN[10][31][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[44][0]">GTX_DUAL:  DRP[44] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_0[0]">GTX_DUAL:  CHAN_BOND_1_MAX_SKEW_0 bit 0</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][31]" title="MAIN[10][30][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][14]">GTX_DUAL:  DRP[43] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_0[2]">GTX_DUAL:  CHAN_BOND_1_MAX_SKEW_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][31]" title="MAIN[10][31][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][15]">GTX_DUAL:  DRP[43] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_0[1]">GTX_DUAL:  CHAN_BOND_1_MAX_SKEW_0 bit 1</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][30]" title="MAIN[10][30][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][13]">GTX_DUAL:  DRP[43] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_1_MAX_SKEW_0[3]">GTX_DUAL:  CHAN_BOND_1_MAX_SKEW_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][30]" title="MAIN[10][31][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][12]">GTX_DUAL:  DRP[43] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-ALIGN_COMMA_WORD_0[0]">GTX_DUAL:  ALIGN_COMMA_WORD_0 bit 0</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][29]" title="MAIN[10][30][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][10]">GTX_DUAL:  DRP[43] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[1]">GTX_DUAL:  PMA_COM_CFG bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][29]" title="MAIN[10][31][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][11]">GTX_DUAL:  DRP[43] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[9]">GTX_DUAL:  PMA_COM_CFG bit 9</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][28]" title="MAIN[10][30][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][9]">GTX_DUAL:  DRP[43] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[2]">GTX_DUAL:  PMA_COM_CFG bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][28]" title="MAIN[10][31][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][8]">GTX_DUAL:  DRP[43] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[3]">GTX_DUAL:  PMA_COM_CFG bit 3</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][27]" title="MAIN[10][30][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][6]">GTX_DUAL:  DRP[43] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[0]">GTX_DUAL:  PMA_COM_CFG bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][27]" title="MAIN[10][31][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][7]">GTX_DUAL:  DRP[43] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[4]">GTX_DUAL:  PMA_COM_CFG bit 4</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][26]" title="MAIN[10][30][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][5]">GTX_DUAL:  DRP[43] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[5]">GTX_DUAL:  PMA_COM_CFG bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][26]" title="MAIN[10][31][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][4]">GTX_DUAL:  DRP[43] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[6]">GTX_DUAL:  PMA_COM_CFG bit 6</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][25]" title="MAIN[10][30][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][2]">GTX_DUAL:  DRP[43] bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][25]" title="MAIN[10][31][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][3]">GTX_DUAL:  DRP[43] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[7]">GTX_DUAL:  PMA_COM_CFG bit 7</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][24]" title="MAIN[10][30][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][1]">GTX_DUAL:  DRP[43] bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][24]" title="MAIN[10][31][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[43][0]">GTX_DUAL:  DRP[43] bit 0</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][23]" title="MAIN[10][30][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][14]">GTX_DUAL:  DRP[42] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[51]">GTX_DUAL:  PMA_COM_CFG bit 51</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][23]" title="MAIN[10][31][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][15]">GTX_DUAL:  DRP[42] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[49]">GTX_DUAL:  PMA_COM_CFG bit 49</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][22]" title="MAIN[10][30][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][13]">GTX_DUAL:  DRP[42] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][22]" title="MAIN[10][31][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][12]">GTX_DUAL:  DRP[42] bit 12</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][21]" title="MAIN[10][30][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][10]">GTX_DUAL:  DRP[42] bit 10</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][21]" title="MAIN[10][31][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][11]">GTX_DUAL:  DRP[42] bit 11</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][20]" title="MAIN[10][30][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][9]">GTX_DUAL:  DRP[42] bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][20]" title="MAIN[10][31][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][8]">GTX_DUAL:  DRP[42] bit 8</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][19]" title="MAIN[10][30][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][6]">GTX_DUAL:  DRP[42] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[67]">GTX_DUAL:  PMA_COM_CFG bit 67</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][19]" title="MAIN[10][31][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][7]">GTX_DUAL:  DRP[42] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[65]">GTX_DUAL:  PMA_COM_CFG bit 65</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][18]" title="MAIN[10][30][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][5]">GTX_DUAL:  DRP[42] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[59]">GTX_DUAL:  PMA_COM_CFG bit 59</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][18]" title="MAIN[10][31][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][4]">GTX_DUAL:  DRP[42] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[57]">GTX_DUAL:  PMA_COM_CFG bit 57</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][17]" title="MAIN[10][30][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][2]">GTX_DUAL:  DRP[42] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[60]">GTX_DUAL:  PMA_COM_CFG bit 60</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][17]" title="MAIN[10][31][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][3]">GTX_DUAL:  DRP[42] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[58]">GTX_DUAL:  PMA_COM_CFG bit 58</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][16]" title="MAIN[10][30][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][1]">GTX_DUAL:  DRP[42] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[55]">GTX_DUAL:  PMA_COM_CFG bit 55</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][16]" title="MAIN[10][31][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[42][0]">GTX_DUAL:  DRP[42] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[53]">GTX_DUAL:  PMA_COM_CFG bit 53</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][15]" title="MAIN[10][30][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][14]">GTX_DUAL:  DRP[41] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[33]">GTX_DUAL:  PMA_COM_CFG bit 33</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][15]" title="MAIN[10][31][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][15]">GTX_DUAL:  DRP[41] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[35]">GTX_DUAL:  PMA_COM_CFG bit 35</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][14]" title="MAIN[10][30][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][13]">GTX_DUAL:  DRP[41] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[37]">GTX_DUAL:  PMA_COM_CFG bit 37</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][14]" title="MAIN[10][31][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][12]">GTX_DUAL:  DRP[41] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[39]">GTX_DUAL:  PMA_COM_CFG bit 39</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][13]" title="MAIN[10][30][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][10]">GTX_DUAL:  DRP[41] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[43]">GTX_DUAL:  PMA_COM_CFG bit 43</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][13]" title="MAIN[10][31][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][11]">GTX_DUAL:  DRP[41] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[41]">GTX_DUAL:  PMA_COM_CFG bit 41</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][12]" title="MAIN[10][30][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][9]">GTX_DUAL:  DRP[41] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[45]">GTX_DUAL:  PMA_COM_CFG bit 45</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][12]" title="MAIN[10][31][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][8]">GTX_DUAL:  DRP[41] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[47]">GTX_DUAL:  PMA_COM_CFG bit 47</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][11]" title="MAIN[10][30][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][6]">GTX_DUAL:  DRP[41] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-TERMINATION_OVRD">GTX_DUAL:  TERMINATION_OVRD</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][11]" title="MAIN[10][31][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][7]">GTX_DUAL:  DRP[41] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[32]">GTX_DUAL:  PMA_COM_CFG bit 32</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][10]" title="MAIN[10][30][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][5]">GTX_DUAL:  DRP[41] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-TERMINATION_CTRL[0]">GTX_DUAL:  TERMINATION_CTRL bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][10]" title="MAIN[10][31][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][4]">GTX_DUAL:  DRP[41] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-TERMINATION_CTRL[1]">GTX_DUAL:  TERMINATION_CTRL bit 1</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][9]" title="MAIN[10][30][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][2]">GTX_DUAL:  DRP[41] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-TERMINATION_CTRL[3]">GTX_DUAL:  TERMINATION_CTRL bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][9]" title="MAIN[10][31][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][3]">GTX_DUAL:  DRP[41] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-TERMINATION_CTRL[2]">GTX_DUAL:  TERMINATION_CTRL bit 2</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][8]" title="MAIN[10][30][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][1]">GTX_DUAL:  DRP[41] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-TERMINATION_CTRL[4]">GTX_DUAL:  TERMINATION_CTRL bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][8]" title="MAIN[10][31][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[41][0]">GTX_DUAL:  DRP[41] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_DIVSEL_FB[1]">GTX_DUAL:  PLL_DIVSEL_FB bit 1</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][7]" title="MAIN[10][30][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][14]">GTX_DUAL:  DRP[40] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_DIVSEL_FB[3]">GTX_DUAL:  PLL_DIVSEL_FB bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][7]" title="MAIN[10][31][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][15]">GTX_DUAL:  DRP[40] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_DIVSEL_FB[2]">GTX_DUAL:  PLL_DIVSEL_FB bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][6]" title="MAIN[10][30][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][13]">GTX_DUAL:  DRP[40] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][6]" title="MAIN[10][31][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][12]">GTX_DUAL:  DRP[40] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_DIVSEL_FB[0]">GTX_DUAL:  PLL_DIVSEL_FB bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][5]" title="MAIN[10][30][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][10]">GTX_DUAL:  DRP[40] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_CP_CFG[1]">GTX_DUAL:  PLL_CP_CFG bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][5]" title="MAIN[10][31][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][11]">GTX_DUAL:  DRP[40] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_CP_CFG[0]">GTX_DUAL:  PLL_CP_CFG bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][4]" title="MAIN[10][30][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][9]">GTX_DUAL:  DRP[40] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_CP_CFG[2]">GTX_DUAL:  PLL_CP_CFG bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][4]" title="MAIN[10][31][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][8]">GTX_DUAL:  DRP[40] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_CP_CFG[3]">GTX_DUAL:  PLL_CP_CFG bit 3</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][3]" title="MAIN[10][30][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][6]">GTX_DUAL:  DRP[40] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_CP_CFG[5]">GTX_DUAL:  PLL_CP_CFG bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][3]" title="MAIN[10][31][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][7]">GTX_DUAL:  DRP[40] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_CP_CFG[4]">GTX_DUAL:  PLL_CP_CFG bit 4</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][2]" title="MAIN[10][30][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][5]">GTX_DUAL:  DRP[40] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_CP_CFG[6]">GTX_DUAL:  PLL_CP_CFG bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][2]" title="MAIN[10][31][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][4]">GTX_DUAL:  DRP[40] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_CP_CFG[7]">GTX_DUAL:  PLL_CP_CFG bit 7</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][1]" title="MAIN[10][30][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][2]">GTX_DUAL:  DRP[40] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[1]">GTX_DUAL:  PLL_COM_CFG bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][1]" title="MAIN[10][31][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][3]">GTX_DUAL:  DRP[40] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[0]">GTX_DUAL:  PLL_COM_CFG bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[10][30][0]" title="MAIN[10][30][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][1]">GTX_DUAL:  DRP[40] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[2]">GTX_DUAL:  PLL_COM_CFG bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[10][31][0]" title="MAIN[10][31][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[40][0]">GTX_DUAL:  DRP[40] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_COM_CFG[3]">GTX_DUAL:  PLL_COM_CFG bit 3</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[11]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][63]" title="MAIN[11][30][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][14]">GTX_DUAL:  DRP[55] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[6]">GTX_DUAL:  CLK_COR_SEQ_1_1_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][63]" title="MAIN[11][31][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][15]">GTX_DUAL:  DRP[55] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[7]">GTX_DUAL:  CLK_COR_SEQ_1_1_0 bit 7</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][62]" title="MAIN[11][30][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][13]">GTX_DUAL:  DRP[55] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[5]">GTX_DUAL:  CLK_COR_SEQ_1_1_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][62]" title="MAIN[11][31][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][12]">GTX_DUAL:  DRP[55] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[4]">GTX_DUAL:  CLK_COR_SEQ_1_1_0 bit 4</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][61]" title="MAIN[11][30][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][10]">GTX_DUAL:  DRP[55] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[2]">GTX_DUAL:  CLK_COR_SEQ_1_1_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][61]" title="MAIN[11][31][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][11]">GTX_DUAL:  DRP[55] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[3]">GTX_DUAL:  CLK_COR_SEQ_1_1_0 bit 3</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][60]" title="MAIN[11][30][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][9]">GTX_DUAL:  DRP[55] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[1]">GTX_DUAL:  CLK_COR_SEQ_1_1_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][60]" title="MAIN[11][31][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][8]">GTX_DUAL:  DRP[55] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[0]">GTX_DUAL:  CLK_COR_SEQ_1_1_0 bit 0</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][59]" title="MAIN[11][30][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][6]">GTX_DUAL:  DRP[55] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[8]">GTX_DUAL:  CLK_COR_SEQ_1_2_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][59]" title="MAIN[11][31][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][7]">GTX_DUAL:  DRP[55] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[9]">GTX_DUAL:  CLK_COR_SEQ_1_2_0 bit 9</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][58]" title="MAIN[11][30][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][5]">GTX_DUAL:  DRP[55] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[7]">GTX_DUAL:  CLK_COR_SEQ_1_2_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][58]" title="MAIN[11][31][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][4]">GTX_DUAL:  DRP[55] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[6]">GTX_DUAL:  CLK_COR_SEQ_1_2_0 bit 6</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][57]" title="MAIN[11][30][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][2]">GTX_DUAL:  DRP[55] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[4]">GTX_DUAL:  CLK_COR_SEQ_1_2_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][57]" title="MAIN[11][31][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][3]">GTX_DUAL:  DRP[55] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[5]">GTX_DUAL:  CLK_COR_SEQ_1_2_0 bit 5</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][56]" title="MAIN[11][30][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][1]">GTX_DUAL:  DRP[55] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[3]">GTX_DUAL:  CLK_COR_SEQ_1_2_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][56]" title="MAIN[11][31][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[55][0]">GTX_DUAL:  DRP[55] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[2]">GTX_DUAL:  CLK_COR_SEQ_1_2_0 bit 2</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][55]" title="MAIN[11][30][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][14]">GTX_DUAL:  DRP[54] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[0]">GTX_DUAL:  CLK_COR_SEQ_1_2_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][55]" title="MAIN[11][31][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][15]">GTX_DUAL:  DRP[54] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_2_0[1]">GTX_DUAL:  CLK_COR_SEQ_1_2_0 bit 1</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][54]" title="MAIN[11][30][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][13]">GTX_DUAL:  DRP[54] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[9]">GTX_DUAL:  CLK_COR_SEQ_1_3_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][54]" title="MAIN[11][31][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][12]">GTX_DUAL:  DRP[54] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[8]">GTX_DUAL:  CLK_COR_SEQ_1_3_0 bit 8</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][53]" title="MAIN[11][30][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][10]">GTX_DUAL:  DRP[54] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[6]">GTX_DUAL:  CLK_COR_SEQ_1_3_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][53]" title="MAIN[11][31][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][11]">GTX_DUAL:  DRP[54] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[7]">GTX_DUAL:  CLK_COR_SEQ_1_3_0 bit 7</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][52]" title="MAIN[11][30][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][9]">GTX_DUAL:  DRP[54] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[5]">GTX_DUAL:  CLK_COR_SEQ_1_3_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][52]" title="MAIN[11][31][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][8]">GTX_DUAL:  DRP[54] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[4]">GTX_DUAL:  CLK_COR_SEQ_1_3_0 bit 4</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][51]" title="MAIN[11][30][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][6]">GTX_DUAL:  DRP[54] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[2]">GTX_DUAL:  CLK_COR_SEQ_1_3_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][51]" title="MAIN[11][31][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][7]">GTX_DUAL:  DRP[54] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[3]">GTX_DUAL:  CLK_COR_SEQ_1_3_0 bit 3</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][50]" title="MAIN[11][30][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][5]">GTX_DUAL:  DRP[54] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[1]">GTX_DUAL:  CLK_COR_SEQ_1_3_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][50]" title="MAIN[11][31][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][4]">GTX_DUAL:  DRP[54] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_3_0[0]">GTX_DUAL:  CLK_COR_SEQ_1_3_0 bit 0</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][49]" title="MAIN[11][30][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][2]">GTX_DUAL:  DRP[54] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[8]">GTX_DUAL:  CLK_COR_SEQ_1_4_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][49]" title="MAIN[11][31][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][3]">GTX_DUAL:  DRP[54] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[9]">GTX_DUAL:  CLK_COR_SEQ_1_4_0 bit 9</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][48]" title="MAIN[11][30][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][1]">GTX_DUAL:  DRP[54] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[7]">GTX_DUAL:  CLK_COR_SEQ_1_4_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][48]" title="MAIN[11][31][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[54][0]">GTX_DUAL:  DRP[54] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[6]">GTX_DUAL:  CLK_COR_SEQ_1_4_0 bit 6</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][47]" title="MAIN[11][30][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][14]">GTX_DUAL:  DRP[53] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[4]">GTX_DUAL:  CLK_COR_SEQ_1_4_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][47]" title="MAIN[11][31][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][15]">GTX_DUAL:  DRP[53] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[5]">GTX_DUAL:  CLK_COR_SEQ_1_4_0 bit 5</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][46]" title="MAIN[11][30][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][13]">GTX_DUAL:  DRP[53] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[3]">GTX_DUAL:  CLK_COR_SEQ_1_4_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][46]" title="MAIN[11][31][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][12]">GTX_DUAL:  DRP[53] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[2]">GTX_DUAL:  CLK_COR_SEQ_1_4_0 bit 2</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][45]" title="MAIN[11][30][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][10]">GTX_DUAL:  DRP[53] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[0]">GTX_DUAL:  CLK_COR_SEQ_1_4_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][45]" title="MAIN[11][31][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][11]">GTX_DUAL:  DRP[53] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_4_0[1]">GTX_DUAL:  CLK_COR_SEQ_1_4_0 bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][44]" title="MAIN[11][30][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][9]">GTX_DUAL:  DRP[53] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_0[3]">GTX_DUAL:  CLK_COR_SEQ_1_ENABLE_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][44]" title="MAIN[11][31][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][8]">GTX_DUAL:  DRP[53] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_0[2]">GTX_DUAL:  CLK_COR_SEQ_1_ENABLE_0 bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][43]" title="MAIN[11][30][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][6]">GTX_DUAL:  DRP[53] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_0[0]">GTX_DUAL:  CLK_COR_SEQ_1_ENABLE_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][43]" title="MAIN[11][31][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][7]">GTX_DUAL:  DRP[53] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_ENABLE_0[1]">GTX_DUAL:  CLK_COR_SEQ_1_ENABLE_0 bit 1</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][42]" title="MAIN[11][30][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][5]">GTX_DUAL:  DRP[53] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[9]">GTX_DUAL:  CLK_COR_SEQ_2_1_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][42]" title="MAIN[11][31][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][4]">GTX_DUAL:  DRP[53] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[8]">GTX_DUAL:  CLK_COR_SEQ_2_1_0 bit 8</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][41]" title="MAIN[11][30][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][2]">GTX_DUAL:  DRP[53] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[6]">GTX_DUAL:  CLK_COR_SEQ_2_1_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][41]" title="MAIN[11][31][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][3]">GTX_DUAL:  DRP[53] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[7]">GTX_DUAL:  CLK_COR_SEQ_2_1_0 bit 7</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][40]" title="MAIN[11][30][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][1]">GTX_DUAL:  DRP[53] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[5]">GTX_DUAL:  CLK_COR_SEQ_2_1_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][40]" title="MAIN[11][31][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[53][0]">GTX_DUAL:  DRP[53] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[4]">GTX_DUAL:  CLK_COR_SEQ_2_1_0 bit 4</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][39]" title="MAIN[11][30][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][14]">GTX_DUAL:  DRP[52] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[2]">GTX_DUAL:  CLK_COR_SEQ_2_1_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][39]" title="MAIN[11][31][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][15]">GTX_DUAL:  DRP[52] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[3]">GTX_DUAL:  CLK_COR_SEQ_2_1_0 bit 3</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][38]" title="MAIN[11][30][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][13]">GTX_DUAL:  DRP[52] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[1]">GTX_DUAL:  CLK_COR_SEQ_2_1_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][38]" title="MAIN[11][31][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][12]">GTX_DUAL:  DRP[52] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_1_0[0]">GTX_DUAL:  CLK_COR_SEQ_2_1_0 bit 0</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][37]" title="MAIN[11][30][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][10]">GTX_DUAL:  DRP[52] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[8]">GTX_DUAL:  CLK_COR_SEQ_2_2_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][37]" title="MAIN[11][31][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][11]">GTX_DUAL:  DRP[52] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[9]">GTX_DUAL:  CLK_COR_SEQ_2_2_0 bit 9</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][36]" title="MAIN[11][30][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][9]">GTX_DUAL:  DRP[52] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[7]">GTX_DUAL:  CLK_COR_SEQ_2_2_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][36]" title="MAIN[11][31][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][8]">GTX_DUAL:  DRP[52] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[6]">GTX_DUAL:  CLK_COR_SEQ_2_2_0 bit 6</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][35]" title="MAIN[11][30][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][6]">GTX_DUAL:  DRP[52] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[4]">GTX_DUAL:  CLK_COR_SEQ_2_2_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][35]" title="MAIN[11][31][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][7]">GTX_DUAL:  DRP[52] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[5]">GTX_DUAL:  CLK_COR_SEQ_2_2_0 bit 5</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][34]" title="MAIN[11][30][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][5]">GTX_DUAL:  DRP[52] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[3]">GTX_DUAL:  CLK_COR_SEQ_2_2_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][34]" title="MAIN[11][31][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][4]">GTX_DUAL:  DRP[52] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[2]">GTX_DUAL:  CLK_COR_SEQ_2_2_0 bit 2</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][33]" title="MAIN[11][30][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][2]">GTX_DUAL:  DRP[52] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[0]">GTX_DUAL:  CLK_COR_SEQ_2_2_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][33]" title="MAIN[11][31][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][3]">GTX_DUAL:  DRP[52] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_2_0[1]">GTX_DUAL:  CLK_COR_SEQ_2_2_0 bit 1</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][32]" title="MAIN[11][30][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][1]">GTX_DUAL:  DRP[52] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[9]">GTX_DUAL:  CLK_COR_SEQ_2_3_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][32]" title="MAIN[11][31][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[52][0]">GTX_DUAL:  DRP[52] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[8]">GTX_DUAL:  CLK_COR_SEQ_2_3_0 bit 8</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][31]" title="MAIN[11][30][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][14]">GTX_DUAL:  DRP[51] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[6]">GTX_DUAL:  CLK_COR_SEQ_2_3_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][31]" title="MAIN[11][31][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][15]">GTX_DUAL:  DRP[51] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[7]">GTX_DUAL:  CLK_COR_SEQ_2_3_0 bit 7</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][30]" title="MAIN[11][30][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][13]">GTX_DUAL:  DRP[51] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[5]">GTX_DUAL:  CLK_COR_SEQ_2_3_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][30]" title="MAIN[11][31][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][12]">GTX_DUAL:  DRP[51] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[4]">GTX_DUAL:  CLK_COR_SEQ_2_3_0 bit 4</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][29]" title="MAIN[11][30][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][10]">GTX_DUAL:  DRP[51] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[2]">GTX_DUAL:  CLK_COR_SEQ_2_3_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][29]" title="MAIN[11][31][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][11]">GTX_DUAL:  DRP[51] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[3]">GTX_DUAL:  CLK_COR_SEQ_2_3_0 bit 3</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][28]" title="MAIN[11][30][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][9]">GTX_DUAL:  DRP[51] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[1]">GTX_DUAL:  CLK_COR_SEQ_2_3_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][28]" title="MAIN[11][31][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][8]">GTX_DUAL:  DRP[51] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_3_0[0]">GTX_DUAL:  CLK_COR_SEQ_2_3_0 bit 0</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][27]" title="MAIN[11][30][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][6]">GTX_DUAL:  DRP[51] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[8]">GTX_DUAL:  CLK_COR_SEQ_2_4_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][27]" title="MAIN[11][31][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][7]">GTX_DUAL:  DRP[51] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[9]">GTX_DUAL:  CLK_COR_SEQ_2_4_0 bit 9</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][26]" title="MAIN[11][30][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][5]">GTX_DUAL:  DRP[51] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[7]">GTX_DUAL:  CLK_COR_SEQ_2_4_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][26]" title="MAIN[11][31][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][4]">GTX_DUAL:  DRP[51] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[6]">GTX_DUAL:  CLK_COR_SEQ_2_4_0 bit 6</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][25]" title="MAIN[11][30][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][2]">GTX_DUAL:  DRP[51] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[4]">GTX_DUAL:  CLK_COR_SEQ_2_4_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][25]" title="MAIN[11][31][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][3]">GTX_DUAL:  DRP[51] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[5]">GTX_DUAL:  CLK_COR_SEQ_2_4_0 bit 5</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][24]" title="MAIN[11][30][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][1]">GTX_DUAL:  DRP[51] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[3]">GTX_DUAL:  CLK_COR_SEQ_2_4_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][24]" title="MAIN[11][31][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[51][0]">GTX_DUAL:  DRP[51] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[2]">GTX_DUAL:  CLK_COR_SEQ_2_4_0 bit 2</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][23]" title="MAIN[11][30][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][14]">GTX_DUAL:  DRP[50] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[0]">GTX_DUAL:  CLK_COR_SEQ_2_4_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][23]" title="MAIN[11][31][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][15]">GTX_DUAL:  DRP[50] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_4_0[1]">GTX_DUAL:  CLK_COR_SEQ_2_4_0 bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][22]" title="MAIN[11][30][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][13]">GTX_DUAL:  DRP[50] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_0[3]">GTX_DUAL:  CLK_COR_SEQ_2_ENABLE_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][22]" title="MAIN[11][31][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][12]">GTX_DUAL:  DRP[50] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_0[2]">GTX_DUAL:  CLK_COR_SEQ_2_ENABLE_0 bit 2</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][21]" title="MAIN[11][30][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][10]">GTX_DUAL:  DRP[50] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_0[0]">GTX_DUAL:  CLK_COR_SEQ_2_ENABLE_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][21]" title="MAIN[11][31][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][11]">GTX_DUAL:  DRP[50] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_ENABLE_0[1]">GTX_DUAL:  CLK_COR_SEQ_2_ENABLE_0 bit 1</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][20]" title="MAIN[11][30][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][9]">GTX_DUAL:  DRP[50] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_2_USE_0">GTX_DUAL:  CLK_COR_SEQ_2_USE_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][20]" title="MAIN[11][31][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][8]">GTX_DUAL:  DRP[50] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-COM_BURST_VAL_0[3]">GTX_DUAL:  COM_BURST_VAL_0 bit 3</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][19]" title="MAIN[11][30][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][6]">GTX_DUAL:  DRP[50] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-COM_BURST_VAL_0[1]">GTX_DUAL:  COM_BURST_VAL_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][19]" title="MAIN[11][31][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][7]">GTX_DUAL:  DRP[50] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-COM_BURST_VAL_0[2]">GTX_DUAL:  COM_BURST_VAL_0 bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][18]" title="MAIN[11][30][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][5]">GTX_DUAL:  DRP[50] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-COM_BURST_VAL_0[0]">GTX_DUAL:  COM_BURST_VAL_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][18]" title="MAIN[11][31][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][4]">GTX_DUAL:  DRP[50] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[9]">GTX_DUAL:  COMMA_10B_ENABLE_0 bit 9</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][17]" title="MAIN[11][30][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][2]">GTX_DUAL:  DRP[50] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[7]">GTX_DUAL:  COMMA_10B_ENABLE_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][17]" title="MAIN[11][31][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][3]">GTX_DUAL:  DRP[50] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[8]">GTX_DUAL:  COMMA_10B_ENABLE_0 bit 8</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][16]" title="MAIN[11][30][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][1]">GTX_DUAL:  DRP[50] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[6]">GTX_DUAL:  COMMA_10B_ENABLE_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][16]" title="MAIN[11][31][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[50][0]">GTX_DUAL:  DRP[50] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[5]">GTX_DUAL:  COMMA_10B_ENABLE_0 bit 5</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][15]" title="MAIN[11][30][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][14]">GTX_DUAL:  DRP[49] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[3]">GTX_DUAL:  COMMA_10B_ENABLE_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][15]" title="MAIN[11][31][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][15]">GTX_DUAL:  DRP[49] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[4]">GTX_DUAL:  COMMA_10B_ENABLE_0 bit 4</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][14]" title="MAIN[11][30][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][13]">GTX_DUAL:  DRP[49] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[2]">GTX_DUAL:  COMMA_10B_ENABLE_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][14]" title="MAIN[11][31][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][12]">GTX_DUAL:  DRP[49] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[1]">GTX_DUAL:  COMMA_10B_ENABLE_0 bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][13]" title="MAIN[11][30][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][10]">GTX_DUAL:  DRP[49] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_DOUBLE_0">GTX_DUAL:  COMMA_DOUBLE_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][13]" title="MAIN[11][31][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][11]">GTX_DUAL:  DRP[49] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-COMMA_10B_ENABLE_0[0]">GTX_DUAL:  COMMA_10B_ENABLE_0 bit 0</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][12]" title="MAIN[11][30][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][9]">GTX_DUAL:  DRP[49] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-DEC_MCOMMA_DETECT_0">GTX_DUAL:  DEC_MCOMMA_DETECT_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][12]" title="MAIN[11][31][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][8]">GTX_DUAL:  DRP[49] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-DEC_PCOMMA_DETECT_0">GTX_DUAL:  DEC_PCOMMA_DETECT_0</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][11]" title="MAIN[11][30][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][6]">GTX_DUAL:  DRP[49] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[9]">GTX_DUAL:  MCOMMA_10B_VALUE_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][11]" title="MAIN[11][31][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][7]">GTX_DUAL:  DRP[49] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-DEC_VALID_COMMA_ONLY_0">GTX_DUAL:  DEC_VALID_COMMA_ONLY_0</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][10]" title="MAIN[11][30][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][5]">GTX_DUAL:  DRP[49] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[8]">GTX_DUAL:  MCOMMA_10B_VALUE_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][10]" title="MAIN[11][31][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][4]">GTX_DUAL:  DRP[49] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[7]">GTX_DUAL:  MCOMMA_10B_VALUE_0 bit 7</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][9]" title="MAIN[11][30][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][2]">GTX_DUAL:  DRP[49] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[5]">GTX_DUAL:  MCOMMA_10B_VALUE_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][9]" title="MAIN[11][31][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][3]">GTX_DUAL:  DRP[49] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[6]">GTX_DUAL:  MCOMMA_10B_VALUE_0 bit 6</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][8]" title="MAIN[11][30][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][1]">GTX_DUAL:  DRP[49] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[4]">GTX_DUAL:  MCOMMA_10B_VALUE_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][8]" title="MAIN[11][31][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[49][0]">GTX_DUAL:  DRP[49] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[3]">GTX_DUAL:  MCOMMA_10B_VALUE_0 bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][7]" title="MAIN[11][30][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][14]">GTX_DUAL:  DRP[48] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[1]">GTX_DUAL:  MCOMMA_10B_VALUE_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][7]" title="MAIN[11][31][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][15]">GTX_DUAL:  DRP[48] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[2]">GTX_DUAL:  MCOMMA_10B_VALUE_0 bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][6]" title="MAIN[11][30][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][13]">GTX_DUAL:  DRP[48] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_10B_VALUE_0[0]">GTX_DUAL:  MCOMMA_10B_VALUE_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][6]" title="MAIN[11][31][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][12]">GTX_DUAL:  DRP[48] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-MCOMMA_DETECT_0">GTX_DUAL:  MCOMMA_DETECT_0</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][5]" title="MAIN[11][30][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][10]">GTX_DUAL:  DRP[48] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[0]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][5]" title="MAIN[11][31][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][11]">GTX_DUAL:  DRP[48] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[9]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_0 bit 9</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][4]" title="MAIN[11][30][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][9]">GTX_DUAL:  DRP[48] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[1]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][4]" title="MAIN[11][31][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][8]">GTX_DUAL:  DRP[48] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[2]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_0 bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][28][3]" title="MAIN[11][28][3]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[31]">CRC32[3]:  CRC_INIT bit 31</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][3]" title="MAIN[11][30][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][6]">GTX_DUAL:  DRP[48] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[4]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][3]" title="MAIN[11][31][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][7]">GTX_DUAL:  DRP[48] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[3]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_0 bit 3</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][29][2]" title="MAIN[11][29][2]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[30]">CRC32[3]:  CRC_INIT bit 30</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][30][2]" title="MAIN[11][30][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][5]">GTX_DUAL:  DRP[48] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[5]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][2]" title="MAIN[11][31][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][4]">GTX_DUAL:  DRP[48] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[6]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_0 bit 6</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][28][1]" title="MAIN[11][28][1]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[29]">CRC32[3]:  CRC_INIT bit 29</a>
</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][30][1]" title="MAIN[11][30][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][2]">GTX_DUAL:  DRP[48] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_FB_DCCEN">GTX_DUAL:  PLL_FB_DCCEN</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][1]" title="MAIN[11][31][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][3]">GTX_DUAL:  DRP[48] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[7]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_0 bit 7</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[11][29][0]" title="MAIN[11][29][0]">
<a href="#virtex5-GTX-CRC32[3]-CRC_INIT[28]">CRC32[3]:  CRC_INIT bit 28</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][30][0]" title="MAIN[11][30][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][1]">GTX_DUAL:  DRP[48] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[8]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[11][31][0]" title="MAIN[11][31][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[48][0]">GTX_DUAL:  DRP[48] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_2_0[9]">GTX_DUAL:  CHAN_BOND_SEQ_2_2_0 bit 9</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[12]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][63]" title="MAIN[12][30][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][14]">GTX_DUAL:  DRP[63] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[4]">GTX_DUAL:  SATA_MIN_BURST_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][63]" title="MAIN[12][31][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][15]">GTX_DUAL:  DRP[63] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[5]">GTX_DUAL:  SATA_MIN_BURST_0 bit 5</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][62]" title="MAIN[12][30][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][13]">GTX_DUAL:  DRP[63] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[3]">GTX_DUAL:  SATA_MIN_BURST_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][62]" title="MAIN[12][31][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][12]">GTX_DUAL:  DRP[63] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[2]">GTX_DUAL:  SATA_MIN_BURST_0 bit 2</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][61]" title="MAIN[12][30][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][10]">GTX_DUAL:  DRP[63] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[0]">GTX_DUAL:  SATA_MIN_BURST_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][61]" title="MAIN[12][31][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][11]">GTX_DUAL:  DRP[63] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_BURST_0[1]">GTX_DUAL:  SATA_MIN_BURST_0 bit 1</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][60]" title="MAIN[12][30][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][9]">GTX_DUAL:  DRP[63] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[5]">GTX_DUAL:  SATA_MIN_INIT_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][60]" title="MAIN[12][31][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][8]">GTX_DUAL:  DRP[63] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[4]">GTX_DUAL:  SATA_MIN_INIT_0 bit 4</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][59]" title="MAIN[12][30][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][6]">GTX_DUAL:  DRP[63] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[2]">GTX_DUAL:  SATA_MIN_INIT_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][59]" title="MAIN[12][31][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][7]">GTX_DUAL:  DRP[63] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[3]">GTX_DUAL:  SATA_MIN_INIT_0 bit 3</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][58]" title="MAIN[12][30][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][5]">GTX_DUAL:  DRP[63] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[1]">GTX_DUAL:  SATA_MIN_INIT_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][58]" title="MAIN[12][31][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][4]">GTX_DUAL:  DRP[63] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_INIT_0[0]">GTX_DUAL:  SATA_MIN_INIT_0 bit 0</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][57]" title="MAIN[12][30][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][2]">GTX_DUAL:  DRP[63] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[4]">GTX_DUAL:  SATA_MIN_WAKE_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][57]" title="MAIN[12][31][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][3]">GTX_DUAL:  DRP[63] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[5]">GTX_DUAL:  SATA_MIN_WAKE_0 bit 5</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][56]" title="MAIN[12][30][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][1]">GTX_DUAL:  DRP[63] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[3]">GTX_DUAL:  SATA_MIN_WAKE_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][56]" title="MAIN[12][31][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[63][0]">GTX_DUAL:  DRP[63] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[2]">GTX_DUAL:  SATA_MIN_WAKE_0 bit 2</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][55]" title="MAIN[12][30][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][14]">GTX_DUAL:  DRP[62] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[0]">GTX_DUAL:  SATA_MIN_WAKE_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][55]" title="MAIN[12][31][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][15]">GTX_DUAL:  DRP[62] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MIN_WAKE_0[1]">GTX_DUAL:  SATA_MIN_WAKE_0 bit 1</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][54]" title="MAIN[12][30][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][13]">GTX_DUAL:  DRP[62] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-TERMINATION_IMP_0[0]">GTX_DUAL:  TERMINATION_IMP_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][54]" title="MAIN[12][31][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][12]">GTX_DUAL:  DRP[62] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[11]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 11</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][53]" title="MAIN[12][30][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][10]">GTX_DUAL:  DRP[62] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[9]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][53]" title="MAIN[12][31][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][11]">GTX_DUAL:  DRP[62] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[10]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 10</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][52]" title="MAIN[12][30][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][9]">GTX_DUAL:  DRP[62] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[8]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][52]" title="MAIN[12][31][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][8]">GTX_DUAL:  DRP[62] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[7]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 7</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][51]" title="MAIN[12][30][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][6]">GTX_DUAL:  DRP[62] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[5]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][51]" title="MAIN[12][31][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][7]">GTX_DUAL:  DRP[62] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[6]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 6</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][50]" title="MAIN[12][30][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][5]">GTX_DUAL:  DRP[62] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[4]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][50]" title="MAIN[12][31][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][4]">GTX_DUAL:  DRP[62] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[3]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 3</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][49]" title="MAIN[12][30][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][2]">GTX_DUAL:  DRP[62] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[1]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][49]" title="MAIN[12][31][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][3]">GTX_DUAL:  DRP[62] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[2]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 2</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][48]" title="MAIN[12][30][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][1]">GTX_DUAL:  DRP[62] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_FROM_P2_0[0]">GTX_DUAL:  TRANS_TIME_FROM_P2_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][48]" title="MAIN[12][31][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[62][0]">GTX_DUAL:  DRP[62] bit 0</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][47]" title="MAIN[12][30][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][14]">GTX_DUAL:  DRP[61] bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][47]" title="MAIN[12][31][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][15]">GTX_DUAL:  DRP[61] bit 15</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][46]" title="MAIN[12][30][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][13]">GTX_DUAL:  DRP[61] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][46]" title="MAIN[12][31][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][12]">GTX_DUAL:  DRP[61] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[7]">GTX_DUAL:  TRANS_TIME_NON_P2_0 bit 7</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][45]" title="MAIN[12][30][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][10]">GTX_DUAL:  DRP[61] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[5]">GTX_DUAL:  TRANS_TIME_NON_P2_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][45]" title="MAIN[12][31][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][11]">GTX_DUAL:  DRP[61] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[6]">GTX_DUAL:  TRANS_TIME_NON_P2_0 bit 6</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][44]" title="MAIN[12][30][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][9]">GTX_DUAL:  DRP[61] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[4]">GTX_DUAL:  TRANS_TIME_NON_P2_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][44]" title="MAIN[12][31][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][8]">GTX_DUAL:  DRP[61] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[3]">GTX_DUAL:  TRANS_TIME_NON_P2_0 bit 3</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][43]" title="MAIN[12][30][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][6]">GTX_DUAL:  DRP[61] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[1]">GTX_DUAL:  TRANS_TIME_NON_P2_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][43]" title="MAIN[12][31][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][7]">GTX_DUAL:  DRP[61] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[2]">GTX_DUAL:  TRANS_TIME_NON_P2_0 bit 2</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][42]" title="MAIN[12][30][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][5]">GTX_DUAL:  DRP[61] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_NON_P2_0[0]">GTX_DUAL:  TRANS_TIME_NON_P2_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][42]" title="MAIN[12][31][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][4]">GTX_DUAL:  DRP[61] bit 4</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][41]" title="MAIN[12][30][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][2]">GTX_DUAL:  DRP[61] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CDR_PH_ADJ_TIME[3]">GTX_DUAL:  CDR_PH_ADJ_TIME bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][41]" title="MAIN[12][31][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][3]">GTX_DUAL:  DRP[61] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CDR_PH_ADJ_TIME[4]">GTX_DUAL:  CDR_PH_ADJ_TIME bit 4</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][40]" title="MAIN[12][30][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][1]">GTX_DUAL:  DRP[61] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CDR_PH_ADJ_TIME[2]">GTX_DUAL:  CDR_PH_ADJ_TIME bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][40]" title="MAIN[12][31][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[61][0]">GTX_DUAL:  DRP[61] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CDR_PH_ADJ_TIME[1]">GTX_DUAL:  CDR_PH_ADJ_TIME bit 1</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][39]" title="MAIN[12][30][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][14]">GTX_DUAL:  DRP[60] bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][39]" title="MAIN[12][31][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][15]">GTX_DUAL:  DRP[60] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CDR_PH_ADJ_TIME[0]">GTX_DUAL:  CDR_PH_ADJ_TIME bit 0</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][38]" title="MAIN[12][30][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][13]">GTX_DUAL:  DRP[60] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][38]" title="MAIN[12][31][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][12]">GTX_DUAL:  DRP[60] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[9]">GTX_DUAL:  TRANS_TIME_TO_P2_0 bit 9</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][37]" title="MAIN[12][30][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][10]">GTX_DUAL:  DRP[60] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[7]">GTX_DUAL:  TRANS_TIME_TO_P2_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][37]" title="MAIN[12][31][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][11]">GTX_DUAL:  DRP[60] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[8]">GTX_DUAL:  TRANS_TIME_TO_P2_0 bit 8</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][36]" title="MAIN[12][30][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][9]">GTX_DUAL:  DRP[60] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[6]">GTX_DUAL:  TRANS_TIME_TO_P2_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][36]" title="MAIN[12][31][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][8]">GTX_DUAL:  DRP[60] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[5]">GTX_DUAL:  TRANS_TIME_TO_P2_0 bit 5</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][35]" title="MAIN[12][30][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][6]">GTX_DUAL:  DRP[60] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[3]">GTX_DUAL:  TRANS_TIME_TO_P2_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][35]" title="MAIN[12][31][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][7]">GTX_DUAL:  DRP[60] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[4]">GTX_DUAL:  TRANS_TIME_TO_P2_0 bit 4</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][34]" title="MAIN[12][30][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][5]">GTX_DUAL:  DRP[60] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[2]">GTX_DUAL:  TRANS_TIME_TO_P2_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][34]" title="MAIN[12][31][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][4]">GTX_DUAL:  DRP[60] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[1]">GTX_DUAL:  TRANS_TIME_TO_P2_0 bit 1</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][33]" title="MAIN[12][30][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][2]">GTX_DUAL:  DRP[60] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CAL_TIME[4]">GTX_DUAL:  DFE_CAL_TIME bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][33]" title="MAIN[12][31][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][3]">GTX_DUAL:  DRP[60] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-TRANS_TIME_TO_P2_0[0]">GTX_DUAL:  TRANS_TIME_TO_P2_0 bit 0</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][32]" title="MAIN[12][30][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][1]">GTX_DUAL:  DRP[60] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CAL_TIME[3]">GTX_DUAL:  DFE_CAL_TIME bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][32]" title="MAIN[12][31][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[60][0]">GTX_DUAL:  DRP[60] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CAL_TIME[2]">GTX_DUAL:  DFE_CAL_TIME bit 2</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][31]" title="MAIN[12][30][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][14]">GTX_DUAL:  DRP[59] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CAL_TIME[0]">GTX_DUAL:  DFE_CAL_TIME bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][31]" title="MAIN[12][31][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][15]">GTX_DUAL:  DRP[59] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CAL_TIME[1]">GTX_DUAL:  DFE_CAL_TIME bit 1</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][30]" title="MAIN[12][30][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][13]">GTX_DUAL:  DRP[59] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][30]" title="MAIN[12][31][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][12]">GTX_DUAL:  DRP[59] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_BUFFER_USE_0">GTX_DUAL:  TX_BUFFER_USE_0</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][29]" title="MAIN[12][30][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][10]">GTX_DUAL:  DRP[59] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[12]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 12</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][29]" title="MAIN[12][31][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][11]">GTX_DUAL:  DRP[59] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[13]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 13</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][28]" title="MAIN[12][30][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][9]">GTX_DUAL:  DRP[59] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[11]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 11</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][28]" title="MAIN[12][31][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][8]">GTX_DUAL:  DRP[59] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[10]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 10</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][27]" title="MAIN[12][30][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][6]">GTX_DUAL:  DRP[59] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[8]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][27]" title="MAIN[12][31][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][7]">GTX_DUAL:  DRP[59] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[9]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 9</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][26]" title="MAIN[12][30][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][5]">GTX_DUAL:  DRP[59] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[7]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][26]" title="MAIN[12][31][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][4]">GTX_DUAL:  DRP[59] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[6]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 6</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][25]" title="MAIN[12][30][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][2]">GTX_DUAL:  DRP[59] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[4]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][25]" title="MAIN[12][31][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][3]">GTX_DUAL:  DRP[59] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[5]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 5</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][24]" title="MAIN[12][30][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][1]">GTX_DUAL:  DRP[59] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[3]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][24]" title="MAIN[12][31][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[59][0]">GTX_DUAL:  DRP[59] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[2]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 2</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][23]" title="MAIN[12][30][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][14]">GTX_DUAL:  DRP[58] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[0]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][23]" title="MAIN[12][31][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][15]">GTX_DUAL:  DRP[58] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_DETECT_RX_CFG_0[1]">GTX_DUAL:  TX_DETECT_RX_CFG_0 bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][22]" title="MAIN[12][30][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][13]">GTX_DUAL:  DRP[58] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-TXRX_INVERT_0[2]">GTX_DUAL:  TXRX_INVERT_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][22]" title="MAIN[12][31][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][12]">GTX_DUAL:  DRP[58] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-TXRX_INVERT_0[1]">GTX_DUAL:  TXRX_INVERT_0 bit 1</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][21]" title="MAIN[12][30][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][10]">GTX_DUAL:  DRP[58] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_EN_IDLE_RESET_FR">GTX_DUAL:  RX_EN_IDLE_RESET_FR</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][21]" title="MAIN[12][31][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][11]">GTX_DUAL:  DRP[58] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-TXRX_INVERT_0[0]">GTX_DUAL:  TXRX_INVERT_0 bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][20]" title="MAIN[12][30][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][9]">GTX_DUAL:  DRP[58] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_EN_IDLE_HOLD_CDR">GTX_DUAL:  RX_EN_IDLE_HOLD_CDR</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][20]" title="MAIN[12][31][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][8]">GTX_DUAL:  DRP[58] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_XCLK_SEL_0[0]">GTX_DUAL:  TX_XCLK_SEL_0 bit 0</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][19]" title="MAIN[12][30][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][6]">GTX_DUAL:  DRP[58] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[19]">GTX_DUAL:  PMA_COM_CFG bit 19</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][19]" title="MAIN[12][31][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][7]">GTX_DUAL:  DRP[58] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TXOUTCLK_SEL_0[0]">GTX_DUAL:  TXOUTCLK_SEL_0 bit 0</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][18]" title="MAIN[12][30][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][5]">GTX_DUAL:  DRP[58] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_0[2]">GTX_DUAL:  OOBDETECT_THRESHOLD_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][18]" title="MAIN[12][31][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][4]">GTX_DUAL:  DRP[58] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_0[1]">GTX_DUAL:  OOBDETECT_THRESHOLD_0 bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][17]" title="MAIN[12][30][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][2]">GTX_DUAL:  DRP[58] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_EN_IDLE_RESET_PH">GTX_DUAL:  RX_EN_IDLE_RESET_PH</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][17]" title="MAIN[12][31][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][3]">GTX_DUAL:  DRP[58] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-OOBDETECT_THRESHOLD_0[0]">GTX_DUAL:  OOBDETECT_THRESHOLD_0 bit 0</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][16]" title="MAIN[12][30][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][1]">GTX_DUAL:  DRP[58] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_0[3]">GTX_DUAL:  CHAN_BOND_SEQ_2_ENABLE_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][16]" title="MAIN[12][31][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[58][0]">GTX_DUAL:  DRP[58] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_0[2]">GTX_DUAL:  CHAN_BOND_SEQ_2_ENABLE_0 bit 2</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][15]" title="MAIN[12][30][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][14]">GTX_DUAL:  DRP[57] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_0[0]">GTX_DUAL:  CHAN_BOND_SEQ_2_ENABLE_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][15]" title="MAIN[12][31][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][15]">GTX_DUAL:  DRP[57] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_ENABLE_0[1]">GTX_DUAL:  CHAN_BOND_SEQ_2_ENABLE_0 bit 1</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][14]" title="MAIN[12][30][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][13]">GTX_DUAL:  DRP[57] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_USE_0">GTX_DUAL:  CHAN_BOND_SEQ_2_USE_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][14]" title="MAIN[12][31][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][12]">GTX_DUAL:  DRP[57] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_0[1]">GTX_DUAL:  CHAN_BOND_SEQ_LEN_0 bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][13]" title="MAIN[12][30][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][10]">GTX_DUAL:  DRP[57] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_0[1]">GTX_DUAL:  CLK_COR_ADJ_LEN_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][13]" title="MAIN[12][31][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][11]">GTX_DUAL:  DRP[57] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_LEN_0[0]">GTX_DUAL:  CHAN_BOND_SEQ_LEN_0 bit 0</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][12]" title="MAIN[12][30][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][9]">GTX_DUAL:  DRP[57] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_ADJ_LEN_0[0]">GTX_DUAL:  CLK_COR_ADJ_LEN_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][12]" title="MAIN[12][31][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][8]">GTX_DUAL:  DRP[57] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_0[1]">GTX_DUAL:  CLK_COR_DET_LEN_0 bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][11]" title="MAIN[12][30][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][6]">GTX_DUAL:  DRP[57] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_INSERT_IDLE_FLAG_0">GTX_DUAL:  CLK_COR_INSERT_IDLE_FLAG_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][11]" title="MAIN[12][31][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][7]">GTX_DUAL:  DRP[57] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_DET_LEN_0[0]">GTX_DUAL:  CLK_COR_DET_LEN_0 bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][10]" title="MAIN[12][30][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][5]">GTX_DUAL:  DRP[57] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_KEEP_IDLE_0">GTX_DUAL:  CLK_COR_KEEP_IDLE_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][10]" title="MAIN[12][31][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][4]">GTX_DUAL:  DRP[57] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[5]">GTX_DUAL:  CLK_COR_MAX_LAT_0 bit 5</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][9]" title="MAIN[12][30][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][2]">GTX_DUAL:  DRP[57] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[3]">GTX_DUAL:  CLK_COR_MAX_LAT_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][9]" title="MAIN[12][31][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][3]">GTX_DUAL:  DRP[57] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[4]">GTX_DUAL:  CLK_COR_MAX_LAT_0 bit 4</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][8]" title="MAIN[12][30][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][1]">GTX_DUAL:  DRP[57] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[2]">GTX_DUAL:  CLK_COR_MAX_LAT_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][8]" title="MAIN[12][31][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[57][0]">GTX_DUAL:  DRP[57] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[1]">GTX_DUAL:  CLK_COR_MAX_LAT_0 bit 1</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][7]" title="MAIN[12][30][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][14]">GTX_DUAL:  DRP[56] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[5]">GTX_DUAL:  CLK_COR_MIN_LAT_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][7]" title="MAIN[12][31][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][15]">GTX_DUAL:  DRP[56] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MAX_LAT_0[0]">GTX_DUAL:  CLK_COR_MAX_LAT_0 bit 0</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][6]" title="MAIN[12][30][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][13]">GTX_DUAL:  DRP[56] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[4]">GTX_DUAL:  CLK_COR_MIN_LAT_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][6]" title="MAIN[12][31][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][12]">GTX_DUAL:  DRP[56] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[3]">GTX_DUAL:  CLK_COR_MIN_LAT_0 bit 3</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][5]" title="MAIN[12][30][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][10]">GTX_DUAL:  DRP[56] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[1]">GTX_DUAL:  CLK_COR_MIN_LAT_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][5]" title="MAIN[12][31][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][11]">GTX_DUAL:  DRP[56] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[2]">GTX_DUAL:  CLK_COR_MIN_LAT_0 bit 2</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][4]" title="MAIN[12][30][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][9]">GTX_DUAL:  DRP[56] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_MIN_LAT_0[0]">GTX_DUAL:  CLK_COR_MIN_LAT_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][4]" title="MAIN[12][31][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][8]">GTX_DUAL:  DRP[56] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_PRECEDENCE_0">GTX_DUAL:  CLK_COR_PRECEDENCE_0</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][3]" title="MAIN[12][30][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][6]">GTX_DUAL:  DRP[56] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_0[4]">GTX_DUAL:  CLK_COR_REPEAT_WAIT_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][3]" title="MAIN[12][31][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][7]">GTX_DUAL:  DRP[56] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_CORRECT_USE_0">GTX_DUAL:  CLK_CORRECT_USE_0</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][2]" title="MAIN[12][30][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][5]">GTX_DUAL:  DRP[56] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_0[3]">GTX_DUAL:  CLK_COR_REPEAT_WAIT_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][2]" title="MAIN[12][31][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][4]">GTX_DUAL:  DRP[56] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_0[2]">GTX_DUAL:  CLK_COR_REPEAT_WAIT_0 bit 2</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][1]" title="MAIN[12][30][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][2]">GTX_DUAL:  DRP[56] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_0[0]">GTX_DUAL:  CLK_COR_REPEAT_WAIT_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][1]" title="MAIN[12][31][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][3]">GTX_DUAL:  DRP[56] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_REPEAT_WAIT_0[1]">GTX_DUAL:  CLK_COR_REPEAT_WAIT_0 bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[12][30][0]" title="MAIN[12][30][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][1]">GTX_DUAL:  DRP[56] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[9]">GTX_DUAL:  CLK_COR_SEQ_1_1_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[12][31][0]" title="MAIN[12][31][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[56][0]">GTX_DUAL:  DRP[56] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CLK_COR_SEQ_1_1_0[8]">GTX_DUAL:  CLK_COR_SEQ_1_1_0 bit 8</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[13]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][63]" title="MAIN[13][30][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][14]">GTX_DUAL:  DRP[71] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[5]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][63]" title="MAIN[13][31][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][15]">GTX_DUAL:  DRP[71] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[4]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_0 bit 4</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][62]" title="MAIN[13][30][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][13]">GTX_DUAL:  DRP[71] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[6]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][62]" title="MAIN[13][31][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][12]">GTX_DUAL:  DRP[71] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[7]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_0 bit 7</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][61]" title="MAIN[13][30][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][10]">GTX_DUAL:  DRP[71] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[9]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][61]" title="MAIN[13][31][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][11]">GTX_DUAL:  DRP[71] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[8]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_0 bit 8</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][60]" title="MAIN[13][30][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][9]">GTX_DUAL:  DRP[71] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[0]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][60]" title="MAIN[13][31][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][8]">GTX_DUAL:  DRP[71] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[1]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_0 bit 1</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][59]" title="MAIN[13][30][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][6]">GTX_DUAL:  DRP[71] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[3]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][59]" title="MAIN[13][31][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][7]">GTX_DUAL:  DRP[71] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[2]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_0 bit 2</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][58]" title="MAIN[13][30][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][5]">GTX_DUAL:  DRP[71] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[4]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][58]" title="MAIN[13][31][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][4]">GTX_DUAL:  DRP[71] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[5]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_0 bit 5</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][57]" title="MAIN[13][30][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][2]">GTX_DUAL:  DRP[71] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[7]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][57]" title="MAIN[13][31][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][3]">GTX_DUAL:  DRP[71] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[6]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_0 bit 6</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][56]" title="MAIN[13][30][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][1]">GTX_DUAL:  DRP[71] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_3_0[8]">GTX_DUAL:  CHAN_BOND_SEQ_2_3_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][56]" title="MAIN[13][31][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[71][0]">GTX_DUAL:  DRP[71] bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][55]" title="MAIN[13][30][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][14]">GTX_DUAL:  DRP[70] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[9]">GTX_DUAL:  PCOMMA_10B_VALUE_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][55]" title="MAIN[13][31][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][15]">GTX_DUAL:  DRP[70] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PCI_EXPRESS_MODE_0">GTX_DUAL:  PCI_EXPRESS_MODE_0</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][54]" title="MAIN[13][30][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][13]">GTX_DUAL:  DRP[70] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[8]">GTX_DUAL:  PCOMMA_10B_VALUE_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][54]" title="MAIN[13][31][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][12]">GTX_DUAL:  DRP[70] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[7]">GTX_DUAL:  PCOMMA_10B_VALUE_0 bit 7</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][53]" title="MAIN[13][30][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][10]">GTX_DUAL:  DRP[70] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[5]">GTX_DUAL:  PCOMMA_10B_VALUE_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][53]" title="MAIN[13][31][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][11]">GTX_DUAL:  DRP[70] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[6]">GTX_DUAL:  PCOMMA_10B_VALUE_0 bit 6</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][52]" title="MAIN[13][30][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][9]">GTX_DUAL:  DRP[70] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[4]">GTX_DUAL:  PCOMMA_10B_VALUE_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][52]" title="MAIN[13][31][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][8]">GTX_DUAL:  DRP[70] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[3]">GTX_DUAL:  PCOMMA_10B_VALUE_0 bit 3</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][51]" title="MAIN[13][30][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][6]">GTX_DUAL:  DRP[70] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[1]">GTX_DUAL:  PCOMMA_10B_VALUE_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][51]" title="MAIN[13][31][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][7]">GTX_DUAL:  DRP[70] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[2]">GTX_DUAL:  PCOMMA_10B_VALUE_0 bit 2</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][50]" title="MAIN[13][30][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][5]">GTX_DUAL:  DRP[70] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_10B_VALUE_0[0]">GTX_DUAL:  PCOMMA_10B_VALUE_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][50]" title="MAIN[13][31][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][4]">GTX_DUAL:  DRP[70] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PCOMMA_DETECT_0">GTX_DUAL:  PCOMMA_DETECT_0</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][49]" title="MAIN[13][30][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][2]">GTX_DUAL:  DRP[70] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_0[0]">GTX_DUAL:  PLL_RXDIVSEL_OUT_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][49]" title="MAIN[13][31][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][3]">GTX_DUAL:  DRP[70] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_RXDIVSEL_OUT_0[1]">GTX_DUAL:  PLL_RXDIVSEL_OUT_0 bit 1</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][48]" title="MAIN[13][30][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][1]">GTX_DUAL:  DRP[70] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_SATA_0">GTX_DUAL:  PLL_SATA_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][48]" title="MAIN[13][31][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[70][0]">GTX_DUAL:  DRP[70] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_0[1]">GTX_DUAL:  PLL_TXDIVSEL_OUT_0 bit 1</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][47]" title="MAIN[13][30][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][14]">GTX_DUAL:  DRP[69] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[26]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 26</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][47]" title="MAIN[13][31][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][15]">GTX_DUAL:  DRP[69] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_TXDIVSEL_OUT_0[0]">GTX_DUAL:  PLL_TXDIVSEL_OUT_0 bit 0</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][46]" title="MAIN[13][30][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][13]">GTX_DUAL:  DRP[69] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[25]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 25</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][46]" title="MAIN[13][31][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][12]">GTX_DUAL:  DRP[69] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[24]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 24</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][45]" title="MAIN[13][30][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][10]">GTX_DUAL:  DRP[69] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[22]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 22</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][45]" title="MAIN[13][31][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][11]">GTX_DUAL:  DRP[69] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[23]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 23</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][44]" title="MAIN[13][30][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][9]">GTX_DUAL:  DRP[69] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[21]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 21</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][44]" title="MAIN[13][31][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][8]">GTX_DUAL:  DRP[69] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[20]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 20</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][43]" title="MAIN[13][30][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][6]">GTX_DUAL:  DRP[69] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[18]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 18</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][43]" title="MAIN[13][31][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][7]">GTX_DUAL:  DRP[69] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[19]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 19</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][42]" title="MAIN[13][30][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][5]">GTX_DUAL:  DRP[69] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[17]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 17</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][42]" title="MAIN[13][31][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][4]">GTX_DUAL:  DRP[69] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[16]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 16</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][41]" title="MAIN[13][30][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][2]">GTX_DUAL:  DRP[69] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[14]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][41]" title="MAIN[13][31][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][3]">GTX_DUAL:  DRP[69] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[15]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 15</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][40]" title="MAIN[13][30][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][1]">GTX_DUAL:  DRP[69] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[13]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][40]" title="MAIN[13][31][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[69][0]">GTX_DUAL:  DRP[69] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[12]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 12</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][39]" title="MAIN[13][30][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][14]">GTX_DUAL:  DRP[68] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[10]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 10</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][39]" title="MAIN[13][31][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][15]">GTX_DUAL:  DRP[68] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[11]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 11</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][38]" title="MAIN[13][30][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][13]">GTX_DUAL:  DRP[68] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[9]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][38]" title="MAIN[13][31][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][12]">GTX_DUAL:  DRP[68] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[8]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 8</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][37]" title="MAIN[13][30][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][10]">GTX_DUAL:  DRP[68] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[6]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][37]" title="MAIN[13][31][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][11]">GTX_DUAL:  DRP[68] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[7]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 7</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][36]" title="MAIN[13][30][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][9]">GTX_DUAL:  DRP[68] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[5]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][36]" title="MAIN[13][31][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][8]">GTX_DUAL:  DRP[68] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[4]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 4</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][35]" title="MAIN[13][30][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][6]">GTX_DUAL:  DRP[68] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[2]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][35]" title="MAIN[13][31][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][7]">GTX_DUAL:  DRP[68] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[3]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 3</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][34]" title="MAIN[13][30][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][5]">GTX_DUAL:  DRP[68] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[1]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][34]" title="MAIN[13][31][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][4]">GTX_DUAL:  DRP[68] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_CDR_SCAN_0[0]">GTX_DUAL:  PMA_CDR_SCAN_0 bit 0</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][33]" title="MAIN[13][30][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][2]">GTX_DUAL:  DRP[68] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[30]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 30</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][33]" title="MAIN[13][31][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][3]">GTX_DUAL:  DRP[68] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[31]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 31</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][32]" title="MAIN[13][30][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][1]">GTX_DUAL:  DRP[68] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[29]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 29</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][32]" title="MAIN[13][31][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[68][0]">GTX_DUAL:  DRP[68] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[28]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 28</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][31]" title="MAIN[13][30][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][14]">GTX_DUAL:  DRP[67] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[26]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 26</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][31]" title="MAIN[13][31][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][15]">GTX_DUAL:  DRP[67] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[27]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 27</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][30]" title="MAIN[13][30][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][13]">GTX_DUAL:  DRP[67] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[25]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 25</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][30]" title="MAIN[13][31][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][12]">GTX_DUAL:  DRP[67] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[24]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 24</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][29]" title="MAIN[13][30][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][10]">GTX_DUAL:  DRP[67] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[22]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 22</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][29]" title="MAIN[13][31][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][11]">GTX_DUAL:  DRP[67] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[23]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 23</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][28]" title="MAIN[13][30][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][9]">GTX_DUAL:  DRP[67] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[21]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 21</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][28]" title="MAIN[13][31][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][8]">GTX_DUAL:  DRP[67] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[20]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 20</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][27]" title="MAIN[13][30][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][6]">GTX_DUAL:  DRP[67] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[18]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 18</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][27]" title="MAIN[13][31][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][7]">GTX_DUAL:  DRP[67] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[19]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 19</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][26]" title="MAIN[13][30][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][5]">GTX_DUAL:  DRP[67] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[17]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 17</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][26]" title="MAIN[13][31][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][4]">GTX_DUAL:  DRP[67] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[16]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 16</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][25]" title="MAIN[13][30][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][2]">GTX_DUAL:  DRP[67] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[14]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][25]" title="MAIN[13][31][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][3]">GTX_DUAL:  DRP[67] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[15]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 15</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][24]" title="MAIN[13][30][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][1]">GTX_DUAL:  DRP[67] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[13]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][24]" title="MAIN[13][31][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[67][0]">GTX_DUAL:  DRP[67] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[12]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 12</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][23]" title="MAIN[13][30][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][14]">GTX_DUAL:  DRP[66] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[10]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 10</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][23]" title="MAIN[13][31][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][15]">GTX_DUAL:  DRP[66] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[11]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 11</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][22]" title="MAIN[13][30][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][13]">GTX_DUAL:  DRP[66] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[9]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][22]" title="MAIN[13][31][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][12]">GTX_DUAL:  DRP[66] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[8]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 8</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][21]" title="MAIN[13][30][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][10]">GTX_DUAL:  DRP[66] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[6]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 6</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][21]" title="MAIN[13][31][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][11]">GTX_DUAL:  DRP[66] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[7]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 7</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][20]" title="MAIN[13][30][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][9]">GTX_DUAL:  DRP[66] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[5]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][20]" title="MAIN[13][31][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][8]">GTX_DUAL:  DRP[66] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[4]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 4</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][19]" title="MAIN[13][30][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][6]">GTX_DUAL:  DRP[66] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[2]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][19]" title="MAIN[13][31][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][7]">GTX_DUAL:  DRP[66] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[3]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 3</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][18]" title="MAIN[13][30][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][5]">GTX_DUAL:  DRP[66] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[1]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][18]" title="MAIN[13][31][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][4]">GTX_DUAL:  DRP[66] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PRBS_ERR_THRESHOLD_0[0]">GTX_DUAL:  PRBS_ERR_THRESHOLD_0 bit 0</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][17]" title="MAIN[13][30][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][2]">GTX_DUAL:  DRP[66] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_DECODE_SEQ_MATCH_0">GTX_DUAL:  RX_DECODE_SEQ_MATCH_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][17]" title="MAIN[13][31][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][3]">GTX_DUAL:  DRP[66] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_BUFFER_USE_0">GTX_DUAL:  RX_BUFFER_USE_0</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][16]" title="MAIN[13][30][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][1]">GTX_DUAL:  DRP[66] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_0[2]">GTX_DUAL:  RX_LOS_INVALID_INCR_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][16]" title="MAIN[13][31][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[66][0]">GTX_DUAL:  DRP[66] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_0[1]">GTX_DUAL:  RX_LOS_INVALID_INCR_0 bit 1</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][15]" title="MAIN[13][30][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][14]">GTX_DUAL:  DRP[65] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOSS_OF_SYNC_FSM_0">GTX_DUAL:  RX_LOSS_OF_SYNC_FSM_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][15]" title="MAIN[13][31][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][15]">GTX_DUAL:  DRP[65] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_INVALID_INCR_0[0]">GTX_DUAL:  RX_LOS_INVALID_INCR_0 bit 0</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][14]" title="MAIN[13][30][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][13]">GTX_DUAL:  DRP[65] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_0[2]">GTX_DUAL:  RX_LOS_THRESHOLD_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][14]" title="MAIN[13][31][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][12]">GTX_DUAL:  DRP[65] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_0[1]">GTX_DUAL:  RX_LOS_THRESHOLD_0 bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][13]" title="MAIN[13][30][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][10]">GTX_DUAL:  DRP[65] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_SLIDE_MODE_0[0]">GTX_DUAL:  RX_SLIDE_MODE_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][13]" title="MAIN[13][31][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][11]">GTX_DUAL:  DRP[65] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_LOS_THRESHOLD_0[0]">GTX_DUAL:  RX_LOS_THRESHOLD_0 bit 0</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][12]" title="MAIN[13][30][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][9]">GTX_DUAL:  DRP[65] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_STATUS_FMT_0[0]">GTX_DUAL:  RX_STATUS_FMT_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][12]" title="MAIN[13][31][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][8]">GTX_DUAL:  DRP[65] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_XCLK_SEL_0[0]">GTX_DUAL:  RX_XCLK_SEL_0 bit 0</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][11]" title="MAIN[13][30][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][6]">GTX_DUAL:  DRP[65] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_0[1]">GTX_DUAL:  SATA_BURST_VAL_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][11]" title="MAIN[13][31][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][7]">GTX_DUAL:  DRP[65] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_0[2]">GTX_DUAL:  SATA_BURST_VAL_0 bit 2</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][10]" title="MAIN[13][30][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][5]">GTX_DUAL:  DRP[65] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_BURST_VAL_0[0]">GTX_DUAL:  SATA_BURST_VAL_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][10]" title="MAIN[13][31][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][4]">GTX_DUAL:  DRP[65] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_0[2]">GTX_DUAL:  SATA_IDLE_VAL_0 bit 2</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][9]" title="MAIN[13][30][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][2]">GTX_DUAL:  DRP[65] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_0[0]">GTX_DUAL:  SATA_IDLE_VAL_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][9]" title="MAIN[13][31][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][3]">GTX_DUAL:  DRP[65] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_IDLE_VAL_0[1]">GTX_DUAL:  SATA_IDLE_VAL_0 bit 1</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][8]" title="MAIN[13][30][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][1]">GTX_DUAL:  DRP[65] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[5]">GTX_DUAL:  SATA_MAX_BURST_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][8]" title="MAIN[13][31][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[65][0]">GTX_DUAL:  DRP[65] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[4]">GTX_DUAL:  SATA_MAX_BURST_0 bit 4</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][7]" title="MAIN[13][30][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][14]">GTX_DUAL:  DRP[64] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[2]">GTX_DUAL:  SATA_MAX_BURST_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][7]" title="MAIN[13][31][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][15]">GTX_DUAL:  DRP[64] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[3]">GTX_DUAL:  SATA_MAX_BURST_0 bit 3</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][6]" title="MAIN[13][30][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][13]">GTX_DUAL:  DRP[64] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[1]">GTX_DUAL:  SATA_MAX_BURST_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][6]" title="MAIN[13][31][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][12]">GTX_DUAL:  DRP[64] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_BURST_0[0]">GTX_DUAL:  SATA_MAX_BURST_0 bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][5]" title="MAIN[13][30][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][10]">GTX_DUAL:  DRP[64] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[4]">GTX_DUAL:  SATA_MAX_INIT_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][5]" title="MAIN[13][31][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][11]">GTX_DUAL:  DRP[64] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[5]">GTX_DUAL:  SATA_MAX_INIT_0 bit 5</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][4]" title="MAIN[13][30][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][9]">GTX_DUAL:  DRP[64] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[3]">GTX_DUAL:  SATA_MAX_INIT_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][4]" title="MAIN[13][31][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][8]">GTX_DUAL:  DRP[64] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[2]">GTX_DUAL:  SATA_MAX_INIT_0 bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][3]" title="MAIN[13][30][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][6]">GTX_DUAL:  DRP[64] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[0]">GTX_DUAL:  SATA_MAX_INIT_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][3]" title="MAIN[13][31][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][7]">GTX_DUAL:  DRP[64] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_INIT_0[1]">GTX_DUAL:  SATA_MAX_INIT_0 bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][2]" title="MAIN[13][30][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][5]">GTX_DUAL:  DRP[64] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[5]">GTX_DUAL:  SATA_MAX_WAKE_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][2]" title="MAIN[13][31][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][4]">GTX_DUAL:  DRP[64] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[4]">GTX_DUAL:  SATA_MAX_WAKE_0 bit 4</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][1]" title="MAIN[13][30][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][2]">GTX_DUAL:  DRP[64] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[2]">GTX_DUAL:  SATA_MAX_WAKE_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][1]" title="MAIN[13][31][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][3]">GTX_DUAL:  DRP[64] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[3]">GTX_DUAL:  SATA_MAX_WAKE_0 bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[13][30][0]" title="MAIN[13][30][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][1]">GTX_DUAL:  DRP[64] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[1]">GTX_DUAL:  SATA_MAX_WAKE_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[13][31][0]" title="MAIN[13][31][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[64][0]">GTX_DUAL:  DRP[64] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-SATA_MAX_WAKE_0[0]">GTX_DUAL:  SATA_MAX_WAKE_0 bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[14]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][63]" title="MAIN[14][30][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][14]">GTX_DUAL:  DRP[79] bit 14</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][63]" title="MAIN[14][31][63]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][15]">GTX_DUAL:  DRP[79] bit 15</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][62]" title="MAIN[14][30][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][13]">GTX_DUAL:  DRP[79] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][62]" title="MAIN[14][31][62]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][12]">GTX_DUAL:  DRP[79] bit 12</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][61]" title="MAIN[14][30][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][10]">GTX_DUAL:  DRP[79] bit 10</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][61]" title="MAIN[14][31][61]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][11]">GTX_DUAL:  DRP[79] bit 11</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][60]" title="MAIN[14][30][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][9]">GTX_DUAL:  DRP[79] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[19]">GTX_DUAL:  PMA_TX_CFG_0 bit 19</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][60]" title="MAIN[14][31][60]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][8]">GTX_DUAL:  DRP[79] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[18]">GTX_DUAL:  PMA_TX_CFG_0 bit 18</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][59]" title="MAIN[14][30][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][6]">GTX_DUAL:  DRP[79] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[16]">GTX_DUAL:  PMA_TX_CFG_0 bit 16</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][59]" title="MAIN[14][31][59]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][7]">GTX_DUAL:  DRP[79] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[17]">GTX_DUAL:  PMA_TX_CFG_0 bit 17</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][58]" title="MAIN[14][30][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][5]">GTX_DUAL:  DRP[79] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[15]">GTX_DUAL:  PMA_TX_CFG_0 bit 15</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][58]" title="MAIN[14][31][58]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][4]">GTX_DUAL:  DRP[79] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[14]">GTX_DUAL:  PMA_TX_CFG_0 bit 14</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][57]" title="MAIN[14][30][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][2]">GTX_DUAL:  DRP[79] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[12]">GTX_DUAL:  PMA_TX_CFG_0 bit 12</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][57]" title="MAIN[14][31][57]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][3]">GTX_DUAL:  DRP[79] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[13]">GTX_DUAL:  PMA_TX_CFG_0 bit 13</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][56]" title="MAIN[14][30][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][1]">GTX_DUAL:  DRP[79] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[11]">GTX_DUAL:  PMA_TX_CFG_0 bit 11</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][56]" title="MAIN[14][31][56]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[79][0]">GTX_DUAL:  DRP[79] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[10]">GTX_DUAL:  PMA_TX_CFG_0 bit 10</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][55]" title="MAIN[14][30][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][14]">GTX_DUAL:  DRP[78] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[8]">GTX_DUAL:  PMA_TX_CFG_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][55]" title="MAIN[14][31][55]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][15]">GTX_DUAL:  DRP[78] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[9]">GTX_DUAL:  PMA_TX_CFG_0 bit 9</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][54]" title="MAIN[14][30][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][13]">GTX_DUAL:  DRP[78] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[7]">GTX_DUAL:  PMA_TX_CFG_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][54]" title="MAIN[14][31][54]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][12]">GTX_DUAL:  DRP[78] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[6]">GTX_DUAL:  PMA_TX_CFG_0 bit 6</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][53]" title="MAIN[14][30][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][10]">GTX_DUAL:  DRP[78] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[4]">GTX_DUAL:  PMA_TX_CFG_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][53]" title="MAIN[14][31][53]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][11]">GTX_DUAL:  DRP[78] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[5]">GTX_DUAL:  PMA_TX_CFG_0 bit 5</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][52]" title="MAIN[14][30][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][9]">GTX_DUAL:  DRP[78] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[3]">GTX_DUAL:  PMA_TX_CFG_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][52]" title="MAIN[14][31][52]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][8]">GTX_DUAL:  DRP[78] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[2]">GTX_DUAL:  PMA_TX_CFG_0 bit 2</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][51]" title="MAIN[14][30][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][6]">GTX_DUAL:  DRP[78] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[0]">GTX_DUAL:  PMA_TX_CFG_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][51]" title="MAIN[14][31][51]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][7]">GTX_DUAL:  DRP[78] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_TX_CFG_0[1]">GTX_DUAL:  PMA_TX_CFG_0 bit 1</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][50]" title="MAIN[14][30][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][5]">GTX_DUAL:  DRP[78] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-CM_TRIM_0[1]">GTX_DUAL:  CM_TRIM_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][50]" title="MAIN[14][31][50]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][4]">GTX_DUAL:  DRP[78] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CM_TRIM_0[0]">GTX_DUAL:  CM_TRIM_0 bit 0</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][49]" title="MAIN[14][30][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][2]">GTX_DUAL:  DRP[78] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_0[8]">GTX_DUAL:  DFE_CFG_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][49]" title="MAIN[14][31][49]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][3]">GTX_DUAL:  DRP[78] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_0[9]">GTX_DUAL:  DFE_CFG_0 bit 9</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][48]" title="MAIN[14][30][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][1]">GTX_DUAL:  DRP[78] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_0[7]">GTX_DUAL:  DFE_CFG_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][48]" title="MAIN[14][31][48]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[78][0]">GTX_DUAL:  DRP[78] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_0[6]">GTX_DUAL:  DFE_CFG_0 bit 6</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][47]" title="MAIN[14][30][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][14]">GTX_DUAL:  DRP[77] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_0[4]">GTX_DUAL:  DFE_CFG_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][47]" title="MAIN[14][31][47]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][15]">GTX_DUAL:  DRP[77] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_0[5]">GTX_DUAL:  DFE_CFG_0 bit 5</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][46]" title="MAIN[14][30][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][13]">GTX_DUAL:  DRP[77] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_0[3]">GTX_DUAL:  DFE_CFG_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][46]" title="MAIN[14][31][46]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][12]">GTX_DUAL:  DRP[77] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_0[2]">GTX_DUAL:  DFE_CFG_0 bit 2</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][45]" title="MAIN[14][30][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][10]">GTX_DUAL:  DRP[77] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_0[0]">GTX_DUAL:  DFE_CFG_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][45]" title="MAIN[14][31][45]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][11]">GTX_DUAL:  DRP[77] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-DFE_CFG_0[1]">GTX_DUAL:  DFE_CFG_0 bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][44]" title="MAIN[14][30][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][9]">GTX_DUAL:  DRP[77] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-TXGEARBOX_USE_0">GTX_DUAL:  TXGEARBOX_USE_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][44]" title="MAIN[14][31][44]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][8]">GTX_DUAL:  DRP[77] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-RXGEARBOX_USE_0">GTX_DUAL:  RXGEARBOX_USE_0</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][43]" title="MAIN[14][30][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][6]">GTX_DUAL:  DRP[77] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_0[1]">GTX_DUAL:  GEARBOX_ENDEC_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][43]" title="MAIN[14][31][43]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][7]">GTX_DUAL:  DRP[77] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_0[2]">GTX_DUAL:  GEARBOX_ENDEC_0 bit 2</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][42]" title="MAIN[14][30][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][5]">GTX_DUAL:  DRP[77] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-GEARBOX_ENDEC_0[0]">GTX_DUAL:  GEARBOX_ENDEC_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][42]" title="MAIN[14][31][42]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][4]">GTX_DUAL:  DRP[77] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_KEEP_ALIGN_0">GTX_DUAL:  CHAN_BOND_KEEP_ALIGN_0</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][41]" title="MAIN[14][30][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][2]">GTX_DUAL:  DRP[77] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_0[2]">GTX_DUAL:  CB2_INH_CC_PERIOD_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][41]" title="MAIN[14][31][41]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][3]">GTX_DUAL:  DRP[77] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_0[3]">GTX_DUAL:  CB2_INH_CC_PERIOD_0 bit 3</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][40]" title="MAIN[14][30][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][1]">GTX_DUAL:  DRP[77] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_0[1]">GTX_DUAL:  CB2_INH_CC_PERIOD_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][40]" title="MAIN[14][31][40]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[77][0]">GTX_DUAL:  DRP[77] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CB2_INH_CC_PERIOD_0[0]">GTX_DUAL:  CB2_INH_CC_PERIOD_0 bit 0</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][39]" title="MAIN[14][30][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][14]">GTX_DUAL:  DRP[76] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_0[2]">GTX_DUAL:  RX_IDLE_LO_CNT_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][39]" title="MAIN[14][31][39]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][15]">GTX_DUAL:  DRP[76] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_0[3]">GTX_DUAL:  RX_IDLE_LO_CNT_0 bit 3</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][38]" title="MAIN[14][30][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][13]">GTX_DUAL:  DRP[76] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_0[1]">GTX_DUAL:  RX_IDLE_LO_CNT_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][38]" title="MAIN[14][31][38]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][12]">GTX_DUAL:  DRP[76] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_LO_CNT_0[0]">GTX_DUAL:  RX_IDLE_LO_CNT_0 bit 0</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][37]" title="MAIN[14][30][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][10]">GTX_DUAL:  DRP[76] bit 10</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][37]" title="MAIN[14][31][37]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][11]">GTX_DUAL:  DRP[76] bit 11</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][36]" title="MAIN[14][30][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][9]">GTX_DUAL:  DRP[76] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_0[3]">GTX_DUAL:  RX_IDLE_HI_CNT_0 bit 3</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][36]" title="MAIN[14][31][36]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][8]">GTX_DUAL:  DRP[76] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_0[2]">GTX_DUAL:  RX_IDLE_HI_CNT_0 bit 2</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][35]" title="MAIN[14][30][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][6]">GTX_DUAL:  DRP[76] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_0[0]">GTX_DUAL:  RX_IDLE_HI_CNT_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][35]" title="MAIN[14][31][35]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][7]">GTX_DUAL:  DRP[76] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_IDLE_HI_CNT_0[1]">GTX_DUAL:  RX_IDLE_HI_CNT_0 bit 1</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][34]" title="MAIN[14][30][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][5]">GTX_DUAL:  DRP[76] bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][34]" title="MAIN[14][31][34]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][4]">GTX_DUAL:  DRP[76] bit 4</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][33]" title="MAIN[14][30][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][2]">GTX_DUAL:  DRP[76] bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][33]" title="MAIN[14][31][33]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][3]">GTX_DUAL:  DRP[76] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_EN_IDLE_RESET_BUF_0">GTX_DUAL:  RX_EN_IDLE_RESET_BUF_0</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][32]" title="MAIN[14][30][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][1]">GTX_DUAL:  DRP[76] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_EN_IDLE_HOLD_DFE_0">GTX_DUAL:  RX_EN_IDLE_HOLD_DFE_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][32]" title="MAIN[14][31][32]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[76][0]">GTX_DUAL:  DRP[76] bit 0</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][31]" title="MAIN[14][30][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][14]">GTX_DUAL:  DRP[75] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[5]">GTX_DUAL:  PMA_RXSYNC_CFG_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][31]" title="MAIN[14][31][31]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][15]">GTX_DUAL:  DRP[75] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[6]">GTX_DUAL:  PMA_RXSYNC_CFG_0 bit 6</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][30]" title="MAIN[14][30][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][13]">GTX_DUAL:  DRP[75] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[4]">GTX_DUAL:  PMA_RXSYNC_CFG_0 bit 4</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][30]" title="MAIN[14][31][30]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][12]">GTX_DUAL:  DRP[75] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[3]">GTX_DUAL:  PMA_RXSYNC_CFG_0 bit 3</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][29]" title="MAIN[14][30][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][10]">GTX_DUAL:  DRP[75] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[1]">GTX_DUAL:  PMA_RXSYNC_CFG_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][29]" title="MAIN[14][31][29]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][11]">GTX_DUAL:  DRP[75] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[2]">GTX_DUAL:  PMA_RXSYNC_CFG_0 bit 2</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][28]" title="MAIN[14][30][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][9]">GTX_DUAL:  DRP[75] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RXSYNC_CFG_0[0]">GTX_DUAL:  PMA_RXSYNC_CFG_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][28]" title="MAIN[14][31][28]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][8]">GTX_DUAL:  DRP[75] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_0[2]">GTX_DUAL:  TX_IDLE_DELAY_0 bit 2</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][27]" title="MAIN[14][30][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][6]">GTX_DUAL:  DRP[75] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_0[0]">GTX_DUAL:  TX_IDLE_DELAY_0 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][27]" title="MAIN[14][31][27]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][7]">GTX_DUAL:  DRP[75] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-TX_IDLE_DELAY_0[1]">GTX_DUAL:  TX_IDLE_DELAY_0 bit 1</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][26]" title="MAIN[14][30][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][5]">GTX_DUAL:  DRP[75] bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][26]" title="MAIN[14][31][26]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][4]">GTX_DUAL:  DRP[75] bit 4</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][25]" title="MAIN[14][30][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][2]">GTX_DUAL:  DRP[75] bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][25]" title="MAIN[14][31][25]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][3]">GTX_DUAL:  DRP[75] bit 3</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][24]" title="MAIN[14][30][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][1]">GTX_DUAL:  DRP[75] bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][24]" title="MAIN[14][31][24]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[75][0]">GTX_DUAL:  DRP[75] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_TDCC_CFG[2]">GTX_DUAL:  PLL_TDCC_CFG bit 2</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][23]" title="MAIN[14][30][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][14]">GTX_DUAL:  DRP[74] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_TDCC_CFG[1]">GTX_DUAL:  PLL_TDCC_CFG bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][23]" title="MAIN[14][31][23]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][15]">GTX_DUAL:  DRP[74] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_TDCC_CFG[0]">GTX_DUAL:  PLL_TDCC_CFG bit 0</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][22]" title="MAIN[14][30][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][13]">GTX_DUAL:  DRP[74] bit 13</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][22]" title="MAIN[14][31][22]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][12]">GTX_DUAL:  DRP[74] bit 12</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][21]" title="MAIN[14][30][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][10]">GTX_DUAL:  DRP[74] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PLL_STARTUP_EN">GTX_DUAL:  PLL_STARTUP_EN</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][21]" title="MAIN[14][31][21]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][11]">GTX_DUAL:  DRP[74] bit 11</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][20]" title="MAIN[14][30][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][9]">GTX_DUAL:  DRP[74] bit 9</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][20]" title="MAIN[14][31][20]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][8]">GTX_DUAL:  DRP[74] bit 8</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][19]" title="MAIN[14][30][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][6]">GTX_DUAL:  DRP[74] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[31]">GTX_DUAL:  PMA_COM_CFG bit 31</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][19]" title="MAIN[14][31][19]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][7]">GTX_DUAL:  DRP[74] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[20]">GTX_DUAL:  PMA_COM_CFG bit 20</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][18]" title="MAIN[14][30][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][5]">GTX_DUAL:  DRP[74] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[30]">GTX_DUAL:  PMA_COM_CFG bit 30</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][18]" title="MAIN[14][31][18]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][4]">GTX_DUAL:  DRP[74] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[29]">GTX_DUAL:  PMA_COM_CFG bit 29</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][17]" title="MAIN[14][30][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][2]">GTX_DUAL:  DRP[74] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[27]">GTX_DUAL:  PMA_COM_CFG bit 27</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][17]" title="MAIN[14][31][17]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][3]">GTX_DUAL:  DRP[74] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_COM_CFG[28]">GTX_DUAL:  PMA_COM_CFG bit 28</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][16]" title="MAIN[14][30][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][1]">GTX_DUAL:  DRP[74] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-RCV_TERM_VTTRX_0">GTX_DUAL:  RCV_TERM_VTTRX_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][16]" title="MAIN[14][31][16]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[74][0]">GTX_DUAL:  DRP[74] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-RCV_TERM_GND_0">GTX_DUAL:  RCV_TERM_GND_0</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][15]" title="MAIN[14][30][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][14]">GTX_DUAL:  DRP[73] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-AC_CAP_DIS_0">GTX_DUAL:  AC_CAP_DIS_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][15]" title="MAIN[14][31][15]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][15]">GTX_DUAL:  DRP[73] bit 15</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][14]" title="MAIN[14][30][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][13]">GTX_DUAL:  DRP[73] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[12]">GTX_DUAL:  PMA_RX_CFG_1 bit 12</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][14]" title="MAIN[14][31][14]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][12]">GTX_DUAL:  DRP[73] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[24]">GTX_DUAL:  PMA_RX_CFG_1 bit 24</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][13]" title="MAIN[14][30][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][10]">GTX_DUAL:  DRP[73] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[0]">GTX_DUAL:  PMA_RX_CFG_1 bit 0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][13]" title="MAIN[14][31][13]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][11]">GTX_DUAL:  DRP[73] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[1]">GTX_DUAL:  PMA_RX_CFG_1 bit 1</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][12]" title="MAIN[14][30][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][9]">GTX_DUAL:  DRP[73] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[11]">GTX_DUAL:  PMA_RX_CFG_1 bit 11</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][12]" title="MAIN[14][31][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][8]">GTX_DUAL:  DRP[73] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[22]">GTX_DUAL:  PMA_RX_CFG_0 bit 22</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][11]" title="MAIN[14][30][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][6]">GTX_DUAL:  DRP[73] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[20]">GTX_DUAL:  PMA_RX_CFG_0 bit 20</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][11]" title="MAIN[14][31][11]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][7]">GTX_DUAL:  DRP[73] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[21]">GTX_DUAL:  PMA_RX_CFG_0 bit 21</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][10]" title="MAIN[14][30][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][5]">GTX_DUAL:  DRP[73] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[19]">GTX_DUAL:  PMA_RX_CFG_0 bit 19</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][10]" title="MAIN[14][31][10]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][4]">GTX_DUAL:  DRP[73] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[18]">GTX_DUAL:  PMA_RX_CFG_0 bit 18</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][9]" title="MAIN[14][30][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][2]">GTX_DUAL:  DRP[73] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[16]">GTX_DUAL:  PMA_RX_CFG_0 bit 16</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][9]" title="MAIN[14][31][9]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][3]">GTX_DUAL:  DRP[73] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[17]">GTX_DUAL:  PMA_RX_CFG_0 bit 17</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][8]" title="MAIN[14][30][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][1]">GTX_DUAL:  DRP[73] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[15]">GTX_DUAL:  PMA_RX_CFG_0 bit 15</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][8]" title="MAIN[14][31][8]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[73][0]">GTX_DUAL:  DRP[73] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[14]">GTX_DUAL:  PMA_RX_CFG_0 bit 14</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][7]" title="MAIN[14][30][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][14]">GTX_DUAL:  DRP[72] bit 14</a>
<a href="#virtex5-GTX-GTX_DUAL-RX_CDR_FORCE_ROTATE_0">GTX_DUAL:  RX_CDR_FORCE_ROTATE_0</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][7]" title="MAIN[14][31][7]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][15]">GTX_DUAL:  DRP[72] bit 15</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[13]">GTX_DUAL:  PMA_RX_CFG_0 bit 13</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][6]" title="MAIN[14][30][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][13]">GTX_DUAL:  DRP[72] bit 13</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[5]">GTX_DUAL:  PMA_RX_CFG_0 bit 5</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][6]" title="MAIN[14][31][6]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][12]">GTX_DUAL:  DRP[72] bit 12</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[4]">GTX_DUAL:  PMA_RX_CFG_0 bit 4</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][5]" title="MAIN[14][30][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][10]">GTX_DUAL:  DRP[72] bit 10</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[2]">GTX_DUAL:  PMA_RX_CFG_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][5]" title="MAIN[14][31][5]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][11]">GTX_DUAL:  DRP[72] bit 11</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[3]">GTX_DUAL:  PMA_RX_CFG_0 bit 3</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][4]" title="MAIN[14][30][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][9]">GTX_DUAL:  DRP[72] bit 9</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_1[23]">GTX_DUAL:  PMA_RX_CFG_1 bit 23</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][4]" title="MAIN[14][31][4]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][8]">GTX_DUAL:  DRP[72] bit 8</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[10]">GTX_DUAL:  PMA_RX_CFG_0 bit 10</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][3]" title="MAIN[14][30][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][6]">GTX_DUAL:  DRP[72] bit 6</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[8]">GTX_DUAL:  PMA_RX_CFG_0 bit 8</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][3]" title="MAIN[14][31][3]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][7]">GTX_DUAL:  DRP[72] bit 7</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[9]">GTX_DUAL:  PMA_RX_CFG_0 bit 9</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][2]" title="MAIN[14][30][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][5]">GTX_DUAL:  DRP[72] bit 5</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[7]">GTX_DUAL:  PMA_RX_CFG_0 bit 7</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][2]" title="MAIN[14][31][2]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][4]">GTX_DUAL:  DRP[72] bit 4</a>
<a href="#virtex5-GTX-GTX_DUAL-PMA_RX_CFG_0[6]">GTX_DUAL:  PMA_RX_CFG_0 bit 6</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][1]" title="MAIN[14][30][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][2]">GTX_DUAL:  DRP[72] bit 2</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[1]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_0 bit 1</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][1]" title="MAIN[14][31][1]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][3]">GTX_DUAL:  DRP[72] bit 3</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[0]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_0 bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[14][30][0]" title="MAIN[14][30][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][1]">GTX_DUAL:  DRP[72] bit 1</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[2]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_0 bit 2</a>
</td>
<td id="virtex5-GTX-bit-MAIN[14][31][0]" title="MAIN[14][31][0]">
<a href="#virtex5-GTX-GTX_DUAL-DRP[72][0]">GTX_DUAL:  DRP[72] bit 0</a>
<a href="#virtex5-GTX-GTX_DUAL-CHAN_BOND_SEQ_2_4_0[3]">GTX_DUAL:  CHAN_BOND_SEQ_2_4_0 bit 3</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[15]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[16]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][62]" title="MAIN[16][29][62]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[11]">CRC32[2]:  CRC_INIT bit 11</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][60]" title="MAIN[16][29][60]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[10]">CRC32[2]:  CRC_INIT bit 10</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][58]" title="MAIN[16][29][58]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[9]">CRC32[2]:  CRC_INIT bit 9</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][55]" title="MAIN[16][29][55]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[8]">CRC32[2]:  CRC_INIT bit 8</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][53]" title="MAIN[16][29][53]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[7]">CRC32[2]:  CRC_INIT bit 7</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][51]" title="MAIN[16][29][51]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[6]">CRC32[2]:  CRC_INIT bit 6</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][49]" title="MAIN[16][29][49]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[5]">CRC32[2]:  CRC_INIT bit 5</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][47]" title="MAIN[16][29][47]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[4]">CRC32[2]:  CRC_INIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][45]" title="MAIN[16][29][45]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[3]">CRC32[2]:  CRC_INIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][43]" title="MAIN[16][29][43]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[2]">CRC32[2]:  CRC_INIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][41]" title="MAIN[16][29][41]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[1]">CRC32[2]:  CRC_INIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[16][29][39]" title="MAIN[16][29][39]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[0]">CRC32[2]:  CRC_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[17]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][29][41]" title="MAIN[17][29][41]">
<a href="#virtex5-GTX-CRC32[2]-ENABLE64">CRC32[2]:  ENABLE64</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][39]" title="MAIN[17][28][39]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[31]">CRC32[2]:  CRC_INIT bit 31</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][37]" title="MAIN[17][28][37]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[30]">CRC32[2]:  CRC_INIT bit 30</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][35]" title="MAIN[17][28][35]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[29]">CRC32[2]:  CRC_INIT bit 29</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][33]" title="MAIN[17][28][33]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[28]">CRC32[2]:  CRC_INIT bit 28</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][31]" title="MAIN[17][28][31]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[27]">CRC32[2]:  CRC_INIT bit 27</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][28]" title="MAIN[17][28][28]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[26]">CRC32[2]:  CRC_INIT bit 26</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][27]" title="MAIN[17][28][27]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[25]">CRC32[2]:  CRC_INIT bit 25</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][24]" title="MAIN[17][28][24]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[24]">CRC32[2]:  CRC_INIT bit 24</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][22]" title="MAIN[17][28][22]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[23]">CRC32[2]:  CRC_INIT bit 23</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][20]" title="MAIN[17][28][20]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[22]">CRC32[2]:  CRC_INIT bit 22</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][18]" title="MAIN[17][28][18]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[21]">CRC32[2]:  CRC_INIT bit 21</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][16]" title="MAIN[17][28][16]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[20]">CRC32[2]:  CRC_INIT bit 20</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][14]" title="MAIN[17][28][14]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[19]">CRC32[2]:  CRC_INIT bit 19</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][12]" title="MAIN[17][28][12]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[18]">CRC32[2]:  CRC_INIT bit 18</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][10]" title="MAIN[17][28][10]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[17]">CRC32[2]:  CRC_INIT bit 17</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][28][8]" title="MAIN[17][28][8]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[16]">CRC32[2]:  CRC_INIT bit 16</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][29][6]" title="MAIN[17][29][6]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[15]">CRC32[2]:  CRC_INIT bit 15</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][29][4]" title="MAIN[17][29][4]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[14]">CRC32[2]:  CRC_INIT bit 14</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][29][2]" title="MAIN[17][29][2]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[13]">CRC32[2]:  CRC_INIT bit 13</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-MAIN[17][29][0]" title="MAIN[17][29][0]">
<a href="#virtex5-GTX-CRC32[2]-CRC_INIT[12]">CRC32[2]:  CRC_INIT bit 12</a>
</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[18]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect MAIN[19]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 GTX rect HCLK</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-HCLK[17][15]" title="HCLK[17][15]">
<a href="#virtex5-GTX-GTX_DUAL-USRCLK_ENABLE_0">GTX_DUAL:  USRCLK_ENABLE_0</a>
</td>
<td id="virtex5-GTX-bit-HCLK[18][15]" title="HCLK[18][15]">
<a href="#virtex5-GTX-CRC32[0]-inpinv-CRCCLK">CRC32[0]: !invert CRCCLK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-HCLK[18][14]" title="HCLK[18][14]">
<a href="#virtex5-GTX-CRC32[3]-inpinv-CRCCLK">CRC32[3]: !invert CRCCLK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-HCLK[18][13]" title="HCLK[18][13]">
<a href="#virtex5-GTX-CRC32[2]-inpinv-CRCCLK">CRC32[2]: !invert CRCCLK</a>
</td>
<td id="virtex5-GTX-bit-HCLK[19][13]" title="HCLK[19][13]">
<a href="#virtex5-GTX-GTX_DUAL-inpinv-DCLK">GTX_DUAL: invert DCLK</a>
</td>
<td id="virtex5-GTX-bit-HCLK[20][13]" title="HCLK[20][13]">
<a href="#virtex5-GTX-GTX_DUAL-inpinv-TXUSRCLK1">GTX_DUAL: invert TXUSRCLK1</a>
</td>
<td id="virtex5-GTX-bit-HCLK[21][13]" title="HCLK[21][13]">
<a href="#virtex5-GTX-GTX_DUAL-inpinv-RXUSRCLK1">GTX_DUAL: invert RXUSRCLK1</a>
</td>
<td id="virtex5-GTX-bit-HCLK[22][13]" title="HCLK[22][13]">
<a href="#virtex5-GTX-GTX_DUAL-inpinv-RXUSRCLK20">GTX_DUAL: invert RXUSRCLK20</a>
</td>
<td id="virtex5-GTX-bit-HCLK[23][13]" title="HCLK[23][13]">
<a href="#virtex5-GTX-GTX_DUAL-inpinv-TXUSRCLK20">GTX_DUAL: invert TXUSRCLK20</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-HCLK[18][12]" title="HCLK[18][12]">
<a href="#virtex5-GTX-GTX_DUAL-USRCLK_ENABLE_1">GTX_DUAL:  USRCLK_ENABLE_1</a>
</td>
<td id="virtex5-GTX-bit-HCLK[19][12]" title="HCLK[19][12]">
<a href="#virtex5-GTX-CRC32[1]-inpinv-CRCCLK">CRC32[1]: !invert CRCCLK</a>
</td>
<td id="virtex5-GTX-bit-HCLK[20][12]" title="HCLK[20][12]">
<a href="#virtex5-GTX-GTX_DUAL-inpinv-TXUSRCLK21">GTX_DUAL: invert TXUSRCLK21</a>
</td>
<td id="virtex5-GTX-bit-HCLK[21][12]" title="HCLK[21][12]">
<a href="#virtex5-GTX-GTX_DUAL-inpinv-RXUSRCLK21">GTX_DUAL: invert RXUSRCLK21</a>
</td>
<td id="virtex5-GTX-bit-HCLK[22][12]" title="HCLK[22][12]">
<a href="#virtex5-GTX-GTX_DUAL-inpinv-RXUSRCLK0">GTX_DUAL: invert RXUSRCLK0</a>
</td>
<td id="virtex5-GTX-bit-HCLK[23][12]" title="HCLK[23][12]">
<a href="#virtex5-GTX-GTX_DUAL-inpinv-TXUSRCLK0">GTX_DUAL: invert TXUSRCLK0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-GTX-bit-HCLK[28][12]" title="HCLK[28][12]">
<a href="#virtex5-GTX-GTX_DUAL-DRP_MASK">GTX_DUAL:  DRP_MASK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex5/gtp.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex5/config.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex5/gtp.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex5/config.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
