============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Dec 14 2020  04:34:39 pm
  Module:                 riscv_top
  Operating conditions:   PVT_0P63V_100C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (18 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[31]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       5                  
       Uncertainty:-     100                  
     Required Time:=     795                  
      Launch Clock:-       0                  
         Data Path:-     777                  
             Slack:=      18                  

#------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[1]/CLK        -       -       R     (arrival)                  32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[1]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        8  4.0    45    56      56    (-,-) 
  cpu/stage2/g16/Y                             -       A->Y    F     BUFx2_ASAP7_75t_SL          5  3.1    16    24      80    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       C->Y    R     NOR4xp25_ASAP7_75t_SL       1  0.7    40    20     100    (-,-) 
  cpu/stage2/data1sel/g714/Y                   -       A2->Y   F     OAI21xp5_ASAP7_75t_SL       1  0.7    22    12     112    (-,-) 
  cpu/stage2/data1sel/g710/Y                   -       A2->Y   R     OAI21xp5_ASAP7_75t_SL       1  1.0    26    15     127    (-,-) 
  cpu/stage2/data1sel/g709/Y                   -       B->Y    F     NOR2x1_ASAP7_75t_SL         1  1.0    16    10     137    (-,-) 
  cpu/stage2/data1sel/g708/Y                   -       B->Y    F     AND2x4_ASAP7_75t_SL        33 19.2    38    30     167    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx11_ASAP7_75t_SL        32 14.6    23    15     182    (-,-) 
  cpu/stage2/rs1DataSel/g557/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_SL         4  2.7    31    28     210    (-,-) 
  cpu/stage2/aselmux/g557/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL        12  7.8    80    49     259    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1942/Y -       B->Y    F     MAJIxp5_ASAP7_75t_SL        2  1.7    46    26     285    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL         2  1.7    13    24     309    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1885/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL         2  1.6    13    18     327    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1881/Y -       A1->Y   R     OAI21xp5_ASAP7_75t_L        3  2.0    54    26     354    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1878/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL       2  1.6    37    20     374    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1874/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL       2  2.1    50    27     401    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1872/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL        3  2.3    31    17     418    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL        3  2.0    31    18     436    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL       2  2.1    36    20     456    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1856/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL        2  2.1    37    20     476    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1854/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL        3  2.6    29    16     493    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1853/Y -       A->Y    R     NOR3x1_ASAP7_75t_SL         2  1.2    32    11     504    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1850/Y -       B->Y    R     AND2x2_ASAP7_75t_SL         1  0.7     9    16     520    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A->Y    R     OR3x1_ASAP7_75t_SL          3  2.1    23    16     536    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL         2  1.6    19    18     554    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL       2  1.6    27    15     569    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL         3  2.6    16    23     592    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1835/Y -       A->Y    R     NOR3x1_ASAP7_75t_SL         2  1.2    34    10     602    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  0.7    19    10     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    R     OAI211xp5_ASAP7_75t_SL      2  1.6    60    19     630    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1826/Y -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  1.3    33    16     647    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1822/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL       2  1.6    44    22     669    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1819/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL       1  1.0    28    15     684    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1818/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL        1  0.7    23    16     701    (-,-) 
  cpu/stage2/alu/g4319/Y                       -       A1->Y   F     AO221x1_ASAP7_75t_SL        4  2.3    29    28     728    (-,-) 
  cpu/stage1/pcselmux/g966__6417/Y             -       A2->Y   F     AO22x1_ASAP7_75t_SL         1  0.7    15    20     748    (-,-) 
  cpu/stage1/pcselmux/g931__6161/Y             -       B->Y    F     AO21x1_ASAP7_75t_SL         2  1.2    17    18     766    (-,-) 
  cpu/stage1/pcreg/g362__8246/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    39    10     777    (-,-) 
  cpu/stage1/pcreg/register_reg[31]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     777    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (21 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[30]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      26                  
       Uncertainty:-     100                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     753                  
             Slack:=      21                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[1]/CLK        -       -       R     (arrival)                    32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[1]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L          8  4.0    45    56      56    (-,-) 
  cpu/stage2/g16/Y                             -       A->Y    F     BUFx2_ASAP7_75t_SL            5  3.1    16    24      80    (-,-) 
  cpu/stage2/data1sel/g722/Y                   -       A->Y    F     AND3x1_ASAP7_75t_SL           2  1.2    11    13      93    (-,-) 
  cpu/stage2/data1sel/g715/Y                   -       B->Y    R     NOR2xp33_ASAP7_75t_SL         1  0.7    24    13     106    (-,-) 
  cpu/stage2/data1sel/g710/Y                   -       A1->Y   F     OAI21xp5_ASAP7_75t_SL         1  1.0    22    13     118    (-,-) 
  cpu/stage2/data1sel/g709/Y                   -       B->Y    R     NOR2x1_ASAP7_75t_SL           1  1.0    17    10     128    (-,-) 
  cpu/stage2/data1sel/g708/Y                   -       B->Y    R     AND2x4_ASAP7_75t_SL          33 19.2    50    33     161    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    F     INVx11_ASAP7_75t_SL          32 14.6    24    13     174    (-,-) 
  cpu/stage2/rs1DataSel/g557/Y                 -       A2->Y   F     AO22x1_ASAP7_75t_SL           4  2.7    24    28     202    (-,-) 
  cpu/stage2/aselmux/g557/Y                    -       A1->Y   F     AO22x1_ASAP7_75t_SL          12  7.8    59    46     248    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1942/Y -       B->Y    R     MAJIxp5_ASAP7_75t_SL          2  1.7    50    31     279    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL           2  1.6    14    20     299    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1885/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL           2  1.7    14    16     316    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1881/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_L          3  2.1    41    21     336    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1878/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  1.7    42    22     359    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1874/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL         2  2.2    43    22     381    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1872/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL          3  2.3    33    18     399    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL          3  2.1    22    11     410    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  2.2    50    24     434    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1856/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL          2  2.2    31    12     447    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1854/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL          3  2.7    33    18     465    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1853/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL           2  1.2    37    13     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1850/Y -       B->Y    F     AND2x2_ASAP7_75t_SL           1  0.7     8    18     496    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A->Y    F     OR3x1_ASAP7_75t_SL            3  2.2    21    23     519    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL           2  1.7    17    20     539    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  1.7    39    19     558    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL           3  2.7    19    22     580    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1835/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL           2  1.2    37    11     591    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL         1  0.7    23    14     605    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL        2  1.7    51    21     626    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1826/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL         2  1.3    32    21     646    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1822/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL         2  1.7    40    18     664    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1820/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL         1  0.7    21    20     684    (-,-) 
  cpu/stage2/alu/g4304/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL           4  2.3    22    22     706    (-,-) 
  cpu/stage1/pcselmux/g964__1666/Y             -       A2->Y   F     AO22x1_ASAP7_75t_SL           1  0.7    15    19     725    (-,-) 
  cpu/stage1/pcselmux/g938__6417/Y             -       B->Y    F     AO21x1_ASAP7_75t_SL           2  1.2    17    18     743    (-,-) 
  cpu/stage1/pcreg/g349__5477/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL         1  0.7    39    10     753    (-,-) 
  cpu/stage1/pcreg/register_reg[30]/D          -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     753    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (28 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[29]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     773                  
      Launch Clock:-       0                  
         Data Path:-     745                  
             Slack:=      28                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[1]/CLK        -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[1]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         8  4.0    45    56      56    (-,-) 
  cpu/stage2/g16/Y                             -       A->Y    F     BUFx2_ASAP7_75t_SL           5  3.1    16    24      80    (-,-) 
  cpu/stage2/data1sel/g722/Y                   -       A->Y    F     AND3x1_ASAP7_75t_SL          2  1.2    11    13      93    (-,-) 
  cpu/stage2/data1sel/g715/Y                   -       B->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.7    24    13     106    (-,-) 
  cpu/stage2/data1sel/g710/Y                   -       A1->Y   F     OAI21xp5_ASAP7_75t_SL        1  1.0    22    13     118    (-,-) 
  cpu/stage2/data1sel/g709/Y                   -       B->Y    R     NOR2x1_ASAP7_75t_SL          1  1.0    17    10     128    (-,-) 
  cpu/stage2/data1sel/g708/Y                   -       B->Y    R     AND2x4_ASAP7_75t_SL         33 19.2    50    33     161    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    F     INVx11_ASAP7_75t_SL         32 14.6    24    13     174    (-,-) 
  cpu/stage2/rs1DataSel/g557/Y                 -       A2->Y   F     AO22x1_ASAP7_75t_SL          4  2.7    24    28     202    (-,-) 
  cpu/stage2/aselmux/g557/Y                    -       A1->Y   F     AO22x1_ASAP7_75t_SL         12  7.8    59    46     248    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1942/Y -       B->Y    R     MAJIxp5_ASAP7_75t_SL         2  1.7    50    31     279    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL          2  1.6    14    20     299    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1885/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL          2  1.7    14    16     316    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1881/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_L         3  2.1    41    21     336    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1878/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL        2  1.7    42    22     359    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1874/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL        2  2.2    43    22     381    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1872/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL         3  2.3    33    18     399    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL         3  2.1    22    11     410    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL        2  2.2    50    24     434    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1856/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL         2  2.2    31    12     447    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1854/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL         3  2.7    33    18     465    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1853/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL          2  1.2    37    13     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1850/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          1  0.7     8    18     496    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A->Y    F     OR3x1_ASAP7_75t_SL           3  2.2    21    23     519    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL          2  1.7    17    20     539    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL        2  1.7    39    19     558    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL          3  2.7    19    22     580    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1835/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL          2  1.2    37    11     591    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    23    14     605    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.7    51    21     626    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1826/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL        2  1.3    32    21     646    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1824/Y -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  1.1    24    13     659    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1821/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     677    (-,-) 
  cpu/stage2/alu/g4314/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          4  2.3    22    21     698    (-,-) 
  cpu/stage1/pcselmux/g965__7410/Y             -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    15    19     717    (-,-) 
  cpu/stage1/pcselmux/g932__9315/Y             -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.2    17    18     735    (-,-) 
  cpu/stage1/pcreg/g350__2398/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    39    10     745    (-,-) 
  cpu/stage1/pcreg/register_reg[29]/D          -       -       R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0     745    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (34 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[27]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     773                  
      Launch Clock:-       0                  
         Data Path:-     739                  
             Slack:=      34                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[3]/CLK                              -       -       R     (arrival)                    32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[3]/QN                               -       CLK->QN R     DFFHQNx1_ASAP7_75t_L          6  4.1    55    58      58    (-,-) 
  cpu/stage1/nopsel/g540__6161/Y                                     -       A->Y    F     NOR2x1p5_ASAP7_75t_SL         2  2.5    28    16      74    (-,-) 
  cpu/stage1/nopsel/g532__8246/Y                                     -       A->Y    R     NAND2x1p5_ASAP7_75t_SL        2  2.0    22    15      89    (-,-) 
  cpu/stage1/nopsel/g530/Y                                           -       A->Y    F     INVx1_ASAP7_75t_SL            1  1.3    15     9      98    (-,-) 
  cpu/stage1/nopsel/g527__1617/Y                                     -       B->Y    R     NAND2x1p5_ASAP7_75t_SL        1  1.2    15     8     106    (-,-) 
  cpu/stage1/nopsel/g524__5526/Y                                     -       B->Y    F     OAI21x1_ASAP7_75t_SL          1  1.5    19    10     116    (-,-) 
  cpu/stage1/nopselmux/fopt436/Y                                     -       A->Y    R     INVx3_ASAP7_75t_SL            6  5.4    22    13     130    (-,-) 
  cpu/stage1/nopselmux/g391__5107/Y                                  -       B->Y    R     AND2x4_ASAP7_75t_SL          11  8.5    26    22     152    (-,-) 
  cpu/stage1/regfile/g75969/Y                                        -       A->Y    F     INVx3_ASAP7_75t_L             3  2.4    12    10     162    (-,-) 
  cpu/stage1/regfile/g75463/Y                                        -       B->Y    F     AND2x2_ASAP7_75t_L            8  4.7    23    25     187    (-,-) 
  cpu/stage1/regfile/g2/Y                                            -       B2->Y   F     AO22x1_ASAP7_75t_SL           1  0.7    11    20     206    (-,-) 
  cpu/stage1/regfile/g73002/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL        1  0.7    34    18     224    (-,-) 
  cpu/stage1/regfile/g72640__5107/Y                                  -       A2->Y   F     OAI22xp5_ASAP7_75t_SL         1  0.7    23    12     236    (-,-) 
  cpu/stage1/regfile/g72502__4319/Y                                  -       A->Y    R     NOR3xp33_ASAP7_75t_SL         1  0.7    31    16     252    (-,-) 
  cpu/stage1/regfile/g72433__4733/Y                                  -       C->Y    F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.6    26    14     266    (-,-) 
  cpu/stage1/data1sel_s1/g556__5526/Y                                -       A2->Y   F     AO22x1_ASAP7_75t_SL           2  1.1    14    22     288    (-,-) 
  cpu/stage1/pcadder/g1276__6260/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL           2  1.2    20    20     308    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1965__2398/Y -       B->Y    R     NOR2xp33_ASAP7_75t_L          2  1.2    45    25     333    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1892__2398/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_SL         2  1.7    36    20     353    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1883__9315/Y -       B->Y    F     AND2x2_ASAP7_75t_SL           2  1.3    10    19     372    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1879__5115/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL           3  2.2    19    19     391    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1873__1705/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL           2  1.7    16    19     410    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1869__6783/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  2.1    46    22     433    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1867__8428/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL          4  2.7    31    14     447    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1862__2398/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         3  2.1    48    24     471    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1861/Y       -       A->Y    F     INVx1_ASAP7_75t_SL            1  0.7    18     8     479    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1860__5477/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL         1  0.7    20    10     489    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1856__2346/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL        2  1.7    46    20     510    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1850__7482/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  1.6    41    22     532    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1848__1881/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL           4  2.7    19    22     555    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1844__5122/Y -       A->Y    F     NOR4xp25_ASAP7_75t_SL         1  0.7    33     9     564    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1842__2802/Y -       A->Y    F     OR3x1_ASAP7_75t_SL            3  2.2    21    28     592    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1837__8428/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  1.6    39    19     611    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1831__5477/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL           2  2.1    16    21     632    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1829__7410/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL          3  2.2    29    11     643    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1826__2883/Y -       A->Y    R     NAND3xp33_ASAP7_75t_SL        2  1.3    26    17     660    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1825__9945/Y -       B->Y    R     AND2x2_ASAP7_75t_L            2  1.6    14    21     680    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1820__7482/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_L          1  1.0    32    13     694    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1816__7098/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL          1  0.7    24    17     711    (-,-) 
  cpu/stage1/pcselmux/g933__9945/Y                                   -       A2->Y   F     AO21x1_ASAP7_75t_SL           2  1.2    17    18     729    (-,-) 
  cpu/stage1/pcreg/g352__6260/Y                                      -       B->Y    R     NAND2xp5_ASAP7_75t_SL         1  0.7    39    10     739    (-,-) 
  cpu/stage1/pcreg/register_reg[27]/D                                -       -       R     DFFHQNx1_ASAP7_75t_SRAM       1    -     -     0     739    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (49 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[28]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      22                  
       Uncertainty:-     100                  
     Required Time:=     778                  
      Launch Clock:-       0                  
         Data Path:-     729                  
             Slack:=      49                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[3]/CLK                              -       -       R     (arrival)                    32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[3]/QN                               -       CLK->QN R     DFFHQNx1_ASAP7_75t_L          6  4.1    55    58      58    (-,-) 
  cpu/stage1/nopsel/g540__6161/Y                                     -       A->Y    F     NOR2x1p5_ASAP7_75t_SL         2  2.5    28    16      74    (-,-) 
  cpu/stage1/nopsel/g532__8246/Y                                     -       A->Y    R     NAND2x1p5_ASAP7_75t_SL        2  2.0    22    15      89    (-,-) 
  cpu/stage1/nopsel/g530/Y                                           -       A->Y    F     INVx1_ASAP7_75t_SL            1  1.3    15     9      98    (-,-) 
  cpu/stage1/nopsel/g527__1617/Y                                     -       B->Y    R     NAND2x1p5_ASAP7_75t_SL        1  1.2    15     8     106    (-,-) 
  cpu/stage1/nopsel/g524__5526/Y                                     -       B->Y    F     OAI21x1_ASAP7_75t_SL          1  1.5    19    10     116    (-,-) 
  cpu/stage1/nopselmux/fopt436/Y                                     -       A->Y    R     INVx3_ASAP7_75t_SL            6  5.4    22    13     130    (-,-) 
  cpu/stage1/nopselmux/g391__5107/Y                                  -       B->Y    R     AND2x4_ASAP7_75t_SL          11  8.5    26    22     152    (-,-) 
  cpu/stage1/regfile/g75969/Y                                        -       A->Y    F     INVx3_ASAP7_75t_L             3  2.4    12    10     162    (-,-) 
  cpu/stage1/regfile/g75463/Y                                        -       B->Y    F     AND2x2_ASAP7_75t_L            8  4.7    23    25     187    (-,-) 
  cpu/stage1/regfile/g2/Y                                            -       B2->Y   F     AO22x1_ASAP7_75t_SL           1  0.7    11    20     206    (-,-) 
  cpu/stage1/regfile/g73002/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL        1  0.7    34    18     224    (-,-) 
  cpu/stage1/regfile/g72640__5107/Y                                  -       A2->Y   F     OAI22xp5_ASAP7_75t_SL         1  0.7    23    12     236    (-,-) 
  cpu/stage1/regfile/g72502__4319/Y                                  -       A->Y    R     NOR3xp33_ASAP7_75t_SL         1  0.7    31    16     252    (-,-) 
  cpu/stage1/regfile/g72433__4733/Y                                  -       C->Y    F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.6    26    14     266    (-,-) 
  cpu/stage1/data1sel_s1/g556__5526/Y                                -       A2->Y   F     AO22x1_ASAP7_75t_SL           2  1.1    14    22     288    (-,-) 
  cpu/stage1/pcadder/g1276__6260/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL           2  1.2    20    20     308    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1965__2398/Y -       B->Y    R     NOR2xp33_ASAP7_75t_L          2  1.2    45    25     333    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1892__2398/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_SL         2  1.7    36    20     353    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1883__9315/Y -       B->Y    F     AND2x2_ASAP7_75t_SL           2  1.3    10    19     372    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1879__5115/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL           3  2.2    19    19     391    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1873__1705/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL           2  1.7    16    19     410    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1869__6783/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  2.1    46    22     433    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1867__8428/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL          4  2.7    31    14     447    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1862__2398/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         3  2.1    48    24     471    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1861/Y       -       A->Y    F     INVx1_ASAP7_75t_SL            1  0.7    18     8     479    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1860__5477/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL         1  0.7    20    10     489    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1856__2346/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL        2  1.7    46    20     510    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1850__7482/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  1.6    41    22     532    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1848__1881/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL           4  2.7    19    22     555    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1844__5122/Y -       A->Y    F     NOR4xp25_ASAP7_75t_SL         1  0.7    33     9     564    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1842__2802/Y -       A->Y    F     OR3x1_ASAP7_75t_SL            3  2.2    21    28     592    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1837__8428/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  1.6    39    19     611    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1831__5477/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL           2  2.1    16    21     632    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1829__7410/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL          3  2.2    29    11     643    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1826__2883/Y -       A->Y    R     NAND3xp33_ASAP7_75t_SL        2  1.3    26    17     660    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1823__6161/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_SL         3  2.1    35    19     679    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1819__5115/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL          1  1.0    30    19     698    (-,-) 
  cpu/stage1/pcselmux/g941__5107/Y                                   -       B1->Y   F     AO222x2_ASAP7_75t_SL          2  1.2    16    22     719    (-,-) 
  cpu/stage1/pcreg/g367__7482/Y                                      -       B->Y    R     NAND2xp5_ASAP7_75t_SL         1  0.7    39    10     729    (-,-) 
  cpu/stage1/pcreg/register_reg[28]/D                                -       -       R     DFFHQNx1_ASAP7_75t_R          1    -     -     0     729    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (51 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[31]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage3/csr/csr_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       9                  
       Uncertainty:-     100                  
     Required Time:=     791                  
      Launch Clock:-       0                  
         Data Path:-     740                  
             Slack:=      51                  

#------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[1]/CLK        -       -       R     (arrival)                  32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[1]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        8  4.0    45    56      56    (-,-) 
  cpu/stage2/g16/Y                             -       A->Y    F     BUFx2_ASAP7_75t_SL          5  3.1    16    24      80    (-,-) 
  cpu/stage2/data1sel/g722/Y                   -       A->Y    F     AND3x1_ASAP7_75t_SL         2  1.2    11    13      93    (-,-) 
  cpu/stage2/data1sel/g715/Y                   -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  0.7    24    13     106    (-,-) 
  cpu/stage2/data1sel/g710/Y                   -       A1->Y   F     OAI21xp5_ASAP7_75t_SL       1  1.0    22    13     118    (-,-) 
  cpu/stage2/data1sel/g709/Y                   -       B->Y    R     NOR2x1_ASAP7_75t_SL         1  1.0    17    10     128    (-,-) 
  cpu/stage2/data1sel/g708/Y                   -       B->Y    R     AND2x4_ASAP7_75t_SL        33 19.2    50    33     161    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    F     INVx11_ASAP7_75t_SL        32 14.6    24    13     174    (-,-) 
  cpu/stage2/rs1DataSel/g557/Y                 -       A2->Y   F     AO22x1_ASAP7_75t_SL         4  2.7    24    28     202    (-,-) 
  cpu/stage2/aselmux/g557/Y                    -       A1->Y   F     AO22x1_ASAP7_75t_SL        12  7.8    59    46     248    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1942/Y -       B->Y    R     MAJIxp5_ASAP7_75t_SL        2  1.7    50    31     279    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.6    14    20     299    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1885/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.7    14    16     316    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1881/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_L        3  2.1    41    21     336    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1878/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    42    22     359    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1874/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL       2  2.2    43    22     381    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1872/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.3    33    18     399    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        3  2.1    22    11     410    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  2.2    50    24     434    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1856/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        2  2.2    31    12     447    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1854/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.7    33    18     465    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1853/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    13     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1850/Y -       B->Y    F     AND2x2_ASAP7_75t_SL         1  0.7     8    18     496    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A->Y    F     OR3x1_ASAP7_75t_SL          3  2.2    21    23     519    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL         2  1.7    17    20     539    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    39    19     558    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         3  2.7    19    22     580    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1835/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    11     591    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    23    14     605    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL      2  1.7    51    21     626    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1826/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    32    21     646    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1822/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL       2  1.7    40    18     664    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1819/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       1  1.1    31    17     681    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1818/Y -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  0.7    28    18     699    (-,-) 
  cpu/stage2/alu/g4319/Y                       -       A1->Y   R     AO221x1_ASAP7_75t_SL        4  2.3    38    31     730    (-,-) 
  cpu/stage3/csr/g178/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  0.7    60    10     740    (-,-) 
  cpu/stage3/csr/csr_reg[31]/D                 -       -       F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     740    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (52 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[31]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/s2_to_s3_alu/register_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     740                  
             Slack:=      52                  

#------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[1]/CLK        -       -       R     (arrival)                  32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[1]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        8  4.0    45    56      56    (-,-) 
  cpu/stage2/g16/Y                             -       A->Y    F     BUFx2_ASAP7_75t_SL          5  3.1    16    24      80    (-,-) 
  cpu/stage2/data1sel/g722/Y                   -       A->Y    F     AND3x1_ASAP7_75t_SL         2  1.2    11    13      93    (-,-) 
  cpu/stage2/data1sel/g715/Y                   -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  0.7    24    13     106    (-,-) 
  cpu/stage2/data1sel/g710/Y                   -       A1->Y   F     OAI21xp5_ASAP7_75t_SL       1  1.0    22    13     118    (-,-) 
  cpu/stage2/data1sel/g709/Y                   -       B->Y    R     NOR2x1_ASAP7_75t_SL         1  1.0    17    10     128    (-,-) 
  cpu/stage2/data1sel/g708/Y                   -       B->Y    R     AND2x4_ASAP7_75t_SL        33 19.2    50    33     161    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    F     INVx11_ASAP7_75t_SL        32 14.6    24    13     174    (-,-) 
  cpu/stage2/rs1DataSel/g557/Y                 -       A2->Y   F     AO22x1_ASAP7_75t_SL         4  2.7    24    28     202    (-,-) 
  cpu/stage2/aselmux/g557/Y                    -       A1->Y   F     AO22x1_ASAP7_75t_SL        12  7.8    59    46     248    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1942/Y -       B->Y    R     MAJIxp5_ASAP7_75t_SL        2  1.7    50    31     279    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.6    14    20     299    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1885/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.7    14    16     316    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1881/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_L        3  2.1    41    21     336    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1878/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    42    22     359    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1874/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL       2  2.2    43    22     381    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1872/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.3    33    18     399    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        3  2.1    22    11     410    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  2.2    50    24     434    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1856/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        2  2.2    31    12     447    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1854/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.7    33    18     465    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1853/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    13     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1850/Y -       B->Y    F     AND2x2_ASAP7_75t_SL         1  0.7     8    18     496    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A->Y    F     OR3x1_ASAP7_75t_SL          3  2.2    21    23     519    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL         2  1.7    17    20     539    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    39    19     558    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         3  2.7    19    22     580    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1835/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    11     591    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    23    14     605    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL      2  1.7    51    21     626    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1826/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    32    21     646    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1822/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL       2  1.7    40    18     664    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1819/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       1  1.1    31    17     681    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1818/Y -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  0.7    28    18     699    (-,-) 
  cpu/stage2/alu/g4319/Y                       -       A1->Y   R     AO221x1_ASAP7_75t_SL        4  2.3    38    31     730    (-,-) 
  cpu/s2_to_s3_alu/g420__5477/Y                -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  0.7    55    10     740    (-,-) 
  cpu/s2_to_s3_alu/register_reg[31]/D          -       -       F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     740    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (60 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[26]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=      60                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[3]/CLK                              -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[3]/QN                               -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         6  4.1    55    58      58    (-,-) 
  cpu/stage1/nopsel/g540__6161/Y                                     -       A->Y    F     NOR2x1p5_ASAP7_75t_SL        2  2.5    28    16      74    (-,-) 
  cpu/stage1/nopsel/g532__8246/Y                                     -       A->Y    R     NAND2x1p5_ASAP7_75t_SL       2  2.0    22    15      89    (-,-) 
  cpu/stage1/nopsel/g530/Y                                           -       A->Y    F     INVx1_ASAP7_75t_SL           1  1.3    15     9      98    (-,-) 
  cpu/stage1/nopsel/g527__1617/Y                                     -       B->Y    R     NAND2x1p5_ASAP7_75t_SL       1  1.2    15     8     106    (-,-) 
  cpu/stage1/nopsel/g524__5526/Y                                     -       B->Y    F     OAI21x1_ASAP7_75t_SL         1  1.5    19    10     116    (-,-) 
  cpu/stage1/nopselmux/fopt436/Y                                     -       A->Y    R     INVx3_ASAP7_75t_SL           6  5.4    22    13     130    (-,-) 
  cpu/stage1/nopselmux/g407__7482/Y                                  -       B->Y    R     AND2x4_ASAP7_75t_SL         11  7.7    24    22     151    (-,-) 
  cpu/stage1/regfile/g75449/Y                                        -       B->Y    R     AND2x2_ASAP7_75t_SL          7  5.7    32    26     177    (-,-) 
  cpu/stage1/regfile/g74835/Y                                        -       A->Y    F     INVx5_ASAP7_75t_SL          11  6.2    17    10     187    (-,-) 
  cpu/stage1/regfile/g74793/Y                                        -       B->Y    F     OR2x2_ASAP7_75t_SL           5  2.9    16    21     208    (-,-) 
  cpu/stage1/regfile/g74300/Y                                        -       A->Y    R     INVx1_ASAP7_75t_SL           6  3.5    37    20     228    (-,-) 
  cpu/stage1/regfile/g73770/Y                                        -       B->Y    R     AND2x2_ASAP7_75t_SL         17  9.4    50    35     263    (-,-) 
  cpu/stage1/regfile/g72538__5122/Y                                  -       C1->Y   F     AOI222xp33_ASAP7_75t_SL      1  0.7    40    23     286    (-,-) 
  cpu/stage1/regfile/g72429__6131/Y                                  -       A->Y    R     NAND5xp2_ASAP7_75t_SL        1  0.7    27    14     300    (-,-) 
  cpu/stage1/data1sel_s1/g2__6417/Y                                  -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.2    16    17     317    (-,-) 
  cpu/stage1/pcadder/g1270__1666/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL          2  1.2    24    20     337    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g2020__5122/Y -       B->Y    F     NOR2xp33_ASAP7_75t_L         3  1.6    44    27     364    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1899__3680/Y -       B->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.7    33    18     382    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1873__1705/Y -       A1->Y   R     AO21x1_ASAP7_75t_SL          2  1.6    19    18     400    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1869__6783/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  2.2    34    19     418    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1867__8428/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL         4  2.6    37    22     440    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1862__2398/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        3  2.2    38    22     462    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1861/Y       -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    18    11     472    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1860__5477/Y -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    17     9     481    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1856__2346/Y -       B->Y    R     OAI211xp5_ASAP7_75t_SL       2  1.6    56    18     500    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1850__7482/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    39    21     521    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1848__1881/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          4  2.6    16    25     546    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1844__5122/Y -       A->Y    R     NOR4xp25_ASAP7_75t_SL        1  0.7    46    18     564    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1842__2802/Y -       A->Y    R     OR3x1_ASAP7_75t_SL           3  2.1    23    17     581    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1837__8428/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    30    16     598    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1831__5477/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  2.2    14    23     620    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1829__7410/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL         3  2.1    33    15     636    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1826__2883/Y -       A->Y    F     NAND3xp33_ASAP7_75t_SL       2  1.3    34    18     654    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1825__9945/Y -       B->Y    F     AND2x2_ASAP7_75t_L           2  1.7    12    24     678    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1821__4733/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  1.0    26    17     694    (-,-) 
  cpu/stage1/pcselmux/g936__1666/Y                                   -       B1->Y   F     AO222x2_ASAP7_75t_SL         2  1.2    16    21     716    (-,-) 
  cpu/stage1/pcreg/g366__5115/Y                                      -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    39    10     726    (-,-) 
  cpu/stage1/pcreg/register_reg[26]/D                                -       -       R     DFFHQNx1_ASAP7_75t_L         1    -     -     0     726    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (60 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[1]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       5                  
       Uncertainty:-     100                  
     Required Time:=     795                  
      Launch Clock:-       0                  
         Data Path:-     734                  
             Slack:=      60                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1616/Y      -       A->Y    F     NOR2xp33_ASAP7_75t_SL      2  1.2    49    30     598    (-,-) 
  cpu/stage2/alu/sll_30_21_g1592/Y      -       B2->Y   F     AO22x1_ASAP7_75t_SL        1  1.0    19    26     623    (-,-) 
  cpu/stage2/alu/g4384/Y                -       B2->Y   F     AO222x2_ASAP7_75t_SL       1  0.7    18    20     644    (-,-) 
  cpu/stage2/alu/g4354/Y                -       B->Y    F     AO21x1_ASAP7_75t_SL        1  0.7    12    16     660    (-,-) 
  cpu/stage2/alu/g4322/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL      11  6.0    51    41     701    (-,-) 
  cpu/stage1/pcselmux/g960__9315/Y      -       B2->Y   F     AO222x2_ASAP7_75t_SL       1  0.7    14    23     724    (-,-) 
  cpu/stage1/pcreg/g348__6417/Y         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  0.7    39    10     734    (-,-) 
  cpu/stage1/pcreg/register_reg[1]/D    -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     734    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 10: MET (67 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[3]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     794                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=      67                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1653/Y      -       A->Y    F     INVx1_ASAP7_75t_SL         2  1.3    31    13     580    (-,-) 
  cpu/stage2/alu/sll_30_21_g1615/Y      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      2  1.3    58    21     601    (-,-) 
  cpu/stage2/alu/sll_30_21_g1574/Y      -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      1  1.0    74    16     617    (-,-) 
  cpu/stage2/alu/g4381/Y                -       B1->Y   F     AO222x2_ASAP7_75t_SL       1  0.7    19    23     641    (-,-) 
  cpu/stage2/alu/g4351/Y                -       B->Y    F     AO21x1_ASAP7_75t_SL        1  0.7    12    17     657    (-,-) 
  cpu/stage2/alu/g4317/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL       6  3.5    35    32     690    (-,-) 
  cpu/stage1/pcselmux/g958__4733/Y      -       B2->Y   F     AO222x2_ASAP7_75t_SL       2  1.1    15    23     712    (-,-) 
  cpu/stage1/pcreg/g369__6161/Y         -       B->Y    R     NOR2xp33_ASAP7_75t_SL      1  0.7    25    14     726    (-,-) 
  cpu/stage1/pcreg/register_reg[3]/D    -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     726    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 11: MET (69 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[30]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=      69                  

#------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[1]/CLK        -       -       R     (arrival)                  32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[1]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        8  4.0    45    56      56    (-,-) 
  cpu/stage2/g16/Y                             -       A->Y    F     BUFx2_ASAP7_75t_SL          5  3.1    16    24      80    (-,-) 
  cpu/stage2/data1sel/g722/Y                   -       A->Y    F     AND3x1_ASAP7_75t_SL         2  1.2    11    13      93    (-,-) 
  cpu/stage2/data1sel/g715/Y                   -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  0.7    24    13     106    (-,-) 
  cpu/stage2/data1sel/g710/Y                   -       A1->Y   F     OAI21xp5_ASAP7_75t_SL       1  1.0    22    13     118    (-,-) 
  cpu/stage2/data1sel/g709/Y                   -       B->Y    R     NOR2x1_ASAP7_75t_SL         1  1.0    17    10     128    (-,-) 
  cpu/stage2/data1sel/g708/Y                   -       B->Y    R     AND2x4_ASAP7_75t_SL        33 19.2    50    33     161    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    F     INVx11_ASAP7_75t_SL        32 14.6    24    13     174    (-,-) 
  cpu/stage2/rs1DataSel/g557/Y                 -       A2->Y   F     AO22x1_ASAP7_75t_SL         4  2.7    24    28     202    (-,-) 
  cpu/stage2/aselmux/g557/Y                    -       A1->Y   F     AO22x1_ASAP7_75t_SL        12  7.8    59    46     248    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1942/Y -       B->Y    R     MAJIxp5_ASAP7_75t_SL        2  1.7    50    31     279    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.6    14    20     299    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1885/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.7    14    16     316    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1881/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_L        3  2.1    41    21     336    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1878/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    42    22     359    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1874/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL       2  2.2    43    22     381    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1872/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.3    33    18     399    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        3  2.1    22    11     410    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  2.2    50    24     434    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1856/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        2  2.2    31    12     447    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1854/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.7    33    18     465    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1853/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    13     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1850/Y -       B->Y    F     AND2x2_ASAP7_75t_SL         1  0.7     8    18     496    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A->Y    F     OR3x1_ASAP7_75t_SL          3  2.2    21    23     519    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL         2  1.7    17    20     539    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    39    19     558    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         3  2.7    19    22     580    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1835/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    11     591    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    23    14     605    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL      2  1.7    51    21     626    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1826/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    32    21     646    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1822/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL       2  1.7    40    18     664    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1820/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  0.7    21    20     684    (-,-) 
  cpu/stage2/alu/g4304/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL         4  2.3    22    22     706    (-,-) 
  cpu/stage3/csr/g191/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    52    11     717    (-,-) 
  cpu/stage3/csr/csr_reg[30]/D                 -       -       R     DFFHQNx1_ASAP7_75t_L        1    -     -     0     717    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------



Path 12: MET (69 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[1]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=      69                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1616/Y      -       A->Y    F     NOR2xp33_ASAP7_75t_SL      2  1.2    49    30     598    (-,-) 
  cpu/stage2/alu/sll_30_21_g1592/Y      -       B2->Y   F     AO22x1_ASAP7_75t_SL        1  1.0    19    26     623    (-,-) 
  cpu/stage2/alu/g4384/Y                -       B2->Y   F     AO222x2_ASAP7_75t_SL       1  0.7    18    20     644    (-,-) 
  cpu/stage2/alu/g4354/Y                -       B->Y    F     AO21x1_ASAP7_75t_SL        1  0.7    12    16     660    (-,-) 
  cpu/stage2/alu/g4322/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL      11  6.0    51    41     701    (-,-) 
  cpu/stage3/csr/g166/Y                 -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  0.7    52    16     717    (-,-) 
  cpu/stage3/csr/csr_reg[1]/D           -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     717    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 13: MET (74 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[4]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     794                  
      Launch Clock:-       0                  
         Data Path:-     719                  
             Slack:=      74                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1653/Y      -       A->Y    F     INVx1_ASAP7_75t_SL         2  1.3    31    13     580    (-,-) 
  cpu/stage2/alu/sll_30_21_g1615/Y      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      2  1.3    58    21     601    (-,-) 
  cpu/stage2/alu/sll_30_21_g1543/Y      -       B2->Y   F     OAI22xp5_ASAP7_75t_SL      1  1.0    74    13     614    (-,-) 
  cpu/stage2/alu/g4378/Y                -       B1->Y   F     AO222x2_ASAP7_75t_SL       1  0.7    19    23     638    (-,-) 
  cpu/stage2/alu/g4350/Y                -       B->Y    F     AO21x1_ASAP7_75t_SL        1  0.7    12    17     654    (-,-) 
  cpu/stage2/alu/g4316/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL       4  2.6    31    29     683    (-,-) 
  cpu/stage1/pcselmux/g956__5115/Y      -       B2->Y   F     AO222x2_ASAP7_75t_SL       2  1.1    15    22     706    (-,-) 
  cpu/stage1/pcreg/g370__9315/Y         -       B->Y    R     NOR2xp33_ASAP7_75t_SL      1  0.7    25    14     719    (-,-) 
  cpu/stage1/pcreg/register_reg[4]/D    -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 14: MET (74 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[2]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     794                  
      Launch Clock:-       0                  
         Data Path:-     719                  
             Slack:=      74                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1653/Y      -       A->Y    F     INVx1_ASAP7_75t_SL         2  1.3    31    13     580    (-,-) 
  cpu/stage2/alu/sll_30_21_g1614/Y      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      2  1.2    56    20     600    (-,-) 
  cpu/stage2/alu/sll_30_21_g1607/Y      -       A->Y    F     INVxp67_ASAP7_75t_SL       1  0.6    22     9     610    (-,-) 
  cpu/stage2/alu/sll_30_21_g1575/Y      -       A2->Y   F     AO22x1_ASAP7_75t_SL        1  0.7    17    19     629    (-,-) 
  cpu/stage2/alu/g4339/Y                -       A2->Y   F     AO21x1_ASAP7_75t_SL        1  0.7    17    15     644    (-,-) 
  cpu/stage2/alu/g4334/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL       9  4.8    45    38     682    (-,-) 
  cpu/stage1/pcselmux/g959__6161/Y      -       B2->Y   F     AO222x2_ASAP7_75t_SL       2  1.1    15    24     705    (-,-) 
  cpu/stage1/pcreg/g368__4733/Y         -       B->Y    R     NOR2xp33_ASAP7_75t_SL      1  0.7    25    14     719    (-,-) 
  cpu/stage1/pcreg/register_reg[2]/D    -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 15: MET (75 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[5]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     794                  
      Launch Clock:-       0                  
         Data Path:-     718                  
             Slack:=      75                  

#------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[2]/CLK -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[2]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         3  1.7    26    44      44    (-,-) 
  cpu/g20/Y                             -       A->Y    F     BUFx3_ASAP7_75t_SL          14  7.1    20    23      67    (-,-) 
  cpu/stage2/data2sel/g853/Y            -       C->Y    R     NAND3xp33_ASAP7_75t_SL       1  0.7    26    13      80    (-,-) 
  cpu/stage2/data2sel/g848/Y            -       B->Y    F     AOI21xp5_ASAP7_75t_SL        1  0.7    17    10      90    (-,-) 
  cpu/stage2/data2sel/g844/Y            -       C->Y    R     O2A1O1Ixp33_ASAP7_75t_L      1  1.0    43    22     112    (-,-) 
  cpu/stage2/data2sel/g843/Y            -       B->Y    R     AND2x6_ASAP7_75t_SL         33 18.3    36    32     145    (-,-) 
  cpu/stage2/rs2DataSel/g577/Y          -       A->Y    F     INVx8_ASAP7_75t_SL          32 14.9    22    14     159    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       A2->Y   F     AO22x1_ASAP7_75t_SL         10  5.9    46    38     197    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   F     AO22x1_ASAP7_75t_SL          2  1.4    17    27     224    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    F     HB1xp67_ASAP7_75t_SL         2  0.9    13    17     241    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    F     HB1xp67_ASAP7_75t_SL         5  2.7    31    25     266    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    F     HB1xp67_ASAP7_75t_SL         2  1.0    15    20     286    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    F     HB1xp67_ASAP7_75t_SL        28 15.5   167    90     376    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    R     INVx1_ASAP7_75t_L           28 15.5   198   124     500    (-,-) 
  cpu/stage2/alu/sll_30_21_g1655/Y      -       A->Y    F     NOR2xp33_ASAP7_75t_SL        4  2.4   104    61     561    (-,-) 
  cpu/stage2/alu/sll_30_21_g1572/Y      -       B1->Y   R     AOI22xp5_ASAP7_75t_SL        2  1.3    75    35     596    (-,-) 
  cpu/stage2/alu/sll_30_21_g1544/Y      -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1  1.0    74    17     613    (-,-) 
  cpu/stage2/alu/g4377/Y                -       B1->Y   F     AO222x2_ASAP7_75t_SL         1  0.7    19    23     636    (-,-) 
  cpu/stage2/alu/g4347/Y                -       B->Y    F     AO21x1_ASAP7_75t_SL          1  0.7    12    17     653    (-,-) 
  cpu/stage2/alu/g4313/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL         4  2.7    30    30     683    (-,-) 
  cpu/stage1/pcselmux/g961__9945/Y      -       B2->Y   F     AO222x2_ASAP7_75t_SL         2  1.1    15    22     705    (-,-) 
  cpu/stage1/pcreg/g371__9945/Y         -       B->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.7    25    14     718    (-,-) 
  cpu/stage1/pcreg/register_reg[5]/D    -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     718    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 16: MET (75 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[1]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/s2_to_s3_alu/register_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       2                  
       Uncertainty:-     100                  
     Required Time:=     798                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=      75                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1616/Y      -       A->Y    F     NOR2xp33_ASAP7_75t_SL      2  1.2    49    30     598    (-,-) 
  cpu/stage2/alu/sll_30_21_g1592/Y      -       B2->Y   F     AO22x1_ASAP7_75t_SL        1  1.0    19    26     623    (-,-) 
  cpu/stage2/alu/g4384/Y                -       B2->Y   F     AO222x2_ASAP7_75t_SL       1  0.7    18    20     644    (-,-) 
  cpu/stage2/alu/g4354/Y                -       B->Y    F     AO21x1_ASAP7_75t_SL        1  0.7    12    16     660    (-,-) 
  cpu/stage2/alu/g4322/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL      11  6.0    51    41     701    (-,-) 
  cpu/s2_to_s3_alu/g448__5477/Y         -       B->Y    F     OR2x2_ASAP7_75t_SL         1  0.7    10    22     723    (-,-) 
  cpu/s2_to_s3_alu/register_reg[1]/D    -       -       F     DFFHQx4_ASAP7_75t_SL       1    -     -     0     723    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 17: MET (76 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[6]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=      76                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1655/Y      -       A->Y    R     NOR2xp33_ASAP7_75t_SL      4  2.4   104    48     566    (-,-) 
  cpu/stage2/alu/sll_30_21_g1572/Y      -       B1->Y   F     AOI22xp5_ASAP7_75t_SL      2  1.3    76    15     580    (-,-) 
  cpu/stage2/alu/sll_30_21_g1542/Y      -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      1  1.0    68    28     609    (-,-) 
  cpu/stage2/alu/g4367/Y                -       B1->Y   R     AO222x2_ASAP7_75t_SL       1  0.7    22    32     641    (-,-) 
  cpu/stage2/alu/g4346/Y                -       B->Y    R     AO21x1_ASAP7_75t_SL        1  0.7    14    13     654    (-,-) 
  cpu/stage2/alu/g4312/Y                -       C->Y    R     AO221x1_ASAP7_75t_SL       4  2.7    40    24     678    (-,-) 
  cpu/stage1/pcselmux/g953__7098/Y      -       B2->Y   R     AO222x2_ASAP7_75t_SL       2  1.1    19    26     703    (-,-) 
  cpu/stage1/pcreg/g372__2883/Y         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  0.7    19    13     716    (-,-) 
  cpu/stage1/pcreg/register_reg[6]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     717    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 18: MET (76 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[30]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/s2_to_s3_alu/register_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     794                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=      76                  

#------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[1]/CLK        -       -       R     (arrival)                  32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[1]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        8  4.0    45    56      56    (-,-) 
  cpu/stage2/g16/Y                             -       A->Y    F     BUFx2_ASAP7_75t_SL          5  3.1    16    24      80    (-,-) 
  cpu/stage2/data1sel/g722/Y                   -       A->Y    F     AND3x1_ASAP7_75t_SL         2  1.2    11    13      93    (-,-) 
  cpu/stage2/data1sel/g715/Y                   -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  0.7    24    13     106    (-,-) 
  cpu/stage2/data1sel/g710/Y                   -       A1->Y   F     OAI21xp5_ASAP7_75t_SL       1  1.0    22    13     118    (-,-) 
  cpu/stage2/data1sel/g709/Y                   -       B->Y    R     NOR2x1_ASAP7_75t_SL         1  1.0    17    10     128    (-,-) 
  cpu/stage2/data1sel/g708/Y                   -       B->Y    R     AND2x4_ASAP7_75t_SL        33 19.2    50    33     161    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    F     INVx11_ASAP7_75t_SL        32 14.6    24    13     174    (-,-) 
  cpu/stage2/rs1DataSel/g557/Y                 -       A2->Y   F     AO22x1_ASAP7_75t_SL         4  2.7    24    28     202    (-,-) 
  cpu/stage2/aselmux/g557/Y                    -       A1->Y   F     AO22x1_ASAP7_75t_SL        12  7.8    59    46     248    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1942/Y -       B->Y    R     MAJIxp5_ASAP7_75t_SL        2  1.7    50    31     279    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.6    14    20     299    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1885/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.7    14    16     316    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1881/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_L        3  2.1    41    21     336    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1878/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    42    22     359    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1874/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL       2  2.2    43    22     381    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1872/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.3    33    18     399    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        3  2.1    22    11     410    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  2.2    50    24     434    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1856/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        2  2.2    31    12     447    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1854/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.7    33    18     465    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1853/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    13     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1850/Y -       B->Y    F     AND2x2_ASAP7_75t_SL         1  0.7     8    18     496    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A->Y    F     OR3x1_ASAP7_75t_SL          3  2.2    21    23     519    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL         2  1.7    17    20     539    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    39    19     558    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         3  2.7    19    22     580    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1835/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    11     591    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    23    14     605    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL      2  1.7    51    21     626    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1826/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    32    21     646    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1822/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL       2  1.7    40    18     664    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1820/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  0.7    21    20     684    (-,-) 
  cpu/stage2/alu/g4304/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL         4  2.3    22    22     706    (-,-) 
  cpu/s2_to_s3_alu/g434__7098/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    48    11     717    (-,-) 
  cpu/s2_to_s3_alu/register_reg[30]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     717    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------



Path 19: MET (77 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[25]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     709                  
             Slack:=      77                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[3]/CLK                              -       -       R     (arrival)                    32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[3]/QN                               -       CLK->QN R     DFFHQNx1_ASAP7_75t_L          6  4.1    55    58      58    (-,-) 
  cpu/stage1/nopsel/g540__6161/Y                                     -       A->Y    F     NOR2x1p5_ASAP7_75t_SL         2  2.5    28    16      74    (-,-) 
  cpu/stage1/nopsel/g532__8246/Y                                     -       A->Y    R     NAND2x1p5_ASAP7_75t_SL        2  2.0    22    15      89    (-,-) 
  cpu/stage1/nopsel/g530/Y                                           -       A->Y    F     INVx1_ASAP7_75t_SL            1  1.3    15     9      98    (-,-) 
  cpu/stage1/nopsel/g527__1617/Y                                     -       B->Y    R     NAND2x1p5_ASAP7_75t_SL        1  1.2    15     8     106    (-,-) 
  cpu/stage1/nopsel/g524__5526/Y                                     -       B->Y    F     OAI21x1_ASAP7_75t_SL          1  1.5    19    10     116    (-,-) 
  cpu/stage1/nopselmux/fopt436/Y                                     -       A->Y    R     INVx3_ASAP7_75t_SL            6  5.4    22    13     130    (-,-) 
  cpu/stage1/nopselmux/g391__5107/Y                                  -       B->Y    R     AND2x4_ASAP7_75t_SL          11  8.5    26    22     152    (-,-) 
  cpu/stage1/regfile/g75969/Y                                        -       A->Y    F     INVx3_ASAP7_75t_L             3  2.4    12    10     162    (-,-) 
  cpu/stage1/regfile/g75463/Y                                        -       B->Y    F     AND2x2_ASAP7_75t_L            8  4.7    23    25     187    (-,-) 
  cpu/stage1/regfile/g2/Y                                            -       B2->Y   F     AO22x1_ASAP7_75t_SL           1  0.7    11    20     206    (-,-) 
  cpu/stage1/regfile/g73002/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL        1  0.7    34    18     224    (-,-) 
  cpu/stage1/regfile/g72640__5107/Y                                  -       A2->Y   F     OAI22xp5_ASAP7_75t_SL         1  0.7    23    12     236    (-,-) 
  cpu/stage1/regfile/g72502__4319/Y                                  -       A->Y    R     NOR3xp33_ASAP7_75t_SL         1  0.7    31    16     252    (-,-) 
  cpu/stage1/regfile/g72433__4733/Y                                  -       C->Y    F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.6    26    14     266    (-,-) 
  cpu/stage1/data1sel_s1/g556__5526/Y                                -       A2->Y   F     AO22x1_ASAP7_75t_SL           2  1.1    14    22     288    (-,-) 
  cpu/stage1/pcadder/g1276__6260/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL           2  1.2    20    20     308    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1965__2398/Y -       B->Y    R     NOR2xp33_ASAP7_75t_L          2  1.2    45    25     333    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1892__2398/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_SL         2  1.7    36    20     353    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1883__9315/Y -       B->Y    F     AND2x2_ASAP7_75t_SL           2  1.3    10    19     372    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1879__5115/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL           3  2.2    19    19     391    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1873__1705/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL           2  1.7    16    19     410    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1869__6783/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  2.1    46    22     433    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1867__8428/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL          4  2.7    31    14     447    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1862__2398/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         3  2.1    48    24     471    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1861/Y       -       A->Y    F     INVx1_ASAP7_75t_SL            1  0.7    18     8     479    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1860__5477/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL         1  0.7    20    10     489    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1856__2346/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL        2  1.7    46    20     510    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1850__7482/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  1.6    41    22     532    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1848__1881/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL           4  2.7    19    22     555    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1844__5122/Y -       A->Y    F     NOR4xp25_ASAP7_75t_SL         1  0.7    33     9     564    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1842__2802/Y -       A->Y    F     OR3x1_ASAP7_75t_SL            3  2.2    21    28     592    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1837__8428/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL         2  1.6    39    19     611    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1831__5477/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL           2  2.1    16    21     632    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1829__7410/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL          3  2.2    29    11     643    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1827__2346/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL           1  1.1    12    18     661    (-,-) 
  cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_g1824__9315/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL         1  1.0    21    17     678    (-,-) 
  cpu/stage1/pcselmux/g939__5477/Y                                   -       B1->Y   F     AO222x2_ASAP7_75t_SL          2  1.2    16    21     699    (-,-) 
  cpu/stage1/pcreg/g353__4319/Y                                      -       B->Y    R     NAND2xp5_ASAP7_75t_SL         1  0.7    39    10     709    (-,-) 
  cpu/stage1/pcreg/register_reg[25]/D                                -       -       R     DFFHQNx1_ASAP7_75t_L          1    -     -     0     709    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 20: MET (78 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[12]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      78                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g946__6783/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    19    33     702    (-,-) 
  cpu/stage1/pcreg/g363__7098/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     715    (-,-) 
  cpu/stage1/pcreg/register_reg[12]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 21: MET (78 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[11]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      78                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g947__3680/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    19    33     702    (-,-) 
  cpu/stage1/pcreg/g377__5477/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     715    (-,-) 
  cpu/stage1/pcreg/register_reg[11]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 22: MET (78 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[10]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      78                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g948__1617/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    19    33     702    (-,-) 
  cpu/stage1/pcreg/g376__6417/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     715    (-,-) 
  cpu/stage1/pcreg/register_reg[10]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 23: MET (78 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[9]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      78                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g950__1705/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    19    33     702    (-,-) 
  cpu/stage1/pcreg/g375__7410/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     715    (-,-) 
  cpu/stage1/pcreg/register_reg[9]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 24: MET (78 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[8]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      78                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g951__5122/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    19    33     702    (-,-) 
  cpu/stage1/pcreg/g374__1666/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     715    (-,-) 
  cpu/stage1/pcreg/register_reg[8]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 25: MET (78 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[7]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      78                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g952__8246/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    19    33     702    (-,-) 
  cpu/stage1/pcreg/g373__2346/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     715    (-,-) 
  cpu/stage1/pcreg/register_reg[7]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 26: MET (81 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[21]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      81                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g937__7410/Y       -       A1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    19    37     706    (-,-) 
  cpu/stage1/pcreg/g347__7410/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     715    (-,-) 
  cpu/stage1/pcreg/register_reg[21]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 27: MET (81 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[19]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      81                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g940__2398/Y       -       A1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    19    37     706    (-,-) 
  cpu/stage1/pcreg/g360__1705/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     715    (-,-) 
  cpu/stage1/pcreg/register_reg[19]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 28: MET (81 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[20]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      81                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g943__4319/Y       -       A1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    19    37     706    (-,-) 
  cpu/stage1/pcreg/g361__5122/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     714    (-,-) 
  cpu/stage1/pcreg/register_reg[20]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 29: MET (81 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[18]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      81                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g954__6131/Y       -       A1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    19    37     706    (-,-) 
  cpu/stage1/pcreg/g359__2802/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     714    (-,-) 
  cpu/stage1/pcreg/register_reg[18]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 30: MET (81 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[17]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      81                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g957__7482/Y       -       A1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    19    37     706    (-,-) 
  cpu/stage1/pcreg/g358__1617/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     714    (-,-) 
  cpu/stage1/pcreg/register_reg[17]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 31: MET (81 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[16]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=      81                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g955__1881/Y       -       A1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    19    37     706    (-,-) 
  cpu/stage1/pcreg/g356__6783/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     714    (-,-) 
  cpu/stage1/pcreg/register_reg[16]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     715    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 32: MET (83 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[3]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     703                  
             Slack:=      83                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1653/Y      -       A->Y    F     INVx1_ASAP7_75t_SL         2  1.3    31    13     580    (-,-) 
  cpu/stage2/alu/sll_30_21_g1615/Y      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      2  1.3    58    21     601    (-,-) 
  cpu/stage2/alu/sll_30_21_g1574/Y      -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      1  1.0    74    16     617    (-,-) 
  cpu/stage2/alu/g4381/Y                -       B1->Y   F     AO222x2_ASAP7_75t_SL       1  0.7    19    23     641    (-,-) 
  cpu/stage2/alu/g4351/Y                -       B->Y    F     AO21x1_ASAP7_75t_SL        1  0.7    12    17     657    (-,-) 
  cpu/stage2/alu/g4317/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL       6  3.5    35    32     690    (-,-) 
  cpu/stage3/csr/g193/Y                 -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  0.7    52    13     703    (-,-) 
  cpu/stage3/csr/csr_reg[3]/D           -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     703    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 33: MET (84 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[29]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     709                  
             Slack:=      84                  

#------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[1]/CLK        -       -       R     (arrival)                  32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[1]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        8  4.0    45    56      56    (-,-) 
  cpu/stage2/g16/Y                             -       A->Y    F     BUFx2_ASAP7_75t_SL          5  3.1    16    24      80    (-,-) 
  cpu/stage2/data1sel/g722/Y                   -       A->Y    F     AND3x1_ASAP7_75t_SL         2  1.2    11    13      93    (-,-) 
  cpu/stage2/data1sel/g715/Y                   -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  0.7    24    13     106    (-,-) 
  cpu/stage2/data1sel/g710/Y                   -       A1->Y   F     OAI21xp5_ASAP7_75t_SL       1  1.0    22    13     118    (-,-) 
  cpu/stage2/data1sel/g709/Y                   -       B->Y    R     NOR2x1_ASAP7_75t_SL         1  1.0    17    10     128    (-,-) 
  cpu/stage2/data1sel/g708/Y                   -       B->Y    R     AND2x4_ASAP7_75t_SL        33 19.2    50    33     161    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    F     INVx11_ASAP7_75t_SL        32 14.6    24    13     174    (-,-) 
  cpu/stage2/rs1DataSel/g557/Y                 -       A2->Y   F     AO22x1_ASAP7_75t_SL         4  2.7    24    28     202    (-,-) 
  cpu/stage2/aselmux/g557/Y                    -       A1->Y   F     AO22x1_ASAP7_75t_SL        12  7.8    59    46     248    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1942/Y -       B->Y    R     MAJIxp5_ASAP7_75t_SL        2  1.7    50    31     279    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.6    14    20     299    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1885/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.7    14    16     316    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1881/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_L        3  2.1    41    21     336    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1878/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    42    22     359    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1874/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL       2  2.2    43    22     381    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1872/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.3    33    18     399    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        3  2.1    22    11     410    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  2.2    50    24     434    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1856/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        2  2.2    31    12     447    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1854/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.7    33    18     465    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1853/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    13     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1850/Y -       B->Y    F     AND2x2_ASAP7_75t_SL         1  0.7     8    18     496    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A->Y    F     OR3x1_ASAP7_75t_SL          3  2.2    21    23     519    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL         2  1.7    17    20     539    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    39    19     558    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         3  2.7    19    22     580    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1835/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    11     591    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    23    14     605    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL      2  1.7    51    21     626    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1826/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    32    21     646    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1824/Y -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  1.1    24    13     659    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1821/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  0.7    18    18     677    (-,-) 
  cpu/stage2/alu/g4314/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL         4  2.3    22    21     698    (-,-) 
  cpu/stage3/csr/g164/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    52    11     709    (-,-) 
  cpu/stage3/csr/csr_reg[29]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     709    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------



Path 34: MET (84 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[29]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/s2_to_s3_alu/register_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     794                  
      Launch Clock:-       0                  
         Data Path:-     709                  
             Slack:=      84                  

#------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[1]/CLK        -       -       R     (arrival)                  32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[1]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        8  4.0    45    56      56    (-,-) 
  cpu/stage2/g16/Y                             -       A->Y    F     BUFx2_ASAP7_75t_SL          5  3.1    16    24      80    (-,-) 
  cpu/stage2/data1sel/g722/Y                   -       A->Y    F     AND3x1_ASAP7_75t_SL         2  1.2    11    13      93    (-,-) 
  cpu/stage2/data1sel/g715/Y                   -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  0.7    24    13     106    (-,-) 
  cpu/stage2/data1sel/g710/Y                   -       A1->Y   F     OAI21xp5_ASAP7_75t_SL       1  1.0    22    13     118    (-,-) 
  cpu/stage2/data1sel/g709/Y                   -       B->Y    R     NOR2x1_ASAP7_75t_SL         1  1.0    17    10     128    (-,-) 
  cpu/stage2/data1sel/g708/Y                   -       B->Y    R     AND2x4_ASAP7_75t_SL        33 19.2    50    33     161    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    F     INVx11_ASAP7_75t_SL        32 14.6    24    13     174    (-,-) 
  cpu/stage2/rs1DataSel/g557/Y                 -       A2->Y   F     AO22x1_ASAP7_75t_SL         4  2.7    24    28     202    (-,-) 
  cpu/stage2/aselmux/g557/Y                    -       A1->Y   F     AO22x1_ASAP7_75t_SL        12  7.8    59    46     248    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1942/Y -       B->Y    R     MAJIxp5_ASAP7_75t_SL        2  1.7    50    31     279    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.6    14    20     299    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1885/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         2  1.7    14    16     316    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1881/Y -       A1->Y   F     OAI21xp5_ASAP7_75t_L        3  2.1    41    21     336    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1878/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    42    22     359    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1874/Y -       A2->Y   F     OAI21xp5_ASAP7_75t_SL       2  2.2    43    22     381    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1872/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.3    33    18     399    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        3  2.1    22    11     410    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  2.2    50    24     434    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1856/Y -       A1->Y   F     OAI21x1_ASAP7_75t_SL        2  2.2    31    12     447    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1854/Y -       A1->Y   R     AOI21x1_ASAP7_75t_SL        3  2.7    33    18     465    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1853/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    13     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1850/Y -       B->Y    F     AND2x2_ASAP7_75t_SL         1  0.7     8    18     496    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A->Y    F     OR3x1_ASAP7_75t_SL          3  2.2    21    23     519    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       A2->Y   F     AO21x1_ASAP7_75t_SL         2  1.7    17    20     539    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       A1->Y   R     AOI21xp5_ASAP7_75t_SL       2  1.7    39    19     558    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       A2->Y   R     OA21x2_ASAP7_75t_SL         3  2.7    19    22     580    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1835/Y -       A->Y    F     NOR3x1_ASAP7_75t_SL         2  1.2    37    11     591    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    23    14     605    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL      2  1.7    51    21     626    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1826/Y -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    32    21     646    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1824/Y -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  1.1    24    13     659    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1821/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  0.7    18    18     677    (-,-) 
  cpu/stage2/alu/g4314/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL         4  2.3    22    21     698    (-,-) 
  cpu/s2_to_s3_alu/g421__2398/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    48    11     709    (-,-) 
  cpu/s2_to_s3_alu/register_reg[29]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     709    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------



Path 35: MET (85 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[14]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     711                  
             Slack:=      85                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g944__8428/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    20    34     702    (-,-) 
  cpu/stage1/pcreg/g357__3680/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     711    (-,-) 
  cpu/stage1/pcreg/register_reg[14]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     711    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 36: MET (85 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[15]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     711                  
             Slack:=      85                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g949__2802/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    20    34     702    (-,-) 
  cpu/stage1/pcreg/g355__5526/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     711    (-,-) 
  cpu/stage1/pcreg/register_reg[15]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     711    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 37: MET (85 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[13]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     711                  
             Slack:=      85                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g945__5526/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    20    34     702    (-,-) 
  cpu/stage1/pcreg/g354__8428/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     711    (-,-) 
  cpu/stage1/pcreg/register_reg[13]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     711    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 38: MET (86 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[24]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     710                  
             Slack:=      86                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g942__6260/Y       -       A2->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    19    33     701    (-,-) 
  cpu/stage1/pcreg/g365__1881/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     710    (-,-) 
  cpu/stage1/pcreg/register_reg[24]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     710    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 39: MET (86 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[23]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     710                  
             Slack:=      86                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g934__2883/Y       -       A2->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    19    33     701    (-,-) 
  cpu/stage1/pcreg/g364__6131/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     710    (-,-) 
  cpu/stage1/pcreg/register_reg[23]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     710    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 40: MET (86 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[22]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     710                  
             Slack:=      86                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[2]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[2]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.1    33    46      46    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1366/Y     -       A->Y    R     AND2x2_ASAP7_75t_L           4  3.1    22    25      71    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1352/Y     -       C->Y    R     AND4x2_ASAP7_75t_SL          2  1.6    14    19      90    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1347/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.0    17    10     100    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.0    71    36     135    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1335/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  2.0    33    13     148    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1329/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.8    34    19     167    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1324/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.1    20    10     177    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  1.7    12    19     196    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.3    13    18     214    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1310/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.8    22    12     226    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1305/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    17     9     235    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1301/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  2.3    20    12     247    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1297/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.3    18     9     256    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1295/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        1  1.1    14     8     264    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    22    16     281    (-,-) 
  cpu/stage3/wbselmux/g1089/Y            -       A2->Y   R     AO21x1_ASAP7_75t_SL          9  4.7    50    32     312    (-,-) 
  cpu/stage2/rs2DataSel/g560/Y           -       B1->Y   R     AO22x1_ASAP7_75t_SL          6  3.6    39    30     343    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2226/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.3    20    11     354    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2207/Y -       B->Y    F     AND2x2_ASAP7_75t_SL          2  1.3    10    16     370    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2197/Y -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.3    14    18     388    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2182/Y -       B->Y    R     AOI211xp5_ASAP7_75t_SL       2  1.3    51    24     412    (-,-) 
  cpu/stage2/branchcomp/lt_12_36_g2164/Y -       B1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    14     426    (-,-) 
  cpu/stage2/branchcomp/g914/Y           -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    21     447    (-,-) 
  cpu/stage1/pcsel/g857__7098/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    41    16     464    (-,-) 
  cpu/stage1/pcsel/g852__1617/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     482    (-,-) 
  cpu/stage1/pcsel/g847__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    26    14     496    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    19    12     509    (-,-) 
  cpu/stage1/pcselmux/g971__5107/Y       -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  2.6    44    20     528    (-,-) 
  cpu/stage1/pcselmux/g969__2398/Y       -       B->Y    F     AND2x2_ASAP7_75t_L          33 26.3   109    75     603    (-,-) 
  cpu/stage1/pcselmux/g968/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    35    23     626    (-,-) 
  cpu/stage1/pcselmux/g967__5477/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 25.8    68    42     668    (-,-) 
  cpu/stage1/pcselmux/g935__2346/Y       -       A2->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    19    33     701    (-,-) 
  cpu/stage1/pcreg/g378__2398/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     710    (-,-) 
  cpu/stage1/pcreg/register_reg[22]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     710    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (86 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[0]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       5                  
       Uncertainty:-     100                  
     Required Time:=     795                  
      Launch Clock:-       0                  
         Data Path:-     709                  
             Slack:=      86                  

#-----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                  15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL         2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL          1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL       2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL          2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL        32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL        3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL        10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL         2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL        2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL        5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL        2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L          28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL       5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1616/Y      -       A->Y    F     NOR2xp33_ASAP7_75t_SL       2  1.2    49    30     598    (-,-) 
  cpu/stage2/alu/sll_30_21_g1600/Y      -       B->Y    F     AND2x2_ASAP7_75t_SL         1  0.7    14    20     618    (-,-) 
  cpu/stage2/alu/g4337/Y                -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      1  0.7    85    18     636    (-,-) 
  cpu/stage2/alu/g4318/Y                -       A->Y    F     NAND2xp5_ASAP7_75t_SL       9  4.9    76    37     673    (-,-) 
  cpu/stage1/pcselmux/g962__2883/Y      -       B2->Y   F     AO222x2_ASAP7_75t_SL        1  0.7    14    25     699    (-,-) 
  cpu/stage1/pcreg/g351__5107/Y         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    39    10     708    (-,-) 
  cpu/stage1/pcreg/register_reg[0]/D    -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     709    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 42: MET (88 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[2]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/s2_to_s3_alu/register_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     792                  
      Launch Clock:-       0                  
         Data Path:-     704                  
             Slack:=      88                  

#-----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                  15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL         2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL          1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL       2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL          2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL        32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL        3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL        10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL         2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL        2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL        5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL        2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L          28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL       5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1653/Y      -       A->Y    F     INVx1_ASAP7_75t_SL          2  1.3    31    13     580    (-,-) 
  cpu/stage2/alu/sll_30_21_g1614/Y      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL       2  1.2    56    20     600    (-,-) 
  cpu/stage2/alu/sll_30_21_g1607/Y      -       A->Y    F     INVxp67_ASAP7_75t_SL        1  0.6    22     9     610    (-,-) 
  cpu/stage2/alu/sll_30_21_g1575/Y      -       A2->Y   F     AO22x1_ASAP7_75t_SL         1  0.7    17    19     629    (-,-) 
  cpu/stage2/alu/g4339/Y                -       A2->Y   F     AO21x1_ASAP7_75t_SL         1  0.7    17    15     644    (-,-) 
  cpu/stage2/alu/g4334/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL        9  4.8    45    38     682    (-,-) 
  cpu/s2_to_s3_alu/g422__5107/Y         -       B->Y    R     NAND2xp33_ASAP7_75t_SL      1  0.7    57    22     703    (-,-) 
  cpu/s2_to_s3_alu/register_reg[2]/D    -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     704    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 43: MET (90 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[2]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     696                  
             Slack:=      90                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1653/Y      -       A->Y    F     INVx1_ASAP7_75t_SL         2  1.3    31    13     580    (-,-) 
  cpu/stage2/alu/sll_30_21_g1614/Y      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      2  1.2    56    20     600    (-,-) 
  cpu/stage2/alu/sll_30_21_g1607/Y      -       A->Y    F     INVxp67_ASAP7_75t_SL       1  0.6    22     9     610    (-,-) 
  cpu/stage2/alu/sll_30_21_g1575/Y      -       A2->Y   F     AO22x1_ASAP7_75t_SL        1  0.7    17    19     629    (-,-) 
  cpu/stage2/alu/g4339/Y                -       A2->Y   F     AO21x1_ASAP7_75t_SL        1  0.7    17    15     644    (-,-) 
  cpu/stage2/alu/g4334/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL       9  4.8    45    38     682    (-,-) 
  cpu/stage3/csr/g169/Y                 -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  0.7    52    15     696    (-,-) 
  cpu/stage3/csr/csr_reg[2]/D           -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     696    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 44: MET (90 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[4]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     696                  
             Slack:=      90                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1653/Y      -       A->Y    F     INVx1_ASAP7_75t_SL         2  1.3    31    13     580    (-,-) 
  cpu/stage2/alu/sll_30_21_g1615/Y      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      2  1.3    58    21     601    (-,-) 
  cpu/stage2/alu/sll_30_21_g1543/Y      -       B2->Y   F     OAI22xp5_ASAP7_75t_SL      1  1.0    74    13     614    (-,-) 
  cpu/stage2/alu/g4378/Y                -       B1->Y   F     AO222x2_ASAP7_75t_SL       1  0.7    19    23     638    (-,-) 
  cpu/stage2/alu/g4350/Y                -       B->Y    F     AO21x1_ASAP7_75t_SL        1  0.7    12    17     654    (-,-) 
  cpu/stage2/alu/g4316/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL       4  2.6    31    29     683    (-,-) 
  cpu/stage3/csr/g170/Y                 -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  0.7    52    13     696    (-,-) 
  cpu/stage3/csr/csr_reg[4]/D           -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     696    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 45: MET (90 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[3]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/s2_to_s3_alu/register_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     794                  
      Launch Clock:-       0                  
         Data Path:-     703                  
             Slack:=      90                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1653/Y      -       A->Y    F     INVx1_ASAP7_75t_SL         2  1.3    31    13     580    (-,-) 
  cpu/stage2/alu/sll_30_21_g1615/Y      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      2  1.3    58    21     601    (-,-) 
  cpu/stage2/alu/sll_30_21_g1574/Y      -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      1  1.0    74    16     617    (-,-) 
  cpu/stage2/alu/g4381/Y                -       B1->Y   F     AO222x2_ASAP7_75t_SL       1  0.7    19    23     641    (-,-) 
  cpu/stage2/alu/g4351/Y                -       B->Y    F     AO21x1_ASAP7_75t_SL        1  0.7    12    17     657    (-,-) 
  cpu/stage2/alu/g4317/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL       6  3.5    35    32     690    (-,-) 
  cpu/s2_to_s3_alu/g423__6260/Y         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  0.7    48    13     703    (-,-) 
  cpu/s2_to_s3_alu/register_reg[3]/D    -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     703    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 46: MET (91 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[5]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     695                  
             Slack:=      91                  

#------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[2]/CLK -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[2]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         3  1.7    26    44      44    (-,-) 
  cpu/g20/Y                             -       A->Y    F     BUFx3_ASAP7_75t_SL          14  7.1    20    23      67    (-,-) 
  cpu/stage2/data2sel/g853/Y            -       C->Y    R     NAND3xp33_ASAP7_75t_SL       1  0.7    26    13      80    (-,-) 
  cpu/stage2/data2sel/g848/Y            -       B->Y    F     AOI21xp5_ASAP7_75t_SL        1  0.7    17    10      90    (-,-) 
  cpu/stage2/data2sel/g844/Y            -       C->Y    R     O2A1O1Ixp33_ASAP7_75t_L      1  1.0    43    22     112    (-,-) 
  cpu/stage2/data2sel/g843/Y            -       B->Y    R     AND2x6_ASAP7_75t_SL         33 18.3    36    32     145    (-,-) 
  cpu/stage2/rs2DataSel/g577/Y          -       A->Y    F     INVx8_ASAP7_75t_SL          32 14.9    22    14     159    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       A2->Y   F     AO22x1_ASAP7_75t_SL         10  5.9    46    38     197    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   F     AO22x1_ASAP7_75t_SL          2  1.4    17    27     224    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    F     HB1xp67_ASAP7_75t_SL         2  0.9    13    17     241    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    F     HB1xp67_ASAP7_75t_SL         5  2.7    31    25     266    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    F     HB1xp67_ASAP7_75t_SL         2  1.0    15    20     286    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    F     HB1xp67_ASAP7_75t_SL        28 15.5   167    90     376    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    R     INVx1_ASAP7_75t_L           28 15.5   198   124     500    (-,-) 
  cpu/stage2/alu/sll_30_21_g1655/Y      -       A->Y    F     NOR2xp33_ASAP7_75t_SL        4  2.4   104    61     561    (-,-) 
  cpu/stage2/alu/sll_30_21_g1572/Y      -       B1->Y   R     AOI22xp5_ASAP7_75t_SL        2  1.3    75    35     596    (-,-) 
  cpu/stage2/alu/sll_30_21_g1544/Y      -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1  1.0    74    17     613    (-,-) 
  cpu/stage2/alu/g4377/Y                -       B1->Y   F     AO222x2_ASAP7_75t_SL         1  0.7    19    23     636    (-,-) 
  cpu/stage2/alu/g4347/Y                -       B->Y    F     AO21x1_ASAP7_75t_SL          1  0.7    12    17     653    (-,-) 
  cpu/stage2/alu/g4313/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL         4  2.7    30    30     683    (-,-) 
  cpu/stage3/csr/g194/Y                 -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    52    12     695    (-,-) 
  cpu/stage3/csr/csr_reg[5]/D           -       -       R     DFFHQNx1_ASAP7_75t_L         1    -     -     0     695    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 47: MET (93 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[26]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     693                  
             Slack:=      93                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[1]/CLK        -       -       R     (arrival)                 32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[1]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8  4.0    45    56      56    (-,-) 
  cpu/stage2/g16/Y                             -       A->Y    F     BUFx2_ASAP7_75t_SL         5  3.1    16    24      80    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       C->Y    R     NOR4xp25_ASAP7_75t_SL      1  0.7    40    20     100    (-,-) 
  cpu/stage2/data1sel/g714/Y                   -       A2->Y   F     OAI21xp5_ASAP7_75t_SL      1  0.7    22    12     112    (-,-) 
  cpu/stage2/data1sel/g710/Y                   -       A2->Y   R     OAI21xp5_ASAP7_75t_SL      1  1.0    26    15     127    (-,-) 
  cpu/stage2/data1sel/g709/Y                   -       B->Y    F     NOR2x1_ASAP7_75t_SL        1  1.0    16    10     137    (-,-) 
  cpu/stage2/data1sel/g708/Y                   -       B->Y    F     AND2x4_ASAP7_75t_SL       33 19.2    38    30     167    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx11_ASAP7_75t_SL       32 14.6    23    15     182    (-,-) 
  cpu/stage2/rs1DataSel/g557/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_SL        4  2.7    31    28     210    (-,-) 
  cpu/stage2/aselmux/g557/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL       12  7.8    80    49     259    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1942/Y -       B->Y    F     MAJIxp5_ASAP7_75t_SL       2  1.7    46    26     285    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL        2  1.7    13    24     309    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1885/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL        2  1.6    13    18     327    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1881/Y -       A1->Y   R     OAI21xp5_ASAP7_75t_L       3  2.0    54    26     354    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1878/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL      2  1.6    37    20     374    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1874/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL      2  2.1    50    27     401    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1872/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL       3  2.3    31    17     418    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL       3  2.0    31    18     436    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL      2  2.1    36    20     456    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1856/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL       2  2.1    37    20     476    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1854/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL       3  2.6    29    16     493    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1853/Y -       A->Y    R     NOR3x1_ASAP7_75t_SL        2  1.2    32    11     504    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1850/Y -       B->Y    R     AND2x2_ASAP7_75t_SL        1  0.7     9    16     520    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A->Y    R     OR3x1_ASAP7_75t_SL         3  2.1    23    16     536    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL        2  1.6    19    18     554    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL      2  1.6    27    15     569    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL        3  2.6    16    23     592    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1835/Y -       A->Y    R     NOR3x1_ASAP7_75t_SL        2  1.2    34    10     602    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1831/Y -       B->Y    F     NOR2xp33_ASAP7_75t_L       2  1.6    47    30     631    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1828/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  0.7    31    19     651    (-,-) 
  cpu/stage2/alu/g4305/Y                       -       A1->Y   F     AO221x1_ASAP7_75t_SL       4  2.7    30    30     680    (-,-) 
  cpu/stage3/csr/g189/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  0.7    52    12     693    (-,-) 
  cpu/stage3/csr/csr_reg[26]/D                 -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     693    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 48: MET (94 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[0]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     692                  
             Slack:=      94                  

#-----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                  15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL         2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL          1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL       2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL          2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL        32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL        3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL        10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL         2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL        2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL        5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL        2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L          28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL       5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1616/Y      -       A->Y    F     NOR2xp33_ASAP7_75t_SL       2  1.2    49    30     598    (-,-) 
  cpu/stage2/alu/sll_30_21_g1600/Y      -       B->Y    F     AND2x2_ASAP7_75t_SL         1  0.7    14    20     618    (-,-) 
  cpu/stage2/alu/g4337/Y                -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      1  0.7    85    18     636    (-,-) 
  cpu/stage2/alu/g4318/Y                -       A->Y    F     NAND2xp5_ASAP7_75t_SL       9  4.9    76    37     673    (-,-) 
  cpu/stage3/csr/g165/Y                 -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  0.7    52    19     692    (-,-) 
  cpu/stage3/csr/csr_reg[0]/D           -       -       R     DFFHQNx1_ASAP7_75t_L        1    -     -     0     692    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 49: MET (94 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[27]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage3/csr/csr_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       9                  
       Uncertainty:-     100                  
     Required Time:=     791                  
      Launch Clock:-       0                  
         Data Path:-     698                  
             Slack:=      94                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  cpu/s1_to_s2_inst/register_reg[1]/CLK        -       -       R     (arrival)                 32    -     0     -       0    (-,-) 
  cpu/s1_to_s2_inst/register_reg[1]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8  4.0    45    56      56    (-,-) 
  cpu/stage2/g16/Y                             -       A->Y    F     BUFx2_ASAP7_75t_SL         5  3.1    16    24      80    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       C->Y    R     NOR4xp25_ASAP7_75t_SL      1  0.7    40    20     100    (-,-) 
  cpu/stage2/data1sel/g714/Y                   -       A2->Y   F     OAI21xp5_ASAP7_75t_SL      1  0.7    22    12     112    (-,-) 
  cpu/stage2/data1sel/g710/Y                   -       A2->Y   R     OAI21xp5_ASAP7_75t_SL      1  1.0    26    15     127    (-,-) 
  cpu/stage2/data1sel/g709/Y                   -       B->Y    F     NOR2x1_ASAP7_75t_SL        1  1.0    16    10     137    (-,-) 
  cpu/stage2/data1sel/g708/Y                   -       B->Y    F     AND2x4_ASAP7_75t_SL       33 19.2    38    30     167    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx11_ASAP7_75t_SL       32 14.6    23    15     182    (-,-) 
  cpu/stage2/rs1DataSel/g557/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_SL        4  2.7    31    28     210    (-,-) 
  cpu/stage2/aselmux/g557/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL       12  7.8    80    49     259    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1942/Y -       B->Y    F     MAJIxp5_ASAP7_75t_SL       2  1.7    46    26     285    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL        2  1.7    13    24     309    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1885/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL        2  1.6    13    18     327    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1881/Y -       A1->Y   R     OAI21xp5_ASAP7_75t_L       3  2.0    54    26     354    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1878/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL      2  1.6    37    20     374    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1874/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL      2  2.1    50    27     401    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1872/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL       3  2.3    31    17     418    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL       3  2.0    31    18     436    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL      2  2.1    36    20     456    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1856/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL       2  2.1    37    20     476    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1854/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL       3  2.6    29    16     493    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1853/Y -       A->Y    R     NOR3x1_ASAP7_75t_SL        2  1.2    32    11     504    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1850/Y -       B->Y    R     AND2x2_ASAP7_75t_SL        1  0.7     9    16     520    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A->Y    R     OR3x1_ASAP7_75t_SL         3  2.1    23    16     536    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL        2  1.6    19    18     554    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL      2  1.6    27    15     569    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL        3  2.6    16    23     592    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1835/Y -       A->Y    R     NOR3x1_ASAP7_75t_SL        2  1.2    34    10     602    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1831/Y -       B->Y    F     NOR2xp33_ASAP7_75t_L       2  1.6    47    30     631    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1827/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL      1  1.0    38    20     651    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1823/Y -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  0.7    28    15     666    (-,-) 
  cpu/stage2/alu/g4324/Y                       -       A2->Y   R     AO21x1_ASAP7_75t_SL        4  2.3    28    22     688    (-,-) 
  cpu/stage3/csr/g168/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  0.7    60    10     697    (-,-) 
  cpu/stage3/csr/csr_reg[27]/D                 -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     698    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 50: MET (94 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[4]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/s2_to_s3_alu/register_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     794                  
      Launch Clock:-       0                  
         Data Path:-     700                  
             Slack:=      94                  

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[0]/CLK -       -       R     (arrival)                 15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  2.6    34    49      49    (-,-) 
  cpu/stage3/wbsel/g70/Y                -       A->Y    F     AND2x2_ASAP7_75t_SL        2  1.7    12    21      71    (-,-) 
  cpu/stage3/wbsel/g68/Y                -       A->Y    R     INVx2_ASAP7_75t_SL         1  1.3    10     7      77    (-,-) 
  cpu/stage3/wbsel/g64/Y                -       B->Y    F     NOR2x1p5_ASAP7_75t_SL      2  2.1    15     8      85    (-,-) 
  cpu/stage3/wbselmux/g1157/Y           -       A->Y    R     INVx2_ASAP7_75t_SL         2  2.0    14     9      94    (-,-) 
  cpu/stage3/wbselmux/g1138/Y           -       B->Y    R     AND2x4_ASAP7_75t_SL       32 21.4    56    35     129    (-,-) 
  cpu/stage3/wbselmux/g1103/Y           -       A1->Y   R     AO222x2_ASAP7_75t_SL       3  1.5    17    36     165    (-,-) 
  cpu/stage2/rs2DataSel/g556/Y          -       B1->Y   R     AO22x1_ASAP7_75t_SL       10  5.8    61    38     203    (-,-) 
  cpu/stage2/bselmux/g557/Y             -       A1->Y   R     AO22x1_ASAP7_75t_SL        2  1.5    21    24     227    (-,-) 
  cpu/stage2/alu/g2101/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  0.9    16    17     243    (-,-) 
  cpu/stage2/alu/g2099/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       5  2.7    42    28     271    (-,-) 
  cpu/stage2/alu/g2098/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL       2  1.0    19    20     290    (-,-) 
  cpu/stage2/alu/g2097/Y                -       A->Y    R     HB1xp67_ASAP7_75t_SL      28 15.5   232   111     401    (-,-) 
  cpu/stage2/alu/sll_30_21_g1658/Y      -       A->Y    F     INVx1_ASAP7_75t_L         28 15.5   164   116     517    (-,-) 
  cpu/stage2/alu/sll_30_21_g1654/Y      -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  2.7    83    50     568    (-,-) 
  cpu/stage2/alu/sll_30_21_g1653/Y      -       A->Y    F     INVx1_ASAP7_75t_SL         2  1.3    31    13     580    (-,-) 
  cpu/stage2/alu/sll_30_21_g1615/Y      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      2  1.3    58    21     601    (-,-) 
  cpu/stage2/alu/sll_30_21_g1543/Y      -       B2->Y   F     OAI22xp5_ASAP7_75t_SL      1  1.0    74    13     614    (-,-) 
  cpu/stage2/alu/g4378/Y                -       B1->Y   F     AO222x2_ASAP7_75t_SL       1  0.7    19    23     638    (-,-) 
  cpu/stage2/alu/g4350/Y                -       B->Y    F     AO21x1_ASAP7_75t_SL        1  0.7    12    17     654    (-,-) 
  cpu/stage2/alu/g4316/Y                -       C->Y    F     AO221x1_ASAP7_75t_SL       4  2.6    31    29     683    (-,-) 
  cpu/s2_to_s3_alu/g435__6131/Y         -       B->Y    R     NOR2xp33_ASAP7_75t_SL      1  0.7    29    16     700    (-,-) 
  cpu/s2_to_s3_alu/register_reg[4]/D    -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     700    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------


