<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Jul 22 21:36:52 2022" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="virtex7" DEVICE="7vx485t" NAME="decode" PACKAGE="ffg1157" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="state00" PORT="en"/>
        <CONNECTION INSTANCE="state01" PORT="en"/>
        <CONNECTION INSTANCE="state10" PORT="en"/>
        <CONNECTION INSTANCE="state11" PORT="en"/>
        <CONNECTION INSTANCE="splitstring" PORT="en"/>
        <CONNECTION INSTANCE="control" PORT="en"/>
        <CONNECTION INSTANCE="compare_1" PORT="en"/>
        <CONNECTION INSTANCE="compare_2" PORT="en"/>
        <CONNECTION INSTANCE="compare_3" PORT="en"/>
        <CONNECTION INSTANCE="comparer_4" PORT="en"/>
        <CONNECTION INSTANCE="detect1" PORT="en"/>
        <CONNECTION INSTANCE="detect3" PORT="en"/>
        <CONNECTION INSTANCE="detect4" PORT="en"/>
        <CONNECTION INSTANCE="detect2" PORT="en"/>
        <CONNECTION INSTANCE="traceback" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="state00" PORT="rst"/>
        <CONNECTION INSTANCE="state01" PORT="rst"/>
        <CONNECTION INSTANCE="state10" PORT="rst"/>
        <CONNECTION INSTANCE="state11" PORT="rst"/>
        <CONNECTION INSTANCE="splitstring" PORT="rst"/>
        <CONNECTION INSTANCE="control" PORT="rst"/>
        <CONNECTION INSTANCE="detect1" PORT="rst"/>
        <CONNECTION INSTANCE="detect3" PORT="rst"/>
        <CONNECTION INSTANCE="detect4" PORT="rst"/>
        <CONNECTION INSTANCE="detect2" PORT="rst"/>
        <CONNECTION INSTANCE="compare_1" PORT="rst"/>
        <CONNECTION INSTANCE="compare_3" PORT="rst"/>
        <CONNECTION INSTANCE="traceback" PORT="rst"/>
        <CONNECTION INSTANCE="comparer_4" PORT="rst"/>
        <CONNECTION INSTANCE="compare_2" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="splitstring" PORT="clk"/>
        <CONNECTION INSTANCE="control" PORT="clk"/>
        <CONNECTION INSTANCE="compare_1" PORT="clk"/>
        <CONNECTION INSTANCE="compare_2" PORT="clk"/>
        <CONNECTION INSTANCE="compare_3" PORT="clk"/>
        <CONNECTION INSTANCE="comparer_4" PORT="clk"/>
        <CONNECTION INSTANCE="detect1" PORT="clk"/>
        <CONNECTION INSTANCE="detect3" PORT="clk"/>
        <CONNECTION INSTANCE="detect4" PORT="clk"/>
        <CONNECTION INSTANCE="detect2" PORT="clk"/>
        <CONNECTION INSTANCE="traceback" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_data_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="splitstring" PORT="data_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="mem_out" RIGHT="0" SIGIS="undef" SIGNAME="traceback_mem_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="traceback" PORT="mem_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="traceback_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="traceback" PORT="done"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/compare_1" HWVERSION="1.0" INSTANCE="compare_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="compare_1" VLNV="xilinx.com:module_ref:compare_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_compare_1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="count1" RIGHT="0" SIGIS="undef" SIGNAME="detect1_count1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect1" PORT="count1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="count3" RIGHT="0" SIGIS="undef" SIGNAME="detect1_count3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect1" PORT="count3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_out1" SIGIS="undef" SIGNAME="state00_reg_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state00" PORT="reg_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_out3" SIGIS="undef" SIGNAME="state01_reg_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state01" PORT="reg_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="differsum2" RIGHT="0" SIGIS="undef" SIGNAME="compare_2_differsum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_2" PORT="differsum2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flag" SIGIS="undef" SIGNAME="control_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="differsum1" RIGHT="0" SIGIS="undef" SIGNAME="compare_1_differsum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_3" PORT="differsum1"/>
            <CONNECTION INSTANCE="traceback" PORT="differsum1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mem_reg_1" RIGHT="0" SIGIS="undef" SIGNAME="compare_1_mem_reg_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="traceback" PORT="mem_reg_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="pre_state_1" RIGHT="0" SIGIS="undef" SIGNAME="compare_1_pre_state_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="traceback" PORT="pre_state1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/compare_2" HWVERSION="1.0" INSTANCE="compare_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="compare_2" VLNV="xilinx.com:module_ref:compare_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_compare_2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="count5" RIGHT="0" SIGIS="undef" SIGNAME="detect2_count5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect2" PORT="count5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="count7" RIGHT="0" SIGIS="undef" SIGNAME="detect2_count7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect2" PORT="count7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_out5" SIGIS="undef" SIGNAME="state10_reg_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state10" PORT="reg_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_out7" SIGIS="undef" SIGNAME="state11_reg_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state11" PORT="reg_out7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flag" SIGIS="undef" SIGNAME="control_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="differsum3" RIGHT="0" SIGIS="undef" SIGNAME="compare_3_differsum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_3" PORT="differsum3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="differsum4" RIGHT="0" SIGIS="undef" SIGNAME="comparer_4_differsum4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparer_4" PORT="differsum4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="differsum2" RIGHT="0" SIGIS="undef" SIGNAME="compare_2_differsum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_1" PORT="differsum2"/>
            <CONNECTION INSTANCE="compare_3" PORT="differsum2"/>
            <CONNECTION INSTANCE="traceback" PORT="differsum2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mem_reg_2" RIGHT="0" SIGIS="undef" SIGNAME="compare_2_mem_reg_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="traceback" PORT="mem_reg_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="pre_state_2" RIGHT="0" SIGIS="undef" SIGNAME="compare_2_pre_state_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="traceback" PORT="pre_state2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/compare_3" HWVERSION="1.0" INSTANCE="compare_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="compare_3" VLNV="xilinx.com:module_ref:compare_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_compare_3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="count2" RIGHT="0" SIGIS="undef" SIGNAME="detect3_count2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect3" PORT="count2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="count4" RIGHT="0" SIGIS="undef" SIGNAME="detect3_count4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect3" PORT="count4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_out2" SIGIS="undef" SIGNAME="state00_reg_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state00" PORT="reg_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_out4" SIGIS="undef" SIGNAME="state01_reg_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state01" PORT="reg_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="differsum1" RIGHT="0" SIGIS="undef" SIGNAME="compare_1_differsum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_1" PORT="differsum1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="differsum2" RIGHT="0" SIGIS="undef" SIGNAME="compare_2_differsum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_2" PORT="differsum2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flag" SIGIS="undef" SIGNAME="control_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="differsum3" RIGHT="0" SIGIS="undef" SIGNAME="compare_3_differsum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_2" PORT="differsum3"/>
            <CONNECTION INSTANCE="comparer_4" PORT="differsum3"/>
            <CONNECTION INSTANCE="traceback" PORT="differsum3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mem_reg_3" RIGHT="0" SIGIS="undef" SIGNAME="compare_3_mem_reg_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="traceback" PORT="mem_reg_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="pre_state_3" RIGHT="0" SIGIS="undef" SIGNAME="compare_3_pre_state_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="traceback" PORT="pre_state3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/comparer_4" HWVERSION="1.0" INSTANCE="comparer_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="comparer_4" VLNV="xilinx.com:module_ref:comparer_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_comparer_4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="count6" RIGHT="0" SIGIS="undef" SIGNAME="detect4_count6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect4" PORT="count6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="count8" RIGHT="0" SIGIS="undef" SIGNAME="detect4_count8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect4" PORT="count8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_out6" SIGIS="undef" SIGNAME="state10_reg_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state10" PORT="reg_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_out8" SIGIS="undef" SIGNAME="state11_reg_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state11" PORT="reg_out8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="differsum3" RIGHT="0" SIGIS="undef" SIGNAME="compare_3_differsum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_3" PORT="differsum3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flag" SIGIS="undef" SIGNAME="control_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="differsum4" RIGHT="0" SIGIS="undef" SIGNAME="comparer_4_differsum4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_2" PORT="differsum4"/>
            <CONNECTION INSTANCE="traceback" PORT="differsum4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mem_reg_4" RIGHT="0" SIGIS="undef" SIGNAME="comparer_4_mem_reg_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="traceback" PORT="mem_reg_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="pre_state_4" RIGHT="0" SIGIS="undef" SIGNAME="comparer_4_pre_state_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="traceback" PORT="pre_state4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/control" HWVERSION="1.0" INSTANCE="control" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="control" VLNV="xilinx.com:module_ref:control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="flag" SIGIS="undef" SIGNAME="control_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitstring" PORT="flag"/>
            <CONNECTION INSTANCE="compare_1" PORT="flag"/>
            <CONNECTION INSTANCE="compare_2" PORT="flag"/>
            <CONNECTION INSTANCE="compare_3" PORT="flag"/>
            <CONNECTION INSTANCE="comparer_4" PORT="flag"/>
            <CONNECTION INSTANCE="traceback" PORT="flag"/>
            <CONNECTION INSTANCE="detect4" PORT="flag"/>
            <CONNECTION INSTANCE="detect2" PORT="flag"/>
            <CONNECTION INSTANCE="detect3" PORT="flag"/>
            <CONNECTION INSTANCE="detect1" PORT="flag"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/detect1" HWVERSION="1.0" INSTANCE="detect1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="detect1" VLNV="xilinx.com:module_ref:detect1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_detect1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flag" SIGIS="undef" SIGNAME="control_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_in" RIGHT="0" SIGIS="undef" SIGNAME="splitstring_bit_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitstring" PORT="bit_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_out_1" RIGHT="0" SIGIS="undef" SIGNAME="state00_bit_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state00" PORT="bit_out_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_out_3" RIGHT="0" SIGIS="undef" SIGNAME="state01_bit_out_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state01" PORT="bit_out_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count1" RIGHT="0" SIGIS="undef" SIGNAME="detect1_count1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_1" PORT="count1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count3" RIGHT="0" SIGIS="undef" SIGNAME="detect1_count3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_1" PORT="count3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/detect2" HWVERSION="1.0" INSTANCE="detect2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="detect2" VLNV="xilinx.com:module_ref:detect2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_detect2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flag" SIGIS="undef" SIGNAME="control_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_in" RIGHT="0" SIGIS="undef" SIGNAME="splitstring_bit_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitstring" PORT="bit_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_out_5" RIGHT="0" SIGIS="undef" SIGNAME="state10_bit_out_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state10" PORT="bit_out_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_out_7" RIGHT="0" SIGIS="undef" SIGNAME="state11_bit_out_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state11" PORT="bit_out_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count5" RIGHT="0" SIGIS="undef" SIGNAME="detect2_count5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_2" PORT="count5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count7" RIGHT="0" SIGIS="undef" SIGNAME="detect2_count7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_2" PORT="count7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/detect3" HWVERSION="1.0" INSTANCE="detect3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="detect3" VLNV="xilinx.com:module_ref:detect3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_detect3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flag" SIGIS="undef" SIGNAME="control_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_in" RIGHT="0" SIGIS="undef" SIGNAME="splitstring_bit_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitstring" PORT="bit_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_out_2" RIGHT="0" SIGIS="undef" SIGNAME="state00_bit_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state00" PORT="bit_out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_out_4" RIGHT="0" SIGIS="undef" SIGNAME="state01_bit_out_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state01" PORT="bit_out_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count2" RIGHT="0" SIGIS="undef" SIGNAME="detect3_count2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_3" PORT="count2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count4" RIGHT="0" SIGIS="undef" SIGNAME="detect3_count4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_3" PORT="count4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/detect4" HWVERSION="1.0" INSTANCE="detect4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="detect4" VLNV="xilinx.com:module_ref:detect4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_detect4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flag" SIGIS="undef" SIGNAME="control_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_in" RIGHT="0" SIGIS="undef" SIGNAME="splitstring_bit_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitstring" PORT="bit_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_out_6" RIGHT="0" SIGIS="undef" SIGNAME="state10_bit_out_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state10" PORT="bit_out_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="bit_out_8" RIGHT="0" SIGIS="undef" SIGNAME="state11_bit_out_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="state11" PORT="bit_out_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count6" RIGHT="0" SIGIS="undef" SIGNAME="detect4_count6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparer_4" PORT="count6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count8" RIGHT="0" SIGIS="undef" SIGNAME="detect4_count8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparer_4" PORT="count8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/splitstring" HWVERSION="1.0" INSTANCE="splitstring" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="splitstring" VLNV="xilinx.com:module_ref:splitstring:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_splitstring_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_data_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flag" SIGIS="undef" SIGNAME="control_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bit_in" RIGHT="0" SIGIS="undef" SIGNAME="splitstring_bit_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect1" PORT="bit_in"/>
            <CONNECTION INSTANCE="detect3" PORT="bit_in"/>
            <CONNECTION INSTANCE="detect4" PORT="bit_in"/>
            <CONNECTION INSTANCE="detect2" PORT="bit_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/state00" HWVERSION="1.0" INSTANCE="state00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="state00" VLNV="xilinx.com:module_ref:state00:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_state00_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bit_out_1" RIGHT="0" SIGIS="undef" SIGNAME="state00_bit_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect1" PORT="bit_out_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bit_out_2" RIGHT="0" SIGIS="undef" SIGNAME="state00_bit_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect3" PORT="bit_out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_out1" SIGIS="undef" SIGNAME="state00_reg_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_1" PORT="reg_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_out2" SIGIS="undef" SIGNAME="state00_reg_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_3" PORT="reg_out2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/state01" HWVERSION="1.0" INSTANCE="state01" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="state01" VLNV="xilinx.com:module_ref:state01:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_state01_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bit_out_3" RIGHT="0" SIGIS="undef" SIGNAME="state01_bit_out_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect1" PORT="bit_out_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bit_out_4" RIGHT="0" SIGIS="undef" SIGNAME="state01_bit_out_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect3" PORT="bit_out_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_out3" SIGIS="undef" SIGNAME="state01_reg_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_1" PORT="reg_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_out4" SIGIS="undef" SIGNAME="state01_reg_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_3" PORT="reg_out4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/state10" HWVERSION="1.0" INSTANCE="state10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="state10" VLNV="xilinx.com:module_ref:state10:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_state10_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bit_out_5" RIGHT="0" SIGIS="undef" SIGNAME="state10_bit_out_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect2" PORT="bit_out_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bit_out_6" RIGHT="0" SIGIS="undef" SIGNAME="state10_bit_out_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect4" PORT="bit_out_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_out5" SIGIS="undef" SIGNAME="state10_reg_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_2" PORT="reg_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_out6" SIGIS="undef" SIGNAME="state10_reg_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparer_4" PORT="reg_out6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/state11" HWVERSION="1.0" INSTANCE="state11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="state11" VLNV="xilinx.com:module_ref:state11:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_state11_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bit_out_7" RIGHT="0" SIGIS="undef" SIGNAME="state11_bit_out_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect2" PORT="bit_out_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="bit_out_8" RIGHT="0" SIGIS="undef" SIGNAME="state11_bit_out_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="detect4" PORT="bit_out_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_out7" SIGIS="undef" SIGNAME="state11_reg_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_2" PORT="reg_out7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_out8" SIGIS="undef" SIGNAME="state11_reg_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparer_4" PORT="reg_out8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/traceback" HWVERSION="1.0" INSTANCE="traceback" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="traceback" VLNV="xilinx.com:module_ref:traceback:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="decode_traceback_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="differsum1" RIGHT="0" SIGIS="undef" SIGNAME="compare_1_differsum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_1" PORT="differsum1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mem_reg_1" RIGHT="0" SIGIS="undef" SIGNAME="compare_1_mem_reg_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_1" PORT="mem_reg_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pre_state1" RIGHT="0" SIGIS="undef" SIGNAME="compare_1_pre_state_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_1" PORT="pre_state_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="differsum2" RIGHT="0" SIGIS="undef" SIGNAME="compare_2_differsum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_2" PORT="differsum2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mem_reg_2" RIGHT="0" SIGIS="undef" SIGNAME="compare_2_mem_reg_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_2" PORT="mem_reg_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pre_state2" RIGHT="0" SIGIS="undef" SIGNAME="compare_2_pre_state_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_2" PORT="pre_state_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="differsum3" RIGHT="0" SIGIS="undef" SIGNAME="compare_3_differsum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_3" PORT="differsum3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mem_reg_3" RIGHT="0" SIGIS="undef" SIGNAME="compare_3_mem_reg_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_3" PORT="mem_reg_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pre_state3" RIGHT="0" SIGIS="undef" SIGNAME="compare_3_pre_state_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compare_3" PORT="pre_state_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="differsum4" RIGHT="0" SIGIS="undef" SIGNAME="comparer_4_differsum4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparer_4" PORT="differsum4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mem_reg_4" RIGHT="0" SIGIS="undef" SIGNAME="comparer_4_mem_reg_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparer_4" PORT="mem_reg_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pre_state4" RIGHT="0" SIGIS="undef" SIGNAME="comparer_4_pre_state_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparer_4" PORT="pre_state_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flag" SIGIS="undef" SIGNAME="control_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mem_out" RIGHT="0" SIGIS="undef" SIGNAME="traceback_mem_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mem_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="traceback_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
