Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 15 12:46:28 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 4.000ns (46.263%)  route 4.646ns (53.737%))
  Logic Levels:           22  (CARRY4=16 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/Q
                         net (fo=55, routed)          1.077     2.568    bd_0_i/hls_inst/inst/ush_reg_628[0]
    SLICE_X38Y81         LUT4 (Prop_lut4_I2_O)        0.124     2.692 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8/O
                         net (fo=1, routed)           0.431     3.123    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     3.247 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7/O
                         net (fo=2, routed)           0.451     3.697    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7_n_0
    SLICE_X39Y80         LUT3 (Prop_lut3_I0_O)        0.124     3.821 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6/O
                         net (fo=4, routed)           0.622     4.443    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124     4.567 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6/O
                         net (fo=3, routed)           0.752     5.319    bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.150     5.469 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5/O
                         net (fo=3, routed)           0.471     5.940    bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.326     6.266 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2/O
                         net (fo=1, routed)           0.834     7.100    bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.680 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.031    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.601    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.715 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.829 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.171    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]_i_1_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.619 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.619    bd_0_i/hls_inst/inst/sub_ln17_fu_452_p2[62]
    SLICE_X41Y86         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y86         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[62]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[62]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.779ns (25.666%)  route 2.256ns (74.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X36Y54         FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=29, routed)          1.412     2.863    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]_0
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.301     3.164 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_24/O
                         net (fo=2, routed)           0.844     4.008    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X2Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 3.905ns (45.666%)  route 4.646ns (54.334%))
  Logic Levels:           22  (CARRY4=16 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/Q
                         net (fo=55, routed)          1.077     2.568    bd_0_i/hls_inst/inst/ush_reg_628[0]
    SLICE_X38Y81         LUT4 (Prop_lut4_I2_O)        0.124     2.692 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8/O
                         net (fo=1, routed)           0.431     3.123    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     3.247 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7/O
                         net (fo=2, routed)           0.451     3.697    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7_n_0
    SLICE_X39Y80         LUT3 (Prop_lut3_I0_O)        0.124     3.821 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6/O
                         net (fo=4, routed)           0.622     4.443    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124     4.567 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6/O
                         net (fo=3, routed)           0.752     5.319    bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.150     5.469 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5/O
                         net (fo=3, routed)           0.471     5.940    bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.326     6.266 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2/O
                         net (fo=1, routed)           0.834     7.100    bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.680 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.031    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.601    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.715 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.829 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.171    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]_i_1_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.524 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.524    bd_0_i/hls_inst/inst/sub_ln17_fu_452_p2[63]
    SLICE_X41Y86         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y86         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[63]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 3.889ns (45.564%)  route 4.646ns (54.436%))
  Logic Levels:           22  (CARRY4=16 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/Q
                         net (fo=55, routed)          1.077     2.568    bd_0_i/hls_inst/inst/ush_reg_628[0]
    SLICE_X38Y81         LUT4 (Prop_lut4_I2_O)        0.124     2.692 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8/O
                         net (fo=1, routed)           0.431     3.123    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     3.247 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7/O
                         net (fo=2, routed)           0.451     3.697    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7_n_0
    SLICE_X39Y80         LUT3 (Prop_lut3_I0_O)        0.124     3.821 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6/O
                         net (fo=4, routed)           0.622     4.443    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124     4.567 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6/O
                         net (fo=3, routed)           0.752     5.319    bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.150     5.469 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5/O
                         net (fo=3, routed)           0.471     5.940    bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.326     6.266 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2/O
                         net (fo=1, routed)           0.834     7.100    bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.680 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.031    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.601    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.715 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.829 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.171    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]_i_1_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.508 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.508    bd_0_i/hls_inst/inst/sub_ln17_fu_452_p2[61]
    SLICE_X41Y86         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y86         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[61]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 3.886ns (45.545%)  route 4.646ns (54.455%))
  Logic Levels:           21  (CARRY4=15 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/Q
                         net (fo=55, routed)          1.077     2.568    bd_0_i/hls_inst/inst/ush_reg_628[0]
    SLICE_X38Y81         LUT4 (Prop_lut4_I2_O)        0.124     2.692 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8/O
                         net (fo=1, routed)           0.431     3.123    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     3.247 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7/O
                         net (fo=2, routed)           0.451     3.697    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7_n_0
    SLICE_X39Y80         LUT3 (Prop_lut3_I0_O)        0.124     3.821 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6/O
                         net (fo=4, routed)           0.622     4.443    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124     4.567 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6/O
                         net (fo=3, routed)           0.752     5.319    bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.150     5.469 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5/O
                         net (fo=3, routed)           0.471     5.940    bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.326     6.266 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2/O
                         net (fo=1, routed)           0.834     7.100    bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.680 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.031    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.601    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.715 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.829 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.171    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.505 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.505    bd_0_i/hls_inst/inst/sub_ln17_fu_452_p2[58]
    SLICE_X41Y85         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y85         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[58]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[58]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.511ns  (logic 3.865ns (45.410%)  route 4.646ns (54.590%))
  Logic Levels:           21  (CARRY4=15 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/Q
                         net (fo=55, routed)          1.077     2.568    bd_0_i/hls_inst/inst/ush_reg_628[0]
    SLICE_X38Y81         LUT4 (Prop_lut4_I2_O)        0.124     2.692 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8/O
                         net (fo=1, routed)           0.431     3.123    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     3.247 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7/O
                         net (fo=2, routed)           0.451     3.697    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7_n_0
    SLICE_X39Y80         LUT3 (Prop_lut3_I0_O)        0.124     3.821 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6/O
                         net (fo=4, routed)           0.622     4.443    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124     4.567 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6/O
                         net (fo=3, routed)           0.752     5.319    bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.150     5.469 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5/O
                         net (fo=3, routed)           0.471     5.940    bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.326     6.266 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2/O
                         net (fo=1, routed)           0.834     7.100    bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.680 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.031    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.601    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.715 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.829 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.171    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.484 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.484    bd_0_i/hls_inst/inst/sub_ln17_fu_452_p2[60]
    SLICE_X41Y85         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y85         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 3.791ns (44.931%)  route 4.646ns (55.069%))
  Logic Levels:           21  (CARRY4=15 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/Q
                         net (fo=55, routed)          1.077     2.568    bd_0_i/hls_inst/inst/ush_reg_628[0]
    SLICE_X38Y81         LUT4 (Prop_lut4_I2_O)        0.124     2.692 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8/O
                         net (fo=1, routed)           0.431     3.123    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     3.247 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7/O
                         net (fo=2, routed)           0.451     3.697    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7_n_0
    SLICE_X39Y80         LUT3 (Prop_lut3_I0_O)        0.124     3.821 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6/O
                         net (fo=4, routed)           0.622     4.443    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124     4.567 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6/O
                         net (fo=3, routed)           0.752     5.319    bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.150     5.469 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5/O
                         net (fo=3, routed)           0.471     5.940    bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.326     6.266 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2/O
                         net (fo=1, routed)           0.834     7.100    bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.680 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.031    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.601    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.715 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.829 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.171    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.410 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.410    bd_0_i/hls_inst/inst/sub_ln17_fu_452_p2[59]
    SLICE_X41Y85         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y85         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[59]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[59]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 3.775ns (44.827%)  route 4.646ns (55.173%))
  Logic Levels:           21  (CARRY4=15 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/Q
                         net (fo=55, routed)          1.077     2.568    bd_0_i/hls_inst/inst/ush_reg_628[0]
    SLICE_X38Y81         LUT4 (Prop_lut4_I2_O)        0.124     2.692 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8/O
                         net (fo=1, routed)           0.431     3.123    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     3.247 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7/O
                         net (fo=2, routed)           0.451     3.697    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7_n_0
    SLICE_X39Y80         LUT3 (Prop_lut3_I0_O)        0.124     3.821 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6/O
                         net (fo=4, routed)           0.622     4.443    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124     4.567 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6/O
                         net (fo=3, routed)           0.752     5.319    bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.150     5.469 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5/O
                         net (fo=3, routed)           0.471     5.940    bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.326     6.266 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2/O
                         net (fo=1, routed)           0.834     7.100    bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.680 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.031    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.601    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.715 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.829 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.171    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.394 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.394    bd_0_i/hls_inst/inst/sub_ln17_fu_452_p2[57]
    SLICE_X41Y85         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y85         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[57]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[57]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 3.772ns (44.807%)  route 4.646ns (55.193%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/Q
                         net (fo=55, routed)          1.077     2.568    bd_0_i/hls_inst/inst/ush_reg_628[0]
    SLICE_X38Y81         LUT4 (Prop_lut4_I2_O)        0.124     2.692 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8/O
                         net (fo=1, routed)           0.431     3.123    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     3.247 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7/O
                         net (fo=2, routed)           0.451     3.697    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7_n_0
    SLICE_X39Y80         LUT3 (Prop_lut3_I0_O)        0.124     3.821 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6/O
                         net (fo=4, routed)           0.622     4.443    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124     4.567 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6/O
                         net (fo=3, routed)           0.752     5.319    bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.150     5.469 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5/O
                         net (fo=3, routed)           0.471     5.940    bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.326     6.266 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2/O
                         net (fo=1, routed)           0.834     7.100    bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.680 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.031    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.601    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.715 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.829 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.391 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.391    bd_0_i/hls_inst/inst/sub_ln17_fu_452_p2[54]
    SLICE_X41Y84         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y84         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[54]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y84         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[54]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 3.751ns (44.669%)  route 4.646ns (55.331%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ush_reg_628_reg[0]/Q
                         net (fo=55, routed)          1.077     2.568    bd_0_i/hls_inst/inst/ush_reg_628[0]
    SLICE_X38Y81         LUT4 (Prop_lut4_I2_O)        0.124     2.692 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8/O
                         net (fo=1, routed)           0.431     3.123    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_8_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     3.247 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7/O
                         net (fo=2, routed)           0.451     3.697    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_7_n_0
    SLICE_X39Y80         LUT3 (Prop_lut3_I0_O)        0.124     3.821 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6/O
                         net (fo=4, routed)           0.622     4.443    bd_0_i/hls_inst/inst/sub_ln17_reg_643[24]_i_6_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124     4.567 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6/O
                         net (fo=3, routed)           0.752     5.319    bd_0_i/hls_inst/inst/sub_ln17_reg_643[48]_i_6_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.150     5.469 f  bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5/O
                         net (fo=3, routed)           0.471     5.940    bd_0_i/hls_inst/inst/sub_ln17_reg_643[0]_i_5_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.326     6.266 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2/O
                         net (fo=1, routed)           0.834     7.100    bd_0_i/hls_inst/inst/sub_ln17_reg_643[4]_i_2_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.680 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[4]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[8]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[12]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.031    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[16]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[20]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[24]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[28]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[32]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.601    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[36]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.715 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[40]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.829 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[44]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[48]_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[52]_i_1_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.370 r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.370    bd_0_i/hls_inst/inst/sub_ln17_fu_452_p2[56]
    SLICE_X41Y84         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=766, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y84         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y84         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln17_reg_643_reg[56]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  1.581    




