Analysis & Synthesis report for sdram
Mon Apr 11 16:54:24 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|state
 11. State Machine - |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|state
 12. State Machine - |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|state
 13. State Machine - |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|state
 14. State Machine - |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component
 21. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated
 22. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p
 23. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p
 24. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram
 25. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_brp
 26. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_bwp
 27. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 28. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13
 29. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_brp
 30. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_bwp
 31. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 32. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16
 33. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component
 34. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated
 35. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p
 36. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p
 37. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram
 38. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_brp
 39. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_bwp
 40. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 41. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13
 42. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_brp
 43. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_bwp
 44. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 45. Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16
 46. Source assignments for FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1
 47. Source assignments for sld_signaltap:auto_signaltap_0
 48. Parameter Settings for User Entity Instance: Top-level Entity: |UART_SDRAM
 49. Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst
 51. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component
 52. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component
 53. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST
 54. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST
 55. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST
 56. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT
 57. Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST
 58. Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst
 59. Parameter Settings for User Entity Instance: FIFO_READ:FIFO_READ_INST
 60. Parameter Settings for User Entity Instance: FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component
 61. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 62. altpll Parameter Settings by Entity Instance
 63. dcfifo Parameter Settings by Entity Instance
 64. scfifo Parameter Settings by Entity Instance
 65. Port Connectivity Checks: "FIFO_READ:FIFO_READ_INST"
 66. Port Connectivity Checks: "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd"
 67. Port Connectivity Checks: "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr"
 68. Port Connectivity Checks: "SDRAM:SDRAM_INST"
 69. SignalTap II Logic Analyzer Settings
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Connections to In-System Debugging Instance "auto_signaltap_0"
 73. Analysis & Synthesis Messages
 74. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 11 16:54:24 2022       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; sdram                                       ;
; Top-level Entity Name              ; UART_SDRAM                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,394                                       ;
;     Total combinational functions  ; 1,378                                       ;
;     Dedicated logic registers      ; 1,851                                       ;
; Total registers                    ; 1851                                        ;
; Total pins                         ; 43                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 319,488                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; UART_SDRAM         ; sdram              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/uart_tx.v                                                   ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/uart_tx.v                                                                 ;             ;
; ../rtl/uart_rx.v                                                   ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/uart_rx.v                                                                 ;             ;
; ../rtl/UART_SDRAM.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/UART_SDRAM.v                                                              ;             ;
; ../rtl/FIFO_READ.v                                                 ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/FIFO_READ.v                                                               ;             ;
; ../rtl/SDRAM.v                                                     ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/SDRAM.v                                                                   ;             ;
; ../rtl/SDRAM_FIFO.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_FIFO.v                                                              ;             ;
; ../rtl/SDRAM_CTRL.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_CTRL.v                                                              ;             ;
; ../rtl/SDRAM_ARBIT.v                                               ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_ARBIT.v                                                             ;             ;
; ../rtl/SDRAM_RD.v                                                  ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_RD.v                                                                ;             ;
; ../rtl/SDRAM_WR.v                                                  ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_WR.v                                                                ;             ;
; ../rtl/SDRAM_AREF.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_AREF.v                                                              ;             ;
; ../rtl/SDRAM_INIT.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_INIT.v                                                              ;             ;
; ip_core/clk_gen/clk_gen.v                                          ; yes             ; User Wizard-Generated File                   ; G:/FPGA_learning/Library/SDRAM/quartusprj/ip_core/clk_gen/clk_gen.v                                          ;             ;
; ip_core/sdram_fifo/sdram_fifo.v                                    ; yes             ; User Wizard-Generated File                   ; G:/FPGA_learning/Library/SDRAM/quartusprj/ip_core/sdram_fifo/sdram_fifo.v                                    ;             ;
; ip_core/read_fifo/read_fifo.v                                      ; yes             ; User Wizard-Generated File                   ; G:/FPGA_learning/Library/SDRAM/quartusprj/ip_core/read_fifo/read_fifo.v                                      ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altpll.tdf                                                 ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/aglobal150.inc                                             ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/stratix_pll.inc                                            ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/stratixii_pll.inc                                          ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/cycloneii_pll.inc                                          ;             ;
; db/clk_gen_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/clk_gen_altpll.v                                                ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/dcfifo.tdf                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_counter.inc                                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_graycounter.inc                                          ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_fefifo.inc                                               ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_gray2bin.inc                                             ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/dffpipe.inc                                                ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_sync_fifo.inc                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_compare.inc                                            ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altsyncram_fifo.inc                                        ;             ;
; db/dcfifo_5fk1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/dcfifo_5fk1.tdf                                                 ;             ;
; db/a_gray2bin_7ib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/a_gray2bin_7ib.tdf                                              ;             ;
; db/a_graycounter_677.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/a_graycounter_677.tdf                                           ;             ;
; db/a_graycounter_2lc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/a_graycounter_2lc.tdf                                           ;             ;
; db/altsyncram_em31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/altsyncram_em31.tdf                                             ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_rld.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/alt_synch_pipe_rld.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/dffpipe_qe9.tdf                                                 ;             ;
; db/alt_synch_pipe_sld.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/alt_synch_pipe_sld.tdf                                          ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/dffpipe_re9.tdf                                                 ;             ;
; db/cmpr_o76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/cmpr_o76.tdf                                                    ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/scfifo.tdf                                                 ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_regfifo.inc                                              ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_fffifo.inc                                               ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;             ;
; db/scfifo_un21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/scfifo_un21.tdf                                                 ;             ;
; db/a_dpfifo_5u21.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/a_dpfifo_5u21.tdf                                               ;             ;
; db/a_fefifo_jaf.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/a_fefifo_jaf.tdf                                                ;             ;
; db/cntr_op7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_op7.tdf                                                    ;             ;
; db/dpram_d811.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/dpram_d811.tdf                                                  ;             ;
; db/altsyncram_c3k1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/altsyncram_c3k1.tdf                                             ;             ;
; db/cntr_cpb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_cpb.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_signaltap.vhd                                          ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                     ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_ela_control.vhd                                        ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_constant.inc                                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/dffeea.inc                                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_mbpmg.vhd                                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                               ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; db/altsyncram_l124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/altsyncram_l124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altdpram.tdf                                               ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/others/maxplus2/memmodes.inc                                             ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_hdffe.inc                                                ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                        ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altsyncram.inc                                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/muxlut.inc                                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/bypassff.inc                                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altshift.inc                                               ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_decode.tdf                                             ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/declut.inc                                                 ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_counter.tdf                                            ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/cmpconst.inc                                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_counter_stratix.inc                                    ;             ;
; db/cntr_pgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_pgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/sld8c825f5d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,394                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 1378                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 611                                                                                         ;
;     -- 3 input functions                    ; 349                                                                                         ;
;     -- <=2 input functions                  ; 418                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 1098                                                                                        ;
;     -- arithmetic mode                      ; 280                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 1851                                                                                        ;
;     -- Dedicated logic registers            ; 1851                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 43                                                                                          ;
; Total memory bits                           ; 319488                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1385                                                                                        ;
; Total fan-out                               ; 12978                                                                                       ;
; Average fan-out                             ; 3.76                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |UART_SDRAM                                                                                             ; 1378 (74)         ; 1851 (41)    ; 319488      ; 0            ; 0       ; 0         ; 43   ; 0            ; |UART_SDRAM                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |FIFO_READ:FIFO_READ_INST|                                                                           ; 92 (52)           ; 65 (33)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST                                                                                                                                                                                                                                                                                                             ; work         ;
;       |read_fifo:read_fifo_inst|                                                                        ; 40 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst                                                                                                                                                                                                                                                                                    ; work         ;
;          |scfifo:scfifo_component|                                                                      ; 40 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                            ; work         ;
;             |scfifo_un21:auto_generated|                                                                ; 40 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated                                                                                                                                                                                                                                 ; work         ;
;                |a_dpfifo_5u21:dpfifo|                                                                   ; 40 (2)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo                                                                                                                                                                                                            ; work         ;
;                   |a_fefifo_jaf:fifo_state|                                                             ; 18 (8)            ; 12 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|a_fefifo_jaf:fifo_state                                                                                                                                                                                    ; work         ;
;                      |cntr_op7:count_usedw|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw                                                                                                                                                               ; work         ;
;                   |cntr_cpb:rd_ptr_count|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:rd_ptr_count                                                                                                                                                                                      ; work         ;
;                   |cntr_cpb:wr_ptr|                                                                     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:wr_ptr                                                                                                                                                                                            ; work         ;
;                   |dpram_d811:FIFOram|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|dpram_d811:FIFOram                                                                                                                                                                                         ; work         ;
;                      |altsyncram_c3k1:altsyncram1|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1                                                                                                                                                             ; work         ;
;    |SDRAM:SDRAM_INST|                                                                                   ; 420 (0)           ; 401 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |SDRAM_CTRL:SDRAM_CTRL_INST|                                                                      ; 226 (0)           ; 145 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST                                                                                                                                                                                                                                                                                          ; work         ;
;          |SDRAM_ARBIT:SDRAN_ARBIT_INST|                                                                 ; 26 (26)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST                                                                                                                                                                                                                                                             ; work         ;
;          |SDRAM_AREF:SDRAM_AREF_INST|                                                                   ; 37 (37)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST                                                                                                                                                                                                                                                               ; work         ;
;          |SDRAM_INIT:SDRAM_INIT_INST|                                                                   ; 48 (48)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST                                                                                                                                                                                                                                                               ; work         ;
;          |SDRAM_RD:SDRAM_RD_ISNT|                                                                       ; 69 (69)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT                                                                                                                                                                                                                                                                   ; work         ;
;          |SDRAM_WR:SDRAM_WR_INST|                                                                       ; 46 (46)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST                                                                                                                                                                                                                                                                   ; work         ;
;       |SDRAM_FIFO:SDRAM_FIFO_INST|                                                                      ; 194 (7)           ; 256 (2)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST                                                                                                                                                                                                                                                                                          ; work         ;
;          |sdram_fifo:sdram_fifo_rd|                                                                     ; 93 (0)            ; 127 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd                                                                                                                                                                                                                                                                 ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 93 (0)            ; 127 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component                                                                                                                                                                                                                                         ; work         ;
;                |dcfifo_5fk1:auto_generated|                                                             ; 93 (15)           ; 127 (33)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated                                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                              ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                  ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_rld:rs_dgwp|                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                                                                                   ; work         ;
;                      |dffpipe_qe9:dffpipe13|                                                            ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                             ; work         ;
;                   |alt_synch_pipe_sld:ws_dgrp|                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                                                                                                                   ; work         ;
;                      |dffpipe_re9:dffpipe16|                                                            ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                             ; work         ;
;                   |altsyncram_em31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                                                     ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                     ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                      ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                           ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                           ; work         ;
;          |sdram_fifo:sdram_fifo_wr|                                                                     ; 94 (0)            ; 127 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr                                                                                                                                                                                                                                                                 ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 94 (0)            ; 127 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component                                                                                                                                                                                                                                         ; work         ;
;                |dcfifo_5fk1:auto_generated|                                                             ; 94 (15)           ; 127 (33)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated                                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                              ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                  ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 24 (24)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_rld:rs_dgwp|                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                                                                                   ; work         ;
;                      |dffpipe_qe9:dffpipe13|                                                            ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                             ; work         ;
;                   |alt_synch_pipe_sld:ws_dgrp|                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                                                                                                                   ; work         ;
;                      |dffpipe_re9:dffpipe16|                                                            ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                             ; work         ;
;                   |altsyncram_em31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                                                     ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                     ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                      ; work         ;
;                   |dffpipe_pe9:rs_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                           ; work         ;
;                   |dffpipe_pe9:rs_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                           ; work         ;
;    |clk_gen:clk_gen_inst|                                                                               ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|clk_gen:clk_gen_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|clk_gen:clk_gen_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |clk_gen_altpll:auto_generated|                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 121 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 120 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 120 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 119 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 119 (80)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                            ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                    ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 591 (2)           ; 1186 (136)   ; 278528      ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 589 (0)           ; 1050 (0)     ; 278528      ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 589 (88)          ; 1050 (356)   ; 278528      ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 278528      ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_l124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 278528      ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 93 (93)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 161 (1)           ; 356 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 136 (0)           ; 340 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 204 (204)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 136 (0)           ; 136 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (24)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 159 (10)          ; 143 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_pgi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 68 (68)           ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |uart_rx:uart_rx_inst|                                                                               ; 38 (38)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|uart_rx:uart_rx_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |uart_tx:uart_tx_inst|                                                                               ; 42 (42)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_SDRAM|uart_tx:uart_tx_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 68           ; 4096         ; 68           ; 278528 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                          ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; FIFO         ; 15.0    ; N/A          ; N/A          ; |UART_SDRAM|FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst                                                                                                                                            ; ip_core/read_fifo/read_fifo.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UART_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UART_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UART_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UART_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UART_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                               ;
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |UART_SDRAM|clk_gen:clk_gen_inst                                                                                                                                                                         ; ip_core/clk_gen/clk_gen.v     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|state                                            ;
+-----------------+--------------+--------------+--------------+---------------+----------------+---------------+-----------------+---------------+
; Name            ; state.WR_END ; state.WR_TRP ; state.WR_PRE ; state.WR_DATA ; state.WR_WRITE ; state.WR_TRCD ; state.WR_ACTIVE ; state.WR_IDLE ;
+-----------------+--------------+--------------+--------------+---------------+----------------+---------------+-----------------+---------------+
; state.WR_IDLE   ; 0            ; 0            ; 0            ; 0             ; 0              ; 0             ; 0               ; 0             ;
; state.WR_ACTIVE ; 0            ; 0            ; 0            ; 0             ; 0              ; 0             ; 1               ; 1             ;
; state.WR_TRCD   ; 0            ; 0            ; 0            ; 0             ; 0              ; 1             ; 0               ; 1             ;
; state.WR_WRITE  ; 0            ; 0            ; 0            ; 0             ; 1              ; 0             ; 0               ; 1             ;
; state.WR_DATA   ; 0            ; 0            ; 0            ; 1             ; 0              ; 0             ; 0               ; 1             ;
; state.WR_PRE    ; 0            ; 0            ; 1            ; 0             ; 0              ; 0             ; 0               ; 1             ;
; state.WR_TRP    ; 0            ; 1            ; 0            ; 0             ; 0              ; 0             ; 0               ; 1             ;
; state.WR_END    ; 1            ; 0            ; 0            ; 0             ; 0              ; 0             ; 0               ; 1             ;
+-----------------+--------------+--------------+--------------+---------------+----------------+---------------+-----------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|state                                                         ;
+-----------------+--------------+--------------+--------------+---------------+-------------+---------------+---------------+-----------------+---------------+
; Name            ; state.RD_END ; state.RD_TRP ; state.RD_PRE ; state.RD_DATA ; state.RD_CL ; state.RD_READ ; state.RD_TRCD ; state.RD_ACTIVE ; state.RD_IDLE ;
+-----------------+--------------+--------------+--------------+---------------+-------------+---------------+---------------+-----------------+---------------+
; state.RD_IDLE   ; 0            ; 0            ; 0            ; 0             ; 0           ; 0             ; 0             ; 0               ; 0             ;
; state.RD_ACTIVE ; 0            ; 0            ; 0            ; 0             ; 0           ; 0             ; 0             ; 1               ; 1             ;
; state.RD_TRCD   ; 0            ; 0            ; 0            ; 0             ; 0           ; 0             ; 1             ; 0               ; 1             ;
; state.RD_READ   ; 0            ; 0            ; 0            ; 0             ; 0           ; 1             ; 0             ; 0               ; 1             ;
; state.RD_CL     ; 0            ; 0            ; 0            ; 0             ; 1           ; 0             ; 0             ; 0               ; 1             ;
; state.RD_DATA   ; 0            ; 0            ; 0            ; 1             ; 0           ; 0             ; 0             ; 0               ; 1             ;
; state.RD_PRE    ; 0            ; 0            ; 1            ; 0             ; 0           ; 0             ; 0             ; 0               ; 1             ;
; state.RD_TRP    ; 0            ; 1            ; 0            ; 0             ; 0           ; 0             ; 0             ; 0               ; 1             ;
; state.RD_END    ; 1            ; 0            ; 0            ; 0             ; 0           ; 0             ; 0             ; 0               ; 1             ;
+-----------------+--------------+--------------+--------------+---------------+-------------+---------------+---------------+-----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|state               ;
+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+
; Name            ; state.AREF_END ; state.AREF_TRFC ; state.AREF_AR ; state.AREF_TRP ; state.AREF_PRE ; state.AREF_IDLE ;
+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+
; state.AREF_IDLE ; 0              ; 0               ; 0             ; 0              ; 0              ; 0               ;
; state.AREF_PRE  ; 0              ; 0               ; 0             ; 0              ; 1              ; 1               ;
; state.AREF_TRP  ; 0              ; 0               ; 0             ; 1              ; 0              ; 1               ;
; state.AREF_AR   ; 0              ; 0               ; 1             ; 0              ; 0              ; 1               ;
; state.AREF_TRFC ; 0              ; 1               ; 0             ; 0              ; 0              ; 1               ;
; state.AREF_END  ; 1              ; 0               ; 0             ; 0              ; 0              ; 1               ;
+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|state ;
+----------------+----------------+------------+-------------+-------------+---------------------------------+
; Name           ; state.AUTO_REF ; state.READ ; state.WRITE ; state.ARBIT ; state.IDLE                      ;
+----------------+----------------+------------+-------------+-------------+---------------------------------+
; state.IDLE     ; 0              ; 0          ; 0           ; 0           ; 0                               ;
; state.ARBIT    ; 0              ; 0          ; 0           ; 1           ; 1                               ;
; state.WRITE    ; 0              ; 0          ; 1           ; 0           ; 1                               ;
; state.READ     ; 0              ; 1          ; 0           ; 0           ; 1                               ;
; state.AUTO_REF ; 1              ; 0          ; 0           ; 0           ; 1                               ;
+----------------+----------------+------------+-------------+-------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|state                                                  ;
+-----------------+----------------+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+
; Name            ; state.INIT_END ; state.INIT_TMRD ; state.INIT_MRS ; state.INIT_TRFC ; state.INIT_AR ; state.INIT_TRP ; state.INIT_PRE ; state.INIT_IDLE ;
+-----------------+----------------+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+
; state.INIT_IDLE ; 0              ; 0               ; 0              ; 0               ; 0             ; 0              ; 0              ; 0               ;
; state.INIT_PRE  ; 0              ; 0               ; 0              ; 0               ; 0             ; 0              ; 1              ; 1               ;
; state.INIT_TRP  ; 0              ; 0               ; 0              ; 0               ; 0             ; 1              ; 0              ; 1               ;
; state.INIT_AR   ; 0              ; 0               ; 0              ; 0               ; 1             ; 0              ; 0              ; 1               ;
; state.INIT_TRFC ; 0              ; 0               ; 0              ; 1               ; 0             ; 0              ; 0              ; 1               ;
; state.INIT_MRS  ; 0              ; 0               ; 1              ; 0               ; 0             ; 0              ; 0              ; 1               ;
; state.INIT_TMRD ; 0              ; 1               ; 0              ; 0               ; 0             ; 0              ; 0              ; 1               ;
; state.INIT_END  ; 1              ; 0               ; 0              ; 0               ; 0             ; 0              ; 0              ; 1               ;
+-----------------+----------------+-----------------+----------------+-----------------+---------------+----------------+----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                          ; Reason for Removal                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_cmd[3]                                                                           ; Stuck at GND due to stuck port data_in                                                              ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_cmd[3]                                                                           ; Stuck at GND due to stuck port data_in                                                              ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_cmd[3]                                                                     ; Stuck at GND due to stuck port data_in                                                              ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_ba[0,1]                                                                    ; Stuck at VCC due to stuck port data_in                                                              ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_addr[0..12]                                                                ; Stuck at VCC due to stuck port data_in                                                              ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_cmd[3]                                                                     ; Stuck at GND due to stuck port data_in                                                              ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_addr[0..2,4,5]                                                             ; Stuck at VCC due to stuck port data_in                                                              ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10] ; Lost fanout                                                                                         ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10] ; Lost fanout                                                                                         ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                         ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                         ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|wr_ack_reg                                                                                                 ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_en          ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_ba[0]                                                                      ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_ba[1]       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_addr[3,6..12]                                                              ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_ba[1]       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[0]                                                                                           ; Stuck at GND due to stuck port data_in                                                              ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[0]                                                                                           ; Stuck at GND due to stuck port data_in                                                              ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[1..23]                                                                                       ; Stuck at GND due to stuck port data_in                                                              ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[1..23]                                                                                       ; Stuck at GND due to stuck port data_in                                                              ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_ba[0]                                                                            ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_ba[1]             ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[0..9,11]                                                              ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[12]    ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[1..9,11,12]                                                           ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[0]     ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_ba[0]                                                                            ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_ba[1]             ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[12]                                                                   ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_ba[1]             ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_ba[1]                                                                            ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[0]     ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|aref_en                                                                       ; Merged with SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|state.AUTO_REF ;
; Total Number of Removed Registers = 113                                                                                                                ;                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                         ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[0] ; Stuck at GND              ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[23], ;
;                                                              ; due to stuck port data_in ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[22], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[21], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[20], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[19], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[18], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[17], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[16], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[15], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[14], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[13], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[12], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[11], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[10], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[9],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[8],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[7],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[6],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[5],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[4],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[3],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[2],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_wr_addr[1]   ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[0] ; Stuck at GND              ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[23], ;
;                                                              ; due to stuck port data_in ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[22], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[21], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[20], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[19], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[18], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[17], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[16], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[15], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[14], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[13], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[12], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[11], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[10], ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[9],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[8],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[7],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[6],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[5],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[4],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[3],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[2],  ;
;                                                              ;                           ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_rd_addr[1]   ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1851  ;
; Number of registers using Synchronous Clear  ; 137   ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 1001  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 667   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart_tx:uart_tx_inst|tx                                                                                                                                                                                                                                  ; 2       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_cmd[1]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_cmd[1]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_cmd[1]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_cmd[1]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_cmd[2]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_cmd[2]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_cmd[2]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_cmd[2]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_cmd[0]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_cmd[0]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_cmd[0]                                                                                                                                                                             ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|aref_cmd[0]                                                                                                                                                                       ; 1       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|init_ba[1]                                                                                                                                                                        ; 2       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_ba[1]                                                                                                                                                                              ; 3       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[0]                                                                                                                                                                      ; 3       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_sdram_addr[10]                                                                                                                                                                     ; 2       ;
; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_addr[10]                                                                                                                                                                     ; 2       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                           ; 7       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                           ; 8       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                           ; 7       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                              ; 4       ;
; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                                                                                             ; 2       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                           ; 6       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                              ; 5       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                              ; 5       ;
; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                                                                                             ; 2       ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                              ; 4       ;
; uart_rx:uart_rx_inst|rx_reg1                                                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 45                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|cnt_aref[0]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|cnt_clk[5]       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|cnt_clk[9]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST|cnt_clk[2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST|cnt_clk[0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |UART_SDRAM|cnt_wait[0]                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|Selector10 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |UART_SDRAM|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST|Selector6  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                      ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                      ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |UART_SDRAM ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; UART_BPS       ; 00000000000000000010010110000000 ; Unsigned Binary        ;
; CLK_FREQ       ; 00000010111110101111000010000000 ; Unsigned Binary        ;
; DATA_NUM       ; 00000000000000000000000000001010 ; Unsigned Binary        ;
; WAIT_MAX       ; 00000000000000000000001011101110 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_gen ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 833                       ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; clk_gen_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; UART_BPS       ; 00000000000000000010010110000000 ; Unsigned Binary ;
; CLK_FREQ       ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                             ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                   ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                   ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                          ;
; CBXI_PARAMETER          ; dcfifo_5fk1  ; Untyped                                                                                          ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                             ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                   ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                   ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                          ;
; CBXI_PARAMETER          ; dcfifo_5fk1  ; Untyped                                                                                          ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST ;
+----------------+-----------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                             ;
+----------------+-----------------+----------------------------------------------------------------------------------+
; INIT_IDLE      ; 00000001        ; Unsigned Binary                                                                  ;
; INIT_PRE       ; 00000010        ; Unsigned Binary                                                                  ;
; INIT_TRP       ; 00000100        ; Unsigned Binary                                                                  ;
; INIT_AR        ; 00001000        ; Unsigned Binary                                                                  ;
; INIT_TRFC      ; 00010000        ; Unsigned Binary                                                                  ;
; INIT_MRS       ; 00100000        ; Unsigned Binary                                                                  ;
; INIT_TMRD      ; 01000000        ; Unsigned Binary                                                                  ;
; INIT_END       ; 10000000        ; Unsigned Binary                                                                  ;
; TRP            ; 010             ; Unsigned Binary                                                                  ;
; TRFC           ; 111             ; Unsigned Binary                                                                  ;
; TMRD           ; 011             ; Unsigned Binary                                                                  ;
; CNT_200US_MAX  ; 100111000100000 ; Unsigned Binary                                                                  ;
; NOP            ; 0111            ; Unsigned Binary                                                                  ;
; PRE_CHARGE     ; 0010            ; Unsigned Binary                                                                  ;
; AUTO_REF       ; 0001            ; Unsigned Binary                                                                  ;
; M_REG_SET      ; 0000            ; Unsigned Binary                                                                  ;
+----------------+-----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; IDLE           ; 00001 ; Unsigned Binary                                                                              ;
; ARBIT          ; 00010 ; Unsigned Binary                                                                              ;
; WRITE          ; 00100 ; Unsigned Binary                                                                              ;
; READ           ; 01000 ; Unsigned Binary                                                                              ;
; AUTO_REF       ; 10000 ; Unsigned Binary                                                                              ;
; NOP            ; 0111  ; Unsigned Binary                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST ;
+----------------+------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                  ;
+----------------+------------+---------------------------------------------------------------------------------------+
; AREF_CYCLE     ; 1011101101 ; Unsigned Binary                                                                       ;
; TRP            ; 010        ; Unsigned Binary                                                                       ;
; TRFC           ; 111        ; Unsigned Binary                                                                       ;
; AREF_IDLE      ; 000001     ; Unsigned Binary                                                                       ;
; AREF_PRE       ; 000010     ; Unsigned Binary                                                                       ;
; AREF_TRP       ; 000100     ; Unsigned Binary                                                                       ;
; AREF_AR        ; 001000     ; Unsigned Binary                                                                       ;
; AREF_TRFC      ; 010000     ; Unsigned Binary                                                                       ;
; AREF_END       ; 100000     ; Unsigned Binary                                                                       ;
; NOP            ; 0111       ; Unsigned Binary                                                                       ;
; PRE_CHARGE     ; 0010       ; Unsigned Binary                                                                       ;
; AUTO_REF       ; 0001       ; Unsigned Binary                                                                       ;
+----------------+------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                               ;
+----------------+-----------+------------------------------------------------------------------------------------+
; RD_IDLE        ; 000000001 ; Unsigned Binary                                                                    ;
; RD_ACTIVE      ; 000000010 ; Unsigned Binary                                                                    ;
; RD_TRCD        ; 000000100 ; Unsigned Binary                                                                    ;
; RD_READ        ; 000001000 ; Unsigned Binary                                                                    ;
; RD_CL          ; 000010000 ; Unsigned Binary                                                                    ;
; RD_DATA        ; 000100000 ; Unsigned Binary                                                                    ;
; RD_PRE         ; 001000000 ; Unsigned Binary                                                                    ;
; RD_TRP         ; 010000000 ; Unsigned Binary                                                                    ;
; RD_END         ; 100000000 ; Unsigned Binary                                                                    ;
; TRP            ; 010       ; Unsigned Binary                                                                    ;
; TRCD           ; 010       ; Unsigned Binary                                                                    ;
; CL             ; 011       ; Unsigned Binary                                                                    ;
; NOP            ; 0111      ; Unsigned Binary                                                                    ;
; PRE_CHARGE     ; 0010      ; Unsigned Binary                                                                    ;
; ACTIVE         ; 0011      ; Unsigned Binary                                                                    ;
; READ           ; 0101      ; Unsigned Binary                                                                    ;
; BURST_STOP     ; 0110      ; Unsigned Binary                                                                    ;
+----------------+-----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST ;
+----------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                ;
+----------------+----------+-------------------------------------------------------------------------------------+
; WR_IDLE        ; 00000001 ; Unsigned Binary                                                                     ;
; WR_ACTIVE      ; 00000010 ; Unsigned Binary                                                                     ;
; WR_TRCD        ; 00000100 ; Unsigned Binary                                                                     ;
; WR_WRITE       ; 00001000 ; Unsigned Binary                                                                     ;
; WR_DATA        ; 00010000 ; Unsigned Binary                                                                     ;
; WR_PRE         ; 00100000 ; Unsigned Binary                                                                     ;
; WR_TRP         ; 01000000 ; Unsigned Binary                                                                     ;
; WR_END         ; 10000000 ; Unsigned Binary                                                                     ;
; TRP            ; 010      ; Unsigned Binary                                                                     ;
; TRCD           ; 010      ; Unsigned Binary                                                                     ;
; NOP            ; 0111     ; Unsigned Binary                                                                     ;
; PRE_CHARGE     ; 0010     ; Unsigned Binary                                                                     ;
; ACTIVE         ; 0011     ; Unsigned Binary                                                                     ;
; WRITE          ; 0100     ; Unsigned Binary                                                                     ;
; BURST_STOP     ; 0110     ; Unsigned Binary                                                                     ;
+----------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; UART_BPS       ; 00000000000000000010010110000000 ; Unsigned Binary ;
; CLK_FREQ       ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_READ:FIFO_READ_INST ;
+----------------+---------------+--------------------------------------+
; Parameter Name ; Value         ; Type                                 ;
+----------------+---------------+--------------------------------------+
; BAUD_CNT_MAX   ; 1010001010111 ; Unsigned Binary                      ;
+----------------+---------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                       ;
; CBXI_PARAMETER          ; scfifo_un21  ; Untyped                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 68                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 68                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 230                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 68                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; clk_gen:clk_gen_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                            ;
; Entity Instance            ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                   ;
;     -- LPM_WIDTH           ; 16                                                                                           ;
;     -- LPM_NUMWORDS        ; 1024                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                          ;
;     -- USE_EAB             ; ON                                                                                           ;
; Entity Instance            ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                   ;
;     -- LPM_WIDTH           ; 16                                                                                           ;
;     -- LPM_NUMWORDS        ; 1024                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                          ;
;     -- USE_EAB             ; ON                                                                                           ;
+----------------------------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                           ;
+----------------------------+---------------------------------------------------------------------------+
; Name                       ; Value                                                                     ;
+----------------------------+---------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                         ;
; Entity Instance            ; FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                              ;
;     -- lpm_width           ; 8                                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                       ;
;     -- USE_EAB             ; ON                                                                        ;
+----------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_READ:FIFO_READ_INST"                                                                                                                                                                     ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; brust_len       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; brust_len[9..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; brust_len[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; brust_len[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; brust_len[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; brust_len[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd" ;
+---------+--------+----------+--------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                            ;
+---------+--------+----------+--------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Explicitly unconnected                                             ;
+---------+--------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr" ;
+---------+--------+----------+--------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                            ;
+---------+--------+----------+--------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                                             ;
+---------+--------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:SDRAM_INST"                                                                                                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_fifo_wr_data[15..8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_wr_b_addr        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_wr_e_addr        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; sdram_wr_e_addr[23..4] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_wr_e_addr[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sdram_wr_e_addr[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_wr_e_addr[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sdram_wr_e_addr[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wr_burst_len           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wr_burst_len[9..4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wr_burst_len[3]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; wr_burst_len[2]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wr_burst_len[1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; wr_burst_len[0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_rd_b_addr        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_rd_e_addr        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; sdram_rd_e_addr[23..4] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_rd_e_addr[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sdram_rd_e_addr[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_rd_e_addr[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sdram_rd_e_addr[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_burst_len           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_burst_len[9..4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_burst_len[3]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rd_burst_len[2]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_burst_len[1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rd_burst_len[0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_fifo_rd_data        ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "rd_fifo_rd_data[15..8]" have no fanouts                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 68                  ; 68               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; cycloneiii_ff         ; 575                         ;
;     CLR               ; 353                         ;
;     CLR SCLR          ; 89                          ;
;     ENA               ; 30                          ;
;     ENA CLR           ; 101                         ;
;     plain             ; 2                           ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 668                         ;
;     arith             ; 183                         ;
;         2 data inputs ; 146                         ;
;         3 data inputs ; 37                          ;
;     normal            ; 485                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 97                          ;
;         4 data inputs ; 286                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                        ; Details ;
+-------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[0]~0                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[0]~0                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[10]~1                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[10]~1                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[11]~2                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[11]~2                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[12]~3                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[12]~3                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[13]~4                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[13]~4                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[14]~5                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[14]~5                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[15]~6                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[15]~6                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[1]~7                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[1]~7                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[2]~8                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[2]~8                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[3]~9                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[3]~9                                                                    ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[4]~10                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[4]~10                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[5]~11                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[5]~11                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[6]~12                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[6]~12                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[7]~13                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[7]~13                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[8]~14                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[8]~14                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[9]~15                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_sdram_data[9]~15                                                                   ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|rdreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_READ:FIFO_READ_INST|rd_en                                                                                                                           ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|rdreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_READ:FIFO_READ_INST|rd_en                                                                                                                           ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_ack~1                                                                              ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT|rd_ack~1                                                                              ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[1]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[1]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[2]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[2]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[3]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[3]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[4]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[4]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[5]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[5]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[6]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[6]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[7]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_data[7]                                                                                                                          ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]  ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|rdreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_ack                                                                                ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|rdreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST|wr_ack                                                                                ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_flag                                                                                                                             ; N/A     ;
; SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|po_flag                                                                                                                             ; N/A     ;
; clk_gen:clk_gen_inst|c1                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1]                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
+-------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Mon Apr 11 16:54:00 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sim/tb_uart_sdram.v
    Info (12023): Found entity 1: TB_UART_SDRAM
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/uart_sdram.v
    Info (12023): Found entity 1: UART_SDRAM
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/fifo_read.v
    Info (12023): Found entity 1: FIFO_READ
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sim/tb_sdram.v
    Info (12023): Found entity 1: TB_SDRAM
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/sdram.v
    Info (12023): Found entity 1: SDRAM
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/sdram_fifo.v
    Info (12023): Found entity 1: SDRAM_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sim/tb_sdram_ctrl.v
    Info (12023): Found entity 1: TB_SDRAM_CTRL
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/sdram_ctrl.v
    Info (12023): Found entity 1: SDRAM_CTRL
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/sdram_arbit.v
    Info (12023): Found entity 1: SDRAM_ARBIT
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sim/tb_sdram_rd.v
    Info (12023): Found entity 1: TB_SDRAM_RD
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/sdram_rd.v
    Info (12023): Found entity 1: SDRAM_RD
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sim/tb_sdram_wr.v
    Info (12023): Found entity 1: TB_SDRAM_WR
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/sdram_wr.v
    Info (12023): Found entity 1: SDRAM_WR
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sim/tb_sdram_aref.v
    Info (12023): Found entity 1: TB_SDRAM_AREF
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/sdram_aref.v
    Info (12023): Found entity 1: SDRAM_AREF
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sim/tb_sdram_init.v
    Info (12023): Found entity 1: TB_SDRAM_INIT
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/rtl/sdram_init.v
    Info (12023): Found entity 1: SDRAM_INIT
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v
    Info (12023): Found entity 1: clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/sdram_fifo/sdram_fifo.v
    Info (12023): Found entity 1: sdram_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/read_fifo/read_fifo.v
    Info (12023): Found entity 1: read_fifo
Warning (10236): Verilog HDL Implicit Net warning at UART_SDRAM.v(72): created implicit net for "rst_n_lock"
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(15): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(15): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "UART_SDRAM" for the top level hierarchy
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:clk_gen_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clk_gen:clk_gen_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_gen:clk_gen_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "833"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_gen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v
    Info (12023): Found entity 1: clk_gen_altpll
Info (12128): Elaborating entity "clk_gen_altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated"
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx_inst"
Warning (10230): Verilog HDL assignment warning at uart_rx.v(111): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "SDRAM" for hierarchy "SDRAM:SDRAM_INST"
Info (12128): Elaborating entity "SDRAM_FIFO" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST"
Info (12128): Elaborating entity "sdram_fifo" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr"
Info (12128): Elaborating entity "dcfifo" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5fk1.tdf
    Info (12023): Found entity 1: dcfifo_5fk1
Info (12128): Elaborating entity "dcfifo_5fk1" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf
    Info (12023): Found entity 1: altsyncram_em31
Info (12128): Elaborating entity "altsyncram_em31" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_em31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|cmpr_o76:rdempty_eq_comp"
Info (12128): Elaborating entity "SDRAM_CTRL" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST"
Info (12128): Elaborating entity "SDRAM_INIT" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST"
Info (12128): Elaborating entity "SDRAM_ARBIT" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST"
Info (12128): Elaborating entity "SDRAM_AREF" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST"
Info (12128): Elaborating entity "SDRAM_RD" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT"
Info (12128): Elaborating entity "SDRAM_WR" for hierarchy "SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_tx_inst"
Info (12128): Elaborating entity "FIFO_READ" for hierarchy "FIFO_READ:FIFO_READ_INST"
Info (12128): Elaborating entity "read_fifo" for hierarchy "FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_un21.tdf
    Info (12023): Found entity 1: scfifo_un21
Info (12128): Elaborating entity "scfifo_un21" for hierarchy "FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5u21.tdf
    Info (12023): Found entity 1: a_dpfifo_5u21
Info (12128): Elaborating entity "a_dpfifo_5u21" for hierarchy "FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf
    Info (12023): Found entity 1: a_fefifo_jaf
Info (12128): Elaborating entity "a_fefifo_jaf" for hierarchy "FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|a_fefifo_jaf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf
    Info (12023): Found entity 1: cntr_op7
Info (12128): Elaborating entity "cntr_op7" for hierarchy "FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_d811.tdf
    Info (12023): Found entity 1: dpram_d811
Info (12128): Elaborating entity "dpram_d811" for hierarchy "FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|dpram_d811:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3k1.tdf
    Info (12023): Found entity 1: altsyncram_c3k1
Info (12128): Elaborating entity "altsyncram_c3k1" for hierarchy "FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf
    Info (12023): Found entity 1: cntr_cpb
Info (12128): Elaborating entity "cntr_cpb" for hierarchy "FIFO_READ:FIFO_READ_INST|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:rd_ptr_count"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l124.tdf
    Info (12023): Found entity 1: altsyncram_l124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf
    Info (12023): Found entity 1: cntr_pgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2022.04.11.16:54:14 Progress: Loading sld8c825f5d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
    Warning (13410): Pin "sdram_cs_n" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/FPGA_learning/Library/SDRAM/quartusprj/output_files/sdram.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 169 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2601 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 25 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2444 logic cells
    Info (21064): Implemented 108 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4959 megabytes
    Info: Processing ended: Mon Apr 11 16:54:24 2022
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/FPGA_learning/Library/SDRAM/quartusprj/output_files/sdram.map.smsg.


