#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fae98c138b0 .scope module, "testFullAdder4bit" "testFullAdder4bit" 2 5;
 .timescale -9 -12;
v0x7fae98c2b750_0 .var "a", 4 0;
v0x7fae98c2b7e0_0 .var "b", 4 0;
v0x7fae98c2b870_0 .net "carryout", 0 0, L_0x7fae98c2db00;  1 drivers
v0x7fae98c2b940_0 .net "overflow", 0 0, L_0x7fae98c2e1d0;  1 drivers
v0x7fae98c2b9d0_0 .net "sum", 3 0, L_0x7fae98c2dcb0;  1 drivers
L_0x7fae98c2e2c0 .part v0x7fae98c2b750_0, 0, 4;
L_0x7fae98c2e3c0 .part v0x7fae98c2b7e0_0, 0, 4;
S_0x7fae98c13530 .scope module, "adder" "FullAdder4bit" 2 11, 3 24 0, S_0x7fae98c138b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "a"
    .port_info 4 /INPUT 4 "b"
L_0x10f383050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fae98c2e1d0/d .functor AND 1, L_0x7fae98c2db00, L_0x10f383050, C4<1>, C4<1>;
L_0x7fae98c2e1d0 .delay 1 (50000,50000,50000) L_0x7fae98c2e1d0/d;
v0x7fae98c2af90_0 .net/2s *"_s27", 0 0, L_0x10f383050;  1 drivers
v0x7fae98c2b050_0 .net "a", 3 0, L_0x7fae98c2e2c0;  1 drivers
v0x7fae98c2b0f0_0 .net "b", 3 0, L_0x7fae98c2e3c0;  1 drivers
L_0x10f383008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fae98c2b190_0 .net "carryin", 0 0, L_0x10f383008;  1 drivers
v0x7fae98c2b240_0 .net "carryout", 0 0, L_0x7fae98c2db00;  alias, 1 drivers
v0x7fae98c2b310_0 .net "carryout_0", 0 0, L_0x7fae98c2c0b0;  1 drivers
v0x7fae98c2b3e0_0 .net "carryout_1", 0 0, L_0x7fae98c2c960;  1 drivers
v0x7fae98c2b4b0_0 .net "carryout_2", 0 0, L_0x7fae98c2d270;  1 drivers
v0x7fae98c2b580_0 .net "overflow", 0 0, L_0x7fae98c2e1d0;  alias, 1 drivers
v0x7fae98c2b690_0 .net "sum", 3 0, L_0x7fae98c2dcb0;  alias, 1 drivers
L_0x7fae98c2c230 .part L_0x7fae98c2e2c0, 0, 1;
L_0x7fae98c2c370 .part L_0x7fae98c2e3c0, 0, 1;
L_0x7fae98c2cb20 .part L_0x7fae98c2e2c0, 1, 1;
L_0x7fae98c2cc60 .part L_0x7fae98c2e3c0, 1, 1;
L_0x7fae98c2d420 .part L_0x7fae98c2e2c0, 2, 1;
L_0x7fae98c2d530 .part L_0x7fae98c2e3c0, 2, 1;
L_0x7fae98c2dcb0 .concat8 [ 1 1 1 1], L_0x7fae98c2bef0, L_0x7fae98c2c820, L_0x7fae98c2d130, L_0x7fae98c2d9c0;
L_0x7fae98c2df40 .part L_0x7fae98c2e2c0, 3, 1;
L_0x7fae98c2e060 .part L_0x7fae98c2e3c0, 3, 1;
S_0x7fae98c179e0 .scope module, "fa1" "FullAdder1bit" 3 39, 3 6 0, S_0x7fae98c13530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x7fae98c2bae0/d .functor XOR 1, L_0x7fae98c2c230, L_0x7fae98c2c370, C4<0>, C4<0>;
L_0x7fae98c2bae0 .delay 1 (50000,50000,50000) L_0x7fae98c2bae0/d;
L_0x7fae98c2bbf0/d .functor AND 1, L_0x7fae98c2c230, L_0x7fae98c2c370, C4<1>, C4<1>;
L_0x7fae98c2bbf0 .delay 1 (50000,50000,50000) L_0x7fae98c2bbf0/d;
L_0x7fae98c2bdb0/d .functor AND 1, L_0x10f383008, L_0x7fae98c2bae0, C4<1>, C4<1>;
L_0x7fae98c2bdb0 .delay 1 (50000,50000,50000) L_0x7fae98c2bdb0/d;
L_0x7fae98c2bef0/d .functor XOR 1, L_0x10f383008, L_0x7fae98c2bae0, C4<0>, C4<0>;
L_0x7fae98c2bef0 .delay 1 (50000,50000,50000) L_0x7fae98c2bef0/d;
L_0x7fae98c2c0b0/d .functor OR 1, L_0x7fae98c2bdb0, L_0x7fae98c2bbf0, C4<0>, C4<0>;
L_0x7fae98c2c0b0 .delay 1 (50000,50000,50000) L_0x7fae98c2c0b0/d;
v0x7fae98c14840_0 .net "a", 0 0, L_0x7fae98c2c230;  1 drivers
v0x7fae98c292c0_0 .net "aandb", 0 0, L_0x7fae98c2bbf0;  1 drivers
v0x7fae98c29360_0 .net "axorb", 0 0, L_0x7fae98c2bae0;  1 drivers
v0x7fae98c293f0_0 .net "axorb_and_c", 0 0, L_0x7fae98c2bdb0;  1 drivers
v0x7fae98c29490_0 .net "b", 0 0, L_0x7fae98c2c370;  1 drivers
v0x7fae98c29570_0 .net "carryin", 0 0, L_0x10f383008;  alias, 1 drivers
v0x7fae98c29610_0 .net "carryout", 0 0, L_0x7fae98c2c0b0;  alias, 1 drivers
v0x7fae98c296b0_0 .net "sum", 0 0, L_0x7fae98c2bef0;  1 drivers
S_0x7fae98c297d0 .scope module, "fa2" "FullAdder1bit" 3 40, 3 6 0, S_0x7fae98c13530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x7fae98c2c410/d .functor XOR 1, L_0x7fae98c2cb20, L_0x7fae98c2cc60, C4<0>, C4<0>;
L_0x7fae98c2c410 .delay 1 (50000,50000,50000) L_0x7fae98c2c410/d;
L_0x7fae98c2c4e0/d .functor AND 1, L_0x7fae98c2cb20, L_0x7fae98c2cc60, C4<1>, C4<1>;
L_0x7fae98c2c4e0 .delay 1 (50000,50000,50000) L_0x7fae98c2c4e0/d;
L_0x7fae98c2c6a0/d .functor AND 1, L_0x7fae98c2c0b0, L_0x7fae98c2c410, C4<1>, C4<1>;
L_0x7fae98c2c6a0 .delay 1 (50000,50000,50000) L_0x7fae98c2c6a0/d;
L_0x7fae98c2c820/d .functor XOR 1, L_0x7fae98c2c0b0, L_0x7fae98c2c410, C4<0>, C4<0>;
L_0x7fae98c2c820 .delay 1 (50000,50000,50000) L_0x7fae98c2c820/d;
L_0x7fae98c2c960/d .functor OR 1, L_0x7fae98c2c6a0, L_0x7fae98c2c4e0, C4<0>, C4<0>;
L_0x7fae98c2c960 .delay 1 (50000,50000,50000) L_0x7fae98c2c960/d;
v0x7fae98c29a00_0 .net "a", 0 0, L_0x7fae98c2cb20;  1 drivers
v0x7fae98c29a90_0 .net "aandb", 0 0, L_0x7fae98c2c4e0;  1 drivers
v0x7fae98c29b30_0 .net "axorb", 0 0, L_0x7fae98c2c410;  1 drivers
v0x7fae98c29be0_0 .net "axorb_and_c", 0 0, L_0x7fae98c2c6a0;  1 drivers
v0x7fae98c29c80_0 .net "b", 0 0, L_0x7fae98c2cc60;  1 drivers
v0x7fae98c29d60_0 .net "carryin", 0 0, L_0x7fae98c2c0b0;  alias, 1 drivers
v0x7fae98c29df0_0 .net "carryout", 0 0, L_0x7fae98c2c960;  alias, 1 drivers
v0x7fae98c29e80_0 .net "sum", 0 0, L_0x7fae98c2c820;  1 drivers
S_0x7fae98c29fa0 .scope module, "fa3" "FullAdder1bit" 3 41, 3 6 0, S_0x7fae98c13530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x7fae98c2cd40/d .functor XOR 1, L_0x7fae98c2d420, L_0x7fae98c2d530, C4<0>, C4<0>;
L_0x7fae98c2cd40 .delay 1 (50000,50000,50000) L_0x7fae98c2cd40/d;
L_0x7fae98c2cdf0/d .functor AND 1, L_0x7fae98c2d420, L_0x7fae98c2d530, C4<1>, C4<1>;
L_0x7fae98c2cdf0 .delay 1 (50000,50000,50000) L_0x7fae98c2cdf0/d;
L_0x7fae98c2cfb0/d .functor AND 1, L_0x7fae98c2c960, L_0x7fae98c2cd40, C4<1>, C4<1>;
L_0x7fae98c2cfb0 .delay 1 (50000,50000,50000) L_0x7fae98c2cfb0/d;
L_0x7fae98c2d130/d .functor XOR 1, L_0x7fae98c2c960, L_0x7fae98c2cd40, C4<0>, C4<0>;
L_0x7fae98c2d130 .delay 1 (50000,50000,50000) L_0x7fae98c2d130/d;
L_0x7fae98c2d270/d .functor OR 1, L_0x7fae98c2cfb0, L_0x7fae98c2cdf0, C4<0>, C4<0>;
L_0x7fae98c2d270 .delay 1 (50000,50000,50000) L_0x7fae98c2d270/d;
v0x7fae98c2a1f0_0 .net "a", 0 0, L_0x7fae98c2d420;  1 drivers
v0x7fae98c2a290_0 .net "aandb", 0 0, L_0x7fae98c2cdf0;  1 drivers
v0x7fae98c2a330_0 .net "axorb", 0 0, L_0x7fae98c2cd40;  1 drivers
v0x7fae98c2a3e0_0 .net "axorb_and_c", 0 0, L_0x7fae98c2cfb0;  1 drivers
v0x7fae98c2a480_0 .net "b", 0 0, L_0x7fae98c2d530;  1 drivers
v0x7fae98c2a560_0 .net "carryin", 0 0, L_0x7fae98c2c960;  alias, 1 drivers
v0x7fae98c2a5f0_0 .net "carryout", 0 0, L_0x7fae98c2d270;  alias, 1 drivers
v0x7fae98c2a680_0 .net "sum", 0 0, L_0x7fae98c2d130;  1 drivers
S_0x7fae98c2a7a0 .scope module, "fa4" "FullAdder1bit" 3 42, 3 6 0, S_0x7fae98c13530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x7fae98c2d5d0/d .functor XOR 1, L_0x7fae98c2df40, L_0x7fae98c2e060, C4<0>, C4<0>;
L_0x7fae98c2d5d0 .delay 1 (50000,50000,50000) L_0x7fae98c2d5d0/d;
L_0x7fae98c2d680/d .functor AND 1, L_0x7fae98c2df40, L_0x7fae98c2e060, C4<1>, C4<1>;
L_0x7fae98c2d680 .delay 1 (50000,50000,50000) L_0x7fae98c2d680/d;
L_0x7fae98c2d840/d .functor AND 1, L_0x7fae98c2d270, L_0x7fae98c2d5d0, C4<1>, C4<1>;
L_0x7fae98c2d840 .delay 1 (50000,50000,50000) L_0x7fae98c2d840/d;
L_0x7fae98c2d9c0/d .functor XOR 1, L_0x7fae98c2d270, L_0x7fae98c2d5d0, C4<0>, C4<0>;
L_0x7fae98c2d9c0 .delay 1 (50000,50000,50000) L_0x7fae98c2d9c0/d;
L_0x7fae98c2db00/d .functor OR 1, L_0x7fae98c2d840, L_0x7fae98c2d680, C4<0>, C4<0>;
L_0x7fae98c2db00 .delay 1 (50000,50000,50000) L_0x7fae98c2db00/d;
v0x7fae98c2a9d0_0 .net "a", 0 0, L_0x7fae98c2df40;  1 drivers
v0x7fae98c2aa80_0 .net "aandb", 0 0, L_0x7fae98c2d680;  1 drivers
v0x7fae98c2ab20_0 .net "axorb", 0 0, L_0x7fae98c2d5d0;  1 drivers
v0x7fae98c2abd0_0 .net "axorb_and_c", 0 0, L_0x7fae98c2d840;  1 drivers
v0x7fae98c2ac70_0 .net "b", 0 0, L_0x7fae98c2e060;  1 drivers
v0x7fae98c2ad50_0 .net "carryin", 0 0, L_0x7fae98c2d270;  alias, 1 drivers
v0x7fae98c2ade0_0 .net "carryout", 0 0, L_0x7fae98c2db00;  alias, 1 drivers
v0x7fae98c2ae70_0 .net "sum", 0 0, L_0x7fae98c2d9c0;  1 drivers
    .scope S_0x7fae98c138b0;
T_0 ;
    %vpi_call 2 15 "$dumpfile", "FullAdder4bit.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fae98c138b0 {0 0 0};
    %vpi_call 2 18 "$display", "Testing : " {0 0 0};
    %vpi_call 2 19 "$display", "a  b | sum | expected sum | overflow | expected overflow" {0 0 0};
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7fae98c2b750_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7fae98c2b7e0_0, 0, 5;
    %delay 1000000, 0;
    %load/vec4 v0x7fae98c2b750_0;
    %load/vec4 v0x7fae98c2b7e0_0;
    %add;
    %vpi_call 2 21 "$display", "%d %d | %d |      %d      |    %d     |%d", v0x7fae98c2b750_0, v0x7fae98c2b7e0_0, v0x7fae98c2b9d0_0, S<0,vec4,u5>, v0x7fae98c2b940_0, 32'sb00000000000000000000000000000001 {1 0 0};
    %vpi_call 2 23 "$display", "Testing : " {0 0 0};
    %vpi_call 2 24 "$display", "a  b | sum | expected sum | overflow | expected overflow" {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fae98c2b750_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fae98c2b7e0_0, 0, 5;
    %delay 1000000, 0;
    %load/vec4 v0x7fae98c2b750_0;
    %load/vec4 v0x7fae98c2b7e0_0;
    %add;
    %vpi_call 2 26 "$display", "%d %d | %d |      %d      |    %d     |%d", v0x7fae98c2b750_0, v0x7fae98c2b7e0_0, v0x7fae98c2b9d0_0, S<0,vec4,u5>, v0x7fae98c2b940_0, 32'sb00000000000000000000000000000000 {1 0 0};
    %vpi_call 2 28 "$display", " a  b | sum | overflow | carryout" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fae98c2b750_0, 0, 5;
T_0.0 ;
    %load/vec4 v0x7fae98c2b750_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fae98c2b7e0_0, 0, 5;
T_0.2 ;
    %load/vec4 v0x7fae98c2b7e0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %delay 1000000, 0;
    %vpi_call 2 33 "$display", "%d %d | %d  |    %d     |   %d", v0x7fae98c2b750_0, v0x7fae98c2b7e0_0, v0x7fae98c2b9d0_0, v0x7fae98c2b940_0, v0x7fae98c2b870_0 {0 0 0};
    %load/vec4 v0x7fae98c2b7e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fae98c2b7e0_0, 0, 5;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x7fae98c2b750_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fae98c2b750_0, 0, 5;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "FullAdder4bit.t.v";
    "./adder.v";
