#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: rows36[24][1].Q[0] (.latch at (13,19) clocked by clk)
Endpoint  : out:out[9].outpad[0] (.output at (12,0) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows36[24][1].clk[0] (.latch at (13,19))                                              0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows36[24][1].Q[0] (.latch at (13,19)) [clock-to-output]                              0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:60560 side: (RIGHT,) (13,19))                                                 0.000     0.143
| (CHANY:186092 L4 length:4 (13,19)->(13,22))                                         0.208     0.351
| (CHANX:160667 L4 length:4 (13,20)->(10,20))                                         0.208     0.558
| (IPIN:50965 side: (TOP,) (11,20))                                                   0.130     0.688
| (intra 'clb' routing)                                                               0.075     0.763
n12528.in[4] (.names at (11,20))                                                      0.000     0.763
| (primitive '.names' combinational delay)                                            0.180     0.943
n12528.out[0] (.names at (11,20))                                                     0.000     0.943
| (intra 'clb' routing)                                                               0.040     0.983
| (OPIN:51039 side: (BOTTOM,) (11,20))                                                0.000     0.983
| (CHANX:159594 L4 length:4 (11,19)->(14,19))                                         0.208     1.190
| (CHANY:186715 L16 length:16 (14,19)->(14,4))                                        0.313     1.503
| (CHANX:150960 L16 length:15 (15,11)->(29,11))                                       0.313     1.816
| (CHANX:151072 L4 length:4 (19,11)->(22,11))                                         0.208     2.024
| (IPIN:96207 side: (TOP,) (21,11))                                                   0.130     2.154
| (intra 'clb' routing)                                                               0.075     2.229
CONV_55_DSP_17.out_data[1].in[1] (.names at (21,11))                                  0.000     2.229
| (primitive '.names' combinational delay)                                            0.153     2.382
CONV_55_DSP_17.out_data[1].out[0] (.names at (21,11))                                 0.000     2.382
| (intra 'clb' routing)                                                               0.040     2.422
| (OPIN:96264 side: (RIGHT,) (21,11))                                                 0.000     2.422
| (CHANY:194602 L4 length:4 (21,11)->(21,14))                                         0.208     2.630
| (CHANX:154327 L4 length:4 (21,14)->(18,14))                                         0.208     2.838
| (CHANX:154191 L4 length:4 (17,14)->(14,14))                                         0.208     3.046
| (IPIN:78365 side: (BOTTOM,) (17,15))                                                0.130     3.176
| (intra 'clb' routing)                                                               0.206     3.382
sum50_adder_sumout_cout[2].a[0] (adder at (17,15))                                    0.000     3.382
| (primitive 'adder' combinational delay)                                             0.049     3.431
sum50_adder_sumout_cout[2].cout[0] (adder at (17,15))                                 0.000     3.431
| (intra 'clb' routing)                                                               0.000     3.431
sum50_adder_sumout_cout[3].cin[0] (adder at (17,15))                                  0.000     3.431
| (primitive 'adder' combinational delay)                                             0.026     3.457
sum50_adder_sumout_cout[3].cout[0] (adder at (17,15))                                 0.000     3.457
| (intra 'clb' routing)                                                               0.000     3.457
sum50_adder_sumout_cout[4].cin[0] (adder at (17,15))                                  0.000     3.457
| (primitive 'adder' combinational delay)                                             0.026     3.483
sum50_adder_sumout_cout[4].cout[0] (adder at (17,15))                                 0.000     3.483
| (intra 'clb' routing)                                                               0.000     3.483
sum50_adder_sumout_cout[5].cin[0] (adder at (17,15))                                  0.000     3.483
| (primitive 'adder' combinational delay)                                             0.026     3.508
sum50_adder_sumout_cout[5].cout[0] (adder at (17,15))                                 0.000     3.508
| (intra 'clb' routing)                                                               0.000     3.508
sum50_adder_sumout_cout[6].cin[0] (adder at (17,15))                                  0.000     3.508
| (primitive 'adder' combinational delay)                                             0.026     3.534
sum50_adder_sumout_cout[6].cout[0] (adder at (17,15))                                 0.000     3.534
| (intra 'clb' routing)                                                               0.000     3.534
sum50_adder_sumout_cout[7].cin[0] (adder at (17,15))                                  0.000     3.534
| (primitive 'adder' combinational delay)                                             0.026     3.559
sum50_adder_sumout_cout[7].cout[0] (adder at (17,15))                                 0.000     3.559
| (intra 'clb' routing)                                                               0.000     3.559
sum50_adder_sumout_cout[8].cin[0] (adder at (17,15))                                  0.000     3.559
| (primitive 'adder' combinational delay)                                             0.026     3.585
sum50_adder_sumout_cout[8].cout[0] (adder at (17,15))                                 0.000     3.585
| (intra 'clb' routing)                                                               0.000     3.585
sum50_adder_sumout_cout[9].cin[0] (adder at (17,15))                                  0.000     3.585
| (primitive 'adder' combinational delay)                                             0.026     3.610
sum50_adder_sumout_cout[9].cout[0] (adder at (17,15))                                 0.000     3.610
| (intra 'clb' routing)                                                               0.000     3.610
sum50_adder_sumout_cout[10].cin[0] (adder at (17,15))                                 0.000     3.610
| (primitive 'adder' combinational delay)                                             0.026     3.636
sum50_adder_sumout_cout[10].cout[0] (adder at (17,15))                                0.000     3.636
| (intra 'clb' routing)                                                               0.000     3.636
sum50_adder_sumout_cout[11].cin[0] (adder at (17,15))                                 0.000     3.636
| (primitive 'adder' combinational delay)                                             0.026     3.661
sum50_adder_sumout_cout[11].cout[0] (adder at (17,15))                                0.000     3.661
| (intra 'clb' routing)                                                               0.000     3.661
sum50_adder_sumout_cout[12].cin[0] (adder at (17,15))                                 0.000     3.661
| (primitive 'adder' combinational delay)                                             0.026     3.687
sum50_adder_sumout_cout[12].cout[0] (adder at (17,15))                                0.000     3.687
| (intra 'clb' routing)                                                               0.000     3.687
sum50_adder_sumout_cout[13].cin[0] (adder at (17,15))                                 0.000     3.687
| (primitive 'adder' combinational delay)                                             0.026     3.713
sum50_adder_sumout_cout[13].cout[0] (adder at (17,15))                                0.000     3.713
| (intra 'clb' routing)                                                               0.000     3.713
sum50_adder_sumout_cout[14].cin[0] (adder at (17,15))                                 0.000     3.713
| (primitive 'adder' combinational delay)                                             0.026     3.738
sum50_adder_sumout_cout[14].cout[0] (adder at (17,15))                                0.000     3.738
| (intra 'clb' routing)                                                               0.000     3.738
sum50_adder_sumout_cout[15].cin[0] (adder at (17,15))                                 0.000     3.738
| (primitive 'adder' combinational delay)                                             0.026     3.764
sum50_adder_sumout_cout[15].cout[0] (adder at (17,15))                                0.000     3.764
| (intra 'clb' routing)                                                               0.000     3.764
sum50_adder_sumout_cout[16].cin[0] (adder at (17,15))                                 0.000     3.764
| (primitive 'adder' combinational delay)                                             0.026     3.789
sum50_adder_sumout_cout[16].cout[0] (adder at (17,15))                                0.000     3.789
| (intra 'clb' routing)                                                               0.000     3.789
sum50_adder_sumout_cout[17].cin[0] (adder at (17,15))                                 0.000     3.789
| (primitive 'adder' combinational delay)                                             0.035     3.825
sum50_adder_sumout_cout[17].sumout[0] (adder at (17,15))                              0.000     3.825
| (intra 'clb' routing)                                                               0.040     3.865
| (OPIN:78431 side: (TOP,) (17,15))                                                   0.000     3.865
| (CHANX:155414 L4 length:4 (17,15)->(20,15))                                         0.208     4.072
| (CHANY:192481 L4 length:4 (19,15)->(19,12))                                         0.208     4.280
| (CHANX:153155 L4 length:4 (19,13)->(16,13))                                         0.208     4.488
| (IPIN:78223 side: (BOTTOM,) (17,14))                                                0.130     4.618
| (intra 'clb' routing)                                                               0.206     4.825
C3_RELU_6.in_adder_sumout_cout[17].a[0] (adder at (17,14))                            0.000     4.825
| (primitive 'adder' combinational delay)                                             0.049     4.874
C3_RELU_6.in_adder_sumout_cout[17].cout[0] (adder at (17,14))                         0.000     4.874
| (intra 'clb' routing)                                                               0.000     4.874
C3_RELU_6.in_adder_sumout_cout[18].cin[0] (adder at (17,14))                          0.000     4.874
| (primitive 'adder' combinational delay)                                             0.035     4.910
C3_RELU_6.in_adder_sumout_cout[18].sumout[0] (adder at (17,14))                       0.000     4.910
| (intra 'clb' routing)                                                               0.040     4.949
| (OPIN:78291 side: (BOTTOM,) (17,14))                                                0.000     4.949
| (CHANX:153186 L4 length:4 (17,13)->(20,13))                                         0.208     5.157
| (CHANY:192542 L4 length:4 (19,14)->(19,17))                                         0.208     5.365
| (IPIN:88360 side: (RIGHT,) (19,17))                                                 0.130     5.495
| (intra 'clb' routing)                                                               0.075     5.570
n11607.in[0] (.names at (19,17))                                                      0.000     5.570
| (primitive '.names' combinational delay)                                            0.153     5.723
n11607.out[0] (.names at (19,17))                                                     0.000     5.723
| (intra 'clb' routing)                                                               0.040     5.763
| (OPIN:88426 side: (LEFT,) (19,17))                                                  0.000     5.763
| (CHANY:191423 L4 length:4 (18,17)->(18,14))                                         0.208     5.971
| (CHANX:153137 L4 length:4 (18,13)->(15,13))                                         0.208     6.179
| (CHANX:152987 L4 length:4 (14,13)->(11,13))                                         0.208     6.387
| (IPIN:59607 side: (TOP,) (13,13))                                                   0.130     6.517
| (intra 'clb' routing)                                                               0.075     6.591
n11606.in[4] (.names at (13,13))                                                      0.000     6.591
| (primitive '.names' combinational delay)                                            0.153     6.745
n11606.out[0] (.names at (13,13))                                                     0.000     6.745
| (intra 'clb' routing)                                                               0.115     6.859
out[9].in[5] (.names at (13,13))                                                      0.000     6.859
| (primitive '.names' combinational delay)                                            0.180     7.039
out[9].out[0] (.names at (13,13))                                                     0.000     7.039
| (intra 'clb' routing)                                                               0.040     7.079
| (OPIN:59691 side: (TOP,) (13,13))                                                   0.000     7.079
| (CHANX:152949 L4 length:4 (13,13)->(10,13))                                         0.208     7.287
| (CHANY:181135 L16 length:13 (9,13)->(9,1))                                          0.313     7.599
| (CHANY:181039 L4 length:1 (9,1)->(9,1))                                             0.208     7.807
| (CHANX:138760 L4 length:4 (10,0)->(13,0))                                           0.208     8.015
| (IPIN:52482 side: (TOP,) (12,0))                                                    0.130     8.145
| (intra 'io' routing)                                                                0.014     8.159
out:out[9].outpad[0] (.output at (12,0))                                             -0.000     8.159
data arrival time                                                                               8.159

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -8.159
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -8.159


#Path 2
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 3
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 4
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 5
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 6
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 7
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 8
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 9
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 10
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 11
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 12
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 13
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 14
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 15
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 16
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 17
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 18
Startpoint: ROM_C1.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.data[0] (single_port_ram at (20,4) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.out[0] (single_port_ram at (20,4) clocked by clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                    0.060     0.103
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.data[0] (single_port_ram at (20,4)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                        8.050     8.153
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.out[0] (single_port_ram at (20,4))                        0.000     8.153
data arrival time                                                                                                                    8.153

clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.019     0.024
data required time                                                                                                                   0.024
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.024
data arrival time                                                                                                                   -8.153
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -8.129


#Path 19
Startpoint: ROM_C1.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.data[0] (single_port_ram at (20,4) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.out[0] (single_port_ram at (20,4) clocked by clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                    0.060     0.103
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.data[0] (single_port_ram at (20,4)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                        8.050     8.153
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.out[0] (single_port_ram at (20,4))                        0.000     8.153
data arrival time                                                                                                                    8.153

clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.019     0.024
data required time                                                                                                                   0.024
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.024
data arrival time                                                                                                                   -8.153
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -8.129


#Path 20
Startpoint: ROM_C1.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.data[0] (single_port_ram at (20,4) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.out[0] (single_port_ram at (20,4) clocked by clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                    0.060     0.103
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.data[0] (single_port_ram at (20,4)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                        8.050     8.153
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.out[0] (single_port_ram at (20,4))                        0.000     8.153
data arrival time                                                                                                                    8.153

clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.019     0.024
data required time                                                                                                                   0.024
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.024
data arrival time                                                                                                                   -8.153
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -8.129


#Path 21
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 22
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 23
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 24
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 25
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 26
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 27
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 28
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 29
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 30
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 31
Startpoint: ROM_C1.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.data[0] (single_port_ram at (20,4) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.out[0] (single_port_ram at (20,4) clocked by clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                    0.060     0.103
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.data[0] (single_port_ram at (20,4)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                        8.050     8.153
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.out[0] (single_port_ram at (20,4))                        0.000     8.153
data arrival time                                                                                                                    8.153

clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.019     0.024
data required time                                                                                                                   0.024
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.024
data arrival time                                                                                                                   -8.153
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -8.129


#Path 32
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 33
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 34
Startpoint: ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.data[0] (single_port_ram at (14,13) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.out[0] (single_port_ram at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.data[0] (single_port_ram at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.out[0] (single_port_ram at (14,13))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.clk[0] (single_port_ram at (14,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 35
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                        0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                            8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                        8.153

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                       -8.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.129


#Path 36
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 37
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 38
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 39
Startpoint: ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.data[0] (single_port_ram at (26,19) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.out[0] (single_port_ram at (26,19) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                         0.060     0.103
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.data[0] (single_port_ram at (26,19)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                             8.050     8.153
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.out[0] (single_port_ram at (26,19))                        0.000     8.153
data arrival time                                                                                                                         8.153

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.clk[0] (single_port_ram at (26,19))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                        -8.153
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.129


#Path 40
Startpoint: ROM_C1.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.data[0] (single_port_ram at (20,4) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.out[0] (single_port_ram at (20,4) clocked by clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                    0.060     0.103
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.data[0] (single_port_ram at (20,4)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                        8.050     8.153
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.out[0] (single_port_ram at (20,4))                        0.000     8.153
data arrival time                                                                                                                    8.153

clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.019     0.024
data required time                                                                                                                   0.024
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.024
data arrival time                                                                                                                   -8.153
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -8.129


#Path 41
Startpoint: ROM_C1.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.data[0] (single_port_ram at (20,4) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.out[0] (single_port_ram at (20,4) clocked by clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
| (primitive 'single_port_ram' Tcq_max)                                                                                    0.060     0.103
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.data[0] (single_port_ram at (20,4)) [clock-to-output]     0.000     0.103
| (primitive 'single_port_ram' combinational delay)                                                                        8.050     8.153
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.out[0] (single_port_ram at (20,4))                        0.000     8.153
data arrival time                                                                                                                    8.153

clock clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                     0.042     0.042
| (inter-block routing:global net)                                                                                         0.000     0.042
| (intra 'memory' routing)                                                                                                 0.000     0.042
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram at (20,4))                        0.000     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.019     0.024
data required time                                                                                                                   0.024
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.024
data arrival time                                                                                                                   -8.153
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -8.129


#Path 42
Startpoint: rows35[24][0].Q[0] (.latch at (17,9) clocked by clk)
Endpoint  : out:out[8].outpad[0] (.output at (15,0) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows35[24][0].clk[0] (.latch at (17,9))                                               0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows35[24][0].Q[0] (.latch at (17,9)) [clock-to-output]                               0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:77512 side: (RIGHT,) (17,9))                                                  0.000     0.143
| (CHANY:190055 L4 length:4 (17,9)->(17,6))                                           0.208     0.351
| (CHANX:146547 L4 length:4 (17,7)->(14,7))                                           0.208     0.558
| (CHANX:146415 L4 length:4 (13,7)->(10,7))                                           0.208     0.766
| (IPIN:58703 side: (TOP,) (13,7))                                                    0.130     0.896
| (intra 'clb' routing)                                                               0.075     0.971
n12506.in[4] (.names at (13,7))                                                       0.000     0.971
| (primitive '.names' combinational delay)                                            0.180     1.151
n12506.out[0] (.names at (13,7))                                                      0.000     1.151
| (intra 'clb' routing)                                                               0.040     1.190
| (OPIN:58798 side: (LEFT,) (13,7))                                                   0.000     1.190
| (CHANY:184614 L4 length:4 (12,7)->(12,10))                                          0.208     1.398
| (CHANX:149782 L4 length:4 (13,10)->(16,10))                                         0.208     1.606
| (CHANX:149904 L4 length:4 (17,10)->(20,10))                                         0.208     1.814
| (IPIN:87513 side: (BOTTOM,) (19,11))                                                0.130     1.944
| (intra 'clb' routing)                                                               0.075     2.019
CONV_55_DSP_14.out_data[0].in[1] (.names at (19,11))                                 -0.000     2.019
| (primitive '.names' combinational delay)                                            0.153     2.172
CONV_55_DSP_14.out_data[0].out[0] (.names at (19,11))                                 0.000     2.172
| (intra 'clb' routing)                                                               0.040     2.212
| (OPIN:87536 side: (RIGHT,) (19,11))                                                 0.000     2.212
| (CHANY:192335 L4 length:4 (19,11)->(19,8))                                          0.208     2.420
| (CHANX:150002 L4 length:4 (20,10)->(23,10))                                         0.208     2.628
| (IPIN:96249 side: (BOTTOM,) (21,11))                                                0.130     2.758
| (intra 'clb' routing)                                                               0.206     2.964
sum40_adder_sumout_cout[1].a[0] (adder at (21,11))                                    0.000     2.964
| (primitive 'adder' combinational delay)                                             0.049     3.014
sum40_adder_sumout_cout[1].cout[0] (adder at (21,11))                                 0.000     3.014
| (intra 'clb' routing)                                                               0.000     3.014
sum40_adder_sumout_cout[2].cin[0] (adder at (21,11))                                  0.000     3.014
| (primitive 'adder' combinational delay)                                             0.026     3.039
sum40_adder_sumout_cout[2].cout[0] (adder at (21,11))                                 0.000     3.039
| (intra 'clb' routing)                                                               0.000     3.039
sum40_adder_sumout_cout[3].cin[0] (adder at (21,11))                                  0.000     3.039
| (primitive 'adder' combinational delay)                                             0.026     3.065
sum40_adder_sumout_cout[3].cout[0] (adder at (21,11))                                 0.000     3.065
| (intra 'clb' routing)                                                               0.000     3.065
sum40_adder_sumout_cout[4].cin[0] (adder at (21,11))                                  0.000     3.065
| (primitive 'adder' combinational delay)                                             0.026     3.090
sum40_adder_sumout_cout[4].cout[0] (adder at (21,11))                                 0.000     3.090
| (intra 'clb' routing)                                                               0.000     3.090
sum40_adder_sumout_cout[5].cin[0] (adder at (21,11))                                  0.000     3.090
| (primitive 'adder' combinational delay)                                             0.026     3.116
sum40_adder_sumout_cout[5].cout[0] (adder at (21,11))                                 0.000     3.116
| (intra 'clb' routing)                                                               0.000     3.116
sum40_adder_sumout_cout[6].cin[0] (adder at (21,11))                                  0.000     3.116
| (primitive 'adder' combinational delay)                                             0.026     3.141
sum40_adder_sumout_cout[6].cout[0] (adder at (21,11))                                 0.000     3.141
| (intra 'clb' routing)                                                               0.000     3.141
sum40_adder_sumout_cout[7].cin[0] (adder at (21,11))                                  0.000     3.141
| (primitive 'adder' combinational delay)                                             0.026     3.167
sum40_adder_sumout_cout[7].cout[0] (adder at (21,11))                                 0.000     3.167
| (intra 'clb' routing)                                                               0.000     3.167
sum40_adder_sumout_cout[8].cin[0] (adder at (21,11))                                  0.000     3.167
| (primitive 'adder' combinational delay)                                             0.026     3.192
sum40_adder_sumout_cout[8].cout[0] (adder at (21,11))                                 0.000     3.192
| (intra 'clb' routing)                                                               0.000     3.192
sum40_adder_sumout_cout[9].cin[0] (adder at (21,11))                                  0.000     3.192
| (primitive 'adder' combinational delay)                                             0.026     3.218
sum40_adder_sumout_cout[9].cout[0] (adder at (21,11))                                 0.000     3.218
| (intra 'clb' routing)                                                               0.000     3.218
sum40_adder_sumout_cout[10].cin[0] (adder at (21,11))                                 0.000     3.218
| (primitive 'adder' combinational delay)                                             0.026     3.244
sum40_adder_sumout_cout[10].cout[0] (adder at (21,11))                                0.000     3.244
| (intra 'clb' routing)                                                               0.000     3.244
sum40_adder_sumout_cout[11].cin[0] (adder at (21,11))                                 0.000     3.244
| (primitive 'adder' combinational delay)                                             0.026     3.269
sum40_adder_sumout_cout[11].cout[0] (adder at (21,11))                                0.000     3.269
| (intra 'clb' routing)                                                               0.000     3.269
sum40_adder_sumout_cout[12].cin[0] (adder at (21,11))                                 0.000     3.269
| (primitive 'adder' combinational delay)                                             0.026     3.295
sum40_adder_sumout_cout[12].cout[0] (adder at (21,11))                                0.000     3.295
| (intra 'clb' routing)                                                               0.000     3.295
sum40_adder_sumout_cout[13].cin[0] (adder at (21,11))                                 0.000     3.295
| (primitive 'adder' combinational delay)                                             0.026     3.320
sum40_adder_sumout_cout[13].cout[0] (adder at (21,11))                                0.000     3.320
| (intra 'clb' routing)                                                               0.000     3.320
sum40_adder_sumout_cout[14].cin[0] (adder at (21,11))                                 0.000     3.320
| (primitive 'adder' combinational delay)                                             0.026     3.346
sum40_adder_sumout_cout[14].cout[0] (adder at (21,11))                                0.000     3.346
| (intra 'clb' routing)                                                               0.000     3.346
sum40_adder_sumout_cout[15].cin[0] (adder at (21,11))                                 0.000     3.346
| (primitive 'adder' combinational delay)                                             0.026     3.371
sum40_adder_sumout_cout[15].cout[0] (adder at (21,11))                                0.000     3.371
| (intra 'clb' routing)                                                               0.000     3.371
sum40_adder_sumout_cout[16].cin[0] (adder at (21,11))                                 0.000     3.371
| (primitive 'adder' combinational delay)                                             0.026     3.397
sum40_adder_sumout_cout[16].cout[0] (adder at (21,11))                                0.000     3.397
| (intra 'clb' routing)                                                               0.000     3.397
sum40_adder_sumout_cout[17].cin[0] (adder at (21,11))                                 0.000     3.397
| (primitive 'adder' combinational delay)                                             0.026     3.423
sum40_adder_sumout_cout[17].cout[0] (adder at (21,11))                                0.000     3.423
| (intra 'clb' routing)                                                               0.000     3.423
sum40_adder_sumout_cout[18].cin[0] (adder at (21,11))                                 0.000     3.423
| (primitive 'adder' combinational delay)                                             0.035     3.458
sum40_adder_sumout_cout[18].sumout[0] (adder at (21,11))                              0.000     3.458
| (intra 'clb' routing)                                                               0.040     3.498
| (OPIN:96303 side: (TOP,) (21,11))                                                   0.000     3.498
| (CHANX:151053 L4 length:4 (21,11)->(18,11))                                         0.208     3.706
| (CHANY:193552 L4 length:4 (20,12)->(20,15))                                         0.208     3.914
| (IPIN:96542 side: (LEFT,) (21,13))                                                  0.130     4.044
| (intra 'clb' routing)                                                               0.206     4.250
C3_RELU_5.in_adder_sumout_cout[18].a[0] (adder at (21,13))                            0.000     4.250
| (primitive 'adder' combinational delay)                                             0.069     4.319
C3_RELU_5.in_adder_sumout_cout[18].sumout[0] (adder at (21,13))                       0.000     4.319
| (intra 'clb' routing)                                                               0.040     4.359
| (OPIN:96593 side: (BOTTOM,) (21,13))                                                0.000     4.359
| (CHANX:152244 L4 length:4 (21,12)->(24,12))                                         0.208     4.567
| (CHANY:194678 L4 length:4 (21,13)->(21,16))                                         0.208     4.774
| (IPIN:96998 side: (RIGHT,) (21,16))                                                 0.130     4.904
| (intra 'clb' routing)                                                               0.075     4.979
n11603.in[0] (.names at (21,16))                                                      0.000     4.979
| (primitive '.names' combinational delay)                                            0.153     5.132
n11603.out[0] (.names at (21,16))                                                     0.000     5.132
| (intra 'clb' routing)                                                               0.040     5.172
| (OPIN:97024 side: (LEFT,) (21,16))                                                  0.000     5.172
| (CHANY:193581 L4 length:4 (20,16)->(20,13))                                         0.208     5.380
| (CHANX:154303 L4 length:4 (20,14)->(17,14))                                         0.208     5.588
| (IPIN:88081 side: (BOTTOM,) (19,15))                                                0.130     5.718
| (intra 'clb' routing)                                                               0.075     5.793
n11602.in[4] (.names at (19,15))                                                      0.000     5.793
| (primitive '.names' combinational delay)                                            0.153     5.946
n11602.out[0] (.names at (19,15))                                                     0.000     5.946
| (intra 'clb' routing)                                                               0.040     5.986
| (OPIN:88127 side: (TOP,) (19,15))                                                   0.000     5.986
| (CHANX:155357 L4 length:4 (19,15)->(16,15))                                         0.208     6.194
| (CHANY:188089 L4 length:4 (15,15)->(15,12))                                         0.208     6.402
| (IPIN:68526 side: (RIGHT,) (15,14))                                                 0.130     6.532
| (intra 'clb' routing)                                                               0.075     6.606
out[8].in[5] (.names at (15,14))                                                      0.000     6.606
| (primitive '.names' combinational delay)                                            0.180     6.786
out[8].out[0] (.names at (15,14))                                                     0.000     6.786
| (intra 'clb' routing)                                                               0.040     6.826
| (OPIN:68588 side: (LEFT,) (15,14))                                                  0.000     6.826
| (CHANY:186951 L4 length:4 (14,14)->(14,11))                                         0.208     7.034
| (CHANY:186611 L16 length:10 (14,10)->(14,1))                                        0.313     7.347
| (CHANY:186555 L4 length:2 (14,2)->(14,1))                                           0.208     7.555
| (CHANX:138916 L4 length:4 (15,0)->(18,0))                                           0.208     7.762
| (IPIN:66488 side: (TOP,) (15,0))                                                    0.130     7.892
| (intra 'io' routing)                                                                0.014     7.906
out:out[8].outpad[0] (.output at (15,0))                                             -0.000     7.906
data arrival time                                                                               7.906

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.906
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.906


#Path 43
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[12].outpad[0] (.output at (14,0) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_33.out_data[1].in[5] (.names at (19,7))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_33.out_data[1].out[0] (.names at (19,7))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:86949 side: (BOTTOM,) (19,7))                                                      0.000     1.267
| (CHANX:145513 L4 length:4 (19,6)->(16,6))                                                0.208     1.474
| (CHANY:190110 L4 length:4 (17,7)->(17,10))                                               0.208     1.682
| (CHANY:190226 L4 length:4 (17,11)->(17,14))                                              0.208     1.890
| (CHANY:190360 L4 length:4 (17,15)->(17,18))                                              0.208     2.098
| (IPIN:78814 side: (RIGHT,) (17,18))                                                      0.130     2.228
| (intra 'clb' routing)                                                                    0.206     2.435
CONV_55_DSP_33.out_data_adder_b_cout[2].b[0] (adder at (17,18))                           -0.000     2.435
| (primitive 'adder' combinational delay)                                                  0.069     2.503
CONV_55_DSP_33.out_data_adder_b_cout[2].sumout[0] (adder at (17,18))                       0.000     2.503
| (intra 'clb' routing)                                                                    0.040     2.543
| (OPIN:78893 side: (TOP,) (17,18))                                                        0.000     2.543
| (CHANX:158581 L4 length:4 (17,18)->(14,18))                                              0.208     2.751
| (CHANY:189277 L4 length:4 (16,18)->(16,15))                                              0.208     2.959
| (IPIN:78710 side: (LEFT,) (17,17))                                                       0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_20_adder_sumout_cout[2].a[0] (adder at (17,17))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_20_adder_sumout_cout[2].cout[0] (adder at (17,17))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_20_adder_sumout_cout[3].cin[0] (adder at (17,17))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.035     3.380
sum_20_adder_sumout_cout[3].sumout[0] (adder at (17,17))                                   0.000     3.380
| (intra 'clb' routing)                                                                    0.040     3.420
| (OPIN:78724 side: (RIGHT,) (17,17))                                                      0.000     3.420
| (CHANY:190337 L4 length:4 (17,17)->(17,14))                                              0.208     3.628
| (CHANX:154189 L4 length:4 (17,14)->(14,14))                                              0.208     3.836
| (CHANY:188176 L4 length:4 (15,15)->(15,18))                                              0.208     4.044
| (CHANX:155231 L4 length:4 (15,15)->(12,15))                                              0.208     4.252
| (IPIN:68815 side: (BOTTOM,) (15,16))                                                     0.130     4.382
| (intra 'clb' routing)                                                                    0.206     4.588
C3_RELU_9.in_adder_sumout_cout[3].a[0] (adder at (15,16))                                  0.000     4.588
| (primitive 'adder' combinational delay)                                                  0.049     4.637
C3_RELU_9.in_adder_sumout_cout[3].cout[0] (adder at (15,16))                               0.000     4.637
| (intra 'clb' routing)                                                                    0.000     4.637
C3_RELU_9.in_adder_sumout_cout[4].cin[0] (adder at (15,16))                                0.000     4.637
| (primitive 'adder' combinational delay)                                                  0.026     4.663
C3_RELU_9.in_adder_sumout_cout[4].cout[0] (adder at (15,16))                               0.000     4.663
| (intra 'clb' routing)                                                                    0.000     4.663
C3_RELU_9.in_adder_sumout_cout[5].cin[0] (adder at (15,16))                                0.000     4.663
| (primitive 'adder' combinational delay)                                                  0.026     4.689
C3_RELU_9.in_adder_sumout_cout[5].cout[0] (adder at (15,16))                               0.000     4.689
| (intra 'clb' routing)                                                                    0.000     4.689
C3_RELU_9.in_adder_sumout_cout[6].cin[0] (adder at (15,16))                                0.000     4.689
| (primitive 'adder' combinational delay)                                                  0.026     4.714
C3_RELU_9.in_adder_sumout_cout[6].cout[0] (adder at (15,16))                               0.000     4.714
| (intra 'clb' routing)                                                                    0.000     4.714
C3_RELU_9.in_adder_sumout_cout[7].cin[0] (adder at (15,16))                                0.000     4.714
| (primitive 'adder' combinational delay)                                                  0.026     4.740
C3_RELU_9.in_adder_sumout_cout[7].cout[0] (adder at (15,16))                               0.000     4.740
| (intra 'clb' routing)                                                                    0.000     4.740
C3_RELU_9.in_adder_sumout_cout[8].cin[0] (adder at (15,16))                                0.000     4.740
| (primitive 'adder' combinational delay)                                                  0.026     4.765
C3_RELU_9.in_adder_sumout_cout[8].cout[0] (adder at (15,16))                               0.000     4.765
| (intra 'clb' routing)                                                                    0.000     4.765
C3_RELU_9.in_adder_sumout_cout[9].cin[0] (adder at (15,16))                                0.000     4.765
| (primitive 'adder' combinational delay)                                                  0.026     4.791
C3_RELU_9.in_adder_sumout_cout[9].cout[0] (adder at (15,16))                               0.000     4.791
| (intra 'clb' routing)                                                                    0.000     4.791
C3_RELU_9.in_adder_sumout_cout[10].cin[0] (adder at (15,16))                               0.000     4.791
| (primitive 'adder' combinational delay)                                                  0.026     4.816
C3_RELU_9.in_adder_sumout_cout[10].cout[0] (adder at (15,16))                              0.000     4.816
| (intra 'clb' routing)                                                                    0.000     4.816
C3_RELU_9.in_adder_sumout_cout[11].cin[0] (adder at (15,16))                               0.000     4.816
| (primitive 'adder' combinational delay)                                                  0.026     4.842
C3_RELU_9.in_adder_sumout_cout[11].cout[0] (adder at (15,16))                              0.000     4.842
| (intra 'clb' routing)                                                                    0.000     4.842
C3_RELU_9.in_adder_sumout_cout[12].cin[0] (adder at (15,16))                               0.000     4.842
| (primitive 'adder' combinational delay)                                                  0.026     4.867
C3_RELU_9.in_adder_sumout_cout[12].cout[0] (adder at (15,16))                              0.000     4.867
| (intra 'clb' routing)                                                                    0.000     4.867
C3_RELU_9.in_adder_sumout_cout[13].cin[0] (adder at (15,16))                               0.000     4.867
| (primitive 'adder' combinational delay)                                                  0.026     4.893
C3_RELU_9.in_adder_sumout_cout[13].cout[0] (adder at (15,16))                              0.000     4.893
| (intra 'clb' routing)                                                                    0.000     4.893
C3_RELU_9.in_adder_sumout_cout[14].cin[0] (adder at (15,16))                               0.000     4.893
| (primitive 'adder' combinational delay)                                                  0.026     4.919
C3_RELU_9.in_adder_sumout_cout[14].cout[0] (adder at (15,16))                              0.000     4.919
| (intra 'clb' routing)                                                                    0.000     4.919
C3_RELU_9.in_adder_sumout_cout[15].cin[0] (adder at (15,16))                               0.000     4.919
| (primitive 'adder' combinational delay)                                                  0.026     4.944
C3_RELU_9.in_adder_sumout_cout[15].cout[0] (adder at (15,16))                              0.000     4.944
| (intra 'clb' routing)                                                                    0.000     4.944
C3_RELU_9.in_adder_sumout_cout[16].cin[0] (adder at (15,16))                               0.000     4.944
| (primitive 'adder' combinational delay)                                                  0.026     4.970
C3_RELU_9.in_adder_sumout_cout[16].cout[0] (adder at (15,16))                              0.000     4.970
| (intra 'clb' routing)                                                                    0.000     4.970
C3_RELU_9.in_adder_sumout_cout[17].cin[0] (adder at (15,16))                               0.000     4.970
| (primitive 'adder' combinational delay)                                                  0.026     4.995
C3_RELU_9.in_adder_sumout_cout[17].cout[0] (adder at (15,16))                              0.000     4.995
| (intra 'clb' routing)                                                                    0.000     4.995
C3_RELU_9.in_adder_sumout_cout[18].cin[0] (adder at (15,16))                               0.000     4.995
| (primitive 'adder' combinational delay)                                                  0.035     5.031
C3_RELU_9.in_adder_sumout_cout[18].sumout[0] (adder at (15,16))                            0.000     5.031
| (intra 'clb' routing)                                                                    0.040     5.071
| (OPIN:68887 side: (BOTTOM,) (15,16))                                                     0.000     5.071
| (CHANX:155227 L4 length:4 (15,15)->(12,15))                                              0.208     5.278
| (CHANY:184781 L4 length:4 (12,15)->(12,12))                                              0.208     5.486
| (IPIN:59638 side: (LEFT,) (13,13))                                                       0.130     5.616
| (intra 'clb' routing)                                                                    0.075     5.691
n11713.in[0] (.names at (13,13))                                                           0.000     5.691
| (primitive '.names' combinational delay)                                                 0.180     5.871
n11713.out[0] (.names at (13,13))                                                          0.000     5.871
| (intra 'clb' routing)                                                                    0.040     5.911
| (OPIN:59694 side: (LEFT,) (13,13))                                                       0.000     5.911
| (CHANY:184810 L4 length:4 (12,13)->(12,16))                                              0.208     6.118
| (CHANX:153074 L4 length:4 (13,13)->(16,13))                                              0.208     6.326
| (IPIN:68367 side: (TOP,) (15,13))                                                        0.130     6.456
| (intra 'clb' routing)                                                                    0.075     6.531
out2[12].in[1] (.names at (15,13))                                                         0.000     6.531
| (primitive '.names' combinational delay)                                                 0.153     6.684
out2[12].out[0] (.names at (15,13))                                                        0.000     6.684
| (intra 'clb' routing)                                                                    0.040     6.724
| (OPIN:68445 side: (BOTTOM,) (15,13))                                                     0.000     6.724
| (CHANX:151921 L4 length:4 (15,12)->(12,12))                                              0.208     6.932
| (CHANY:183321 L16 length:12 (11,12)->(11,1))                                             0.313     7.245
| (CHANY:183185 L4 length:4 (11,4)->(11,1))                                                0.208     7.453
| (CHANX:138822 L4 length:4 (12,0)->(15,0))                                                0.208     7.661
| (IPIN:62189 side: (TOP,) (14,0))                                                         0.130     7.791
| (intra 'io' routing)                                                                     0.014     7.805
out:out2[12].outpad[0] (.output at (14,0))                                                 0.000     7.805
data arrival time                                                                                    7.805

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -7.805
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.805


#Path 44
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[15].outpad[0] (.output at (30,15) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_28.out_data[3].in[5] (.names at (7,11))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_28.out_data[3].out[0] (.names at (7,11))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:31234 side: (LEFT,) (7,11))                                                        0.000     1.267
| (CHANY:178079 L4 length:4 (6,11)->(6,8))                                                 0.208     1.474
| (CHANX:148494 L4 length:4 (7,9)->(10,9))                                                 0.208     1.682
| (CHANY:182500 L4 length:4 (10,10)->(10,13))                                              0.208     1.890
| (IPIN:49642 side: (LEFT,) (11,11))                                                       0.130     2.020
| (intra 'clb' routing)                                                                    0.206     2.227
CONV_55_DSP_28.out_data_adder_a_cout[4].a[0] (adder at (11,11))                           -0.000     2.227
| (primitive 'adder' combinational delay)                                                  0.069     2.295
CONV_55_DSP_28.out_data_adder_a_cout[4].sumout[0] (adder at (11,11))                       0.000     2.295
| (intra 'clb' routing)                                                                    0.040     2.335
| (OPIN:49688 side: (RIGHT,) (11,11))                                                      0.000     2.335
| (CHANY:183650 L4 length:4 (11,11)->(11,14))                                              0.208     2.543
| (CHANX:150838 L4 length:4 (12,11)->(15,11))                                              0.208     2.751
| (CHANY:184623 L4 length:4 (12,11)->(12,8))                                               0.208     2.959
| (IPIN:59354 side: (LEFT,) (13,11))                                                       0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_10_adder_sumout_cout[4].a[0] (adder at (13,11))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_10_adder_sumout_cout[4].cout[0] (adder at (13,11))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_10_adder_sumout_cout[5].cin[0] (adder at (13,11))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.026     3.370
sum_10_adder_sumout_cout[5].cout[0] (adder at (13,11))                                     0.000     3.370
| (intra 'clb' routing)                                                                    0.000     3.370
sum_10_adder_sumout_cout[6].cin[0] (adder at (13,11))                                      0.000     3.370
| (primitive 'adder' combinational delay)                                                  0.026     3.396
sum_10_adder_sumout_cout[6].cout[0] (adder at (13,11))                                     0.000     3.396
| (intra 'clb' routing)                                                                    0.000     3.396
sum_10_adder_sumout_cout[7].cin[0] (adder at (13,11))                                      0.000     3.396
| (primitive 'adder' combinational delay)                                                  0.026     3.421
sum_10_adder_sumout_cout[7].cout[0] (adder at (13,11))                                     0.000     3.421
| (intra 'clb' routing)                                                                    0.000     3.421
sum_10_adder_sumout_cout[8].cin[0] (adder at (13,11))                                      0.000     3.421
| (primitive 'adder' combinational delay)                                                  0.026     3.447
sum_10_adder_sumout_cout[8].cout[0] (adder at (13,11))                                     0.000     3.447
| (intra 'clb' routing)                                                                    0.000     3.447
sum_10_adder_sumout_cout[9].cin[0] (adder at (13,11))                                      0.000     3.447
| (primitive 'adder' combinational delay)                                                  0.026     3.473
sum_10_adder_sumout_cout[9].cout[0] (adder at (13,11))                                     0.000     3.473
| (intra 'clb' routing)                                                                    0.000     3.473
sum_10_adder_sumout_cout[10].cin[0] (adder at (13,11))                                     0.000     3.473
| (primitive 'adder' combinational delay)                                                  0.026     3.498
sum_10_adder_sumout_cout[10].cout[0] (adder at (13,11))                                    0.000     3.498
| (intra 'clb' routing)                                                                    0.000     3.498
sum_10_adder_sumout_cout[11].cin[0] (adder at (13,11))                                     0.000     3.498
| (primitive 'adder' combinational delay)                                                  0.026     3.524
sum_10_adder_sumout_cout[11].cout[0] (adder at (13,11))                                    0.000     3.524
| (intra 'clb' routing)                                                                    0.000     3.524
sum_10_adder_sumout_cout[12].cin[0] (adder at (13,11))                                     0.000     3.524
| (primitive 'adder' combinational delay)                                                  0.026     3.549
sum_10_adder_sumout_cout[12].cout[0] (adder at (13,11))                                    0.000     3.549
| (intra 'clb' routing)                                                                    0.000     3.549
sum_10_adder_sumout_cout[13].cin[0] (adder at (13,11))                                     0.000     3.549
| (primitive 'adder' combinational delay)                                                  0.026     3.575
sum_10_adder_sumout_cout[13].cout[0] (adder at (13,11))                                    0.000     3.575
| (intra 'clb' routing)                                                                    0.000     3.575
sum_10_adder_sumout_cout[14].cin[0] (adder at (13,11))                                     0.000     3.575
| (primitive 'adder' combinational delay)                                                  0.035     3.610
sum_10_adder_sumout_cout[14].sumout[0] (adder at (13,11))                                  0.000     3.610
| (intra 'clb' routing)                                                                    0.040     3.650
| (OPIN:59397 side: (BOTTOM,) (13,11))                                                     0.000     3.650
| (CHANX:149788 L4 length:4 (13,10)->(16,10))                                              0.208     3.858
| (CHANY:188030 L4 length:4 (15,11)->(15,14))                                              0.208     4.066
| (CHANX:150825 L4 length:4 (15,11)->(12,11))                                              0.208     4.274
| (IPIN:68211 side: (BOTTOM,) (15,12))                                                     0.130     4.404
| (intra 'clb' routing)                                                                    0.206     4.610
C3_RELU_8.in_adder_sumout_cout[14].a[0] (adder at (15,12))                                 0.000     4.610
| (primitive 'adder' combinational delay)                                                  0.049     4.660
C3_RELU_8.in_adder_sumout_cout[14].cout[0] (adder at (15,12))                              0.000     4.660
| (intra 'clb' routing)                                                                    0.000     4.660
C3_RELU_8.in_adder_sumout_cout[15].cin[0] (adder at (15,12))                               0.000     4.660
| (primitive 'adder' combinational delay)                                                  0.026     4.685
C3_RELU_8.in_adder_sumout_cout[15].cout[0] (adder at (15,12))                              0.000     4.685
| (intra 'clb' routing)                                                                    0.000     4.685
C3_RELU_8.in_adder_sumout_cout[16].cin[0] (adder at (15,12))                               0.000     4.685
| (primitive 'adder' combinational delay)                                                  0.026     4.711
C3_RELU_8.in_adder_sumout_cout[16].cout[0] (adder at (15,12))                              0.000     4.711
| (intra 'clb' routing)                                                                    0.000     4.711
C3_RELU_8.in_adder_sumout_cout[17].cin[0] (adder at (15,12))                               0.000     4.711
| (primitive 'adder' combinational delay)                                                  0.026     4.736
C3_RELU_8.in_adder_sumout_cout[17].cout[0] (adder at (15,12))                              0.000     4.736
| (intra 'clb' routing)                                                                    0.000     4.736
C3_RELU_8.in_adder_sumout_cout[18].cin[0] (adder at (15,12))                               0.000     4.736
| (primitive 'adder' combinational delay)                                                  0.035     4.772
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder at (15,12))                            0.000     4.772
| (intra 'clb' routing)                                                                    0.040     4.812
| (OPIN:68287 side: (BOTTOM,) (15,12))                                                     0.000     4.812
| (CHANX:150833 L4 length:4 (15,11)->(12,11))                                              0.208     5.019
| (CHANY:185868 L4 length:4 (13,12)->(13,15))                                              0.208     5.227
| (IPIN:59782 side: (RIGHT,) (13,14))                                                      0.130     5.357
| (intra 'clb' routing)                                                                    0.075     5.432
n11720.in[0] (.names at (13,14))                                                           0.000     5.432
| (primitive '.names' combinational delay)                                                 0.180     5.612
n11720.out[0] (.names at (13,14))                                                          0.000     5.612
| (intra 'clb' routing)                                                                    0.040     5.652
| (OPIN:59840 side: (LEFT,) (13,14))                                                       0.000     5.652
| (CHANY:184830 L4 length:4 (12,14)->(12,17))                                              0.208     5.859
| (CHANX:156366 L4 length:4 (13,16)->(16,16))                                              0.208     6.067
| (CHANX:156496 L4 length:4 (17,16)->(20,16))                                              0.208     6.275
| (IPIN:88253 side: (TOP,) (19,16))                                                        0.130     6.405
| (intra 'clb' routing)                                                                    0.075     6.480
out2[15].in[4] (.names at (19,16))                                                         0.000     6.480
| (primitive '.names' combinational delay)                                                 0.180     6.660
out2[15].out[0] (.names at (19,16))                                                        0.000     6.660
| (intra 'clb' routing)                                                                    0.040     6.699
| (OPIN:88298 side: (RIGHT,) (19,16))                                                      0.000     6.699
| (CHANY:192497 L4 length:4 (19,16)->(19,13))                                              0.208     6.907
| (CHANX:154412 L4 length:4 (20,14)->(23,14))                                              0.208     7.115
| (CHANX:154482 L16 length:8 (22,14)->(29,14))                                             0.313     7.428
| (CHANY:203500 L4 length:4 (29,15)->(29,18))                                              0.208     7.636
| (IPIN:137619 side: (LEFT,) (30,15))                                                      0.130     7.766
| (intra 'io' routing)                                                                     0.014     7.780
out:out2[15].outpad[0] (.output at (30,15))                                                0.000     7.780
data arrival time                                                                                    7.780

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -7.780
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.780


#Path 45
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[16].outpad[0] (.output at (30,15) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_37.out_data[0].in[5] (.names at (17,9))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_37.out_data[0].out[0] (.names at (17,9))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:77532 side: (RIGHT,) (17,9))                                                       0.000     1.267
| (CHANY:190166 L4 length:4 (17,9)->(17,12))                                               0.208     1.474
| (CHANY:190304 L4 length:4 (17,13)->(17,16))                                              0.208     1.682
| (CHANX:156387 L4 length:4 (17,16)->(14,16))                                              0.208     1.890
| (CHANY:187126 L4 length:4 (14,17)->(14,20))                                              0.208     2.098
| (IPIN:69306 side: (LEFT,) (15,19))                                                       0.130     2.228
| (intra 'clb' routing)                                                                    0.206     2.435
CONV_55_DSP_40.out_data_adder_a_cout[1].a[0] (adder at (15,19))                           -0.000     2.435
| (primitive 'adder' combinational delay)                                                  0.069     2.503
CONV_55_DSP_40.out_data_adder_a_cout[1].sumout[0] (adder at (15,19))                       0.000     2.503
| (intra 'clb' routing)                                                                    0.040     2.543
| (OPIN:69319 side: (TOP,) (15,19))                                                        0.000     2.543
| (CHANX:159710 L4 length:4 (15,19)->(18,19))                                              0.208     2.751
| (CHANY:188199 L4 length:4 (15,19)->(15,16))                                              0.208     2.959
| (IPIN:69102 side: (RIGHT,) (15,18))                                                      0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_40_adder_sumout_cout[1].a[0] (adder at (15,18))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_40_adder_sumout_cout[1].cout[0] (adder at (15,18))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_40_adder_sumout_cout[2].cin[0] (adder at (15,18))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.026     3.370
sum_40_adder_sumout_cout[2].cout[0] (adder at (15,18))                                     0.000     3.370
| (intra 'clb' routing)                                                                    0.000     3.370
sum_40_adder_sumout_cout[3].cin[0] (adder at (15,18))                                      0.000     3.370
| (primitive 'adder' combinational delay)                                                  0.026     3.396
sum_40_adder_sumout_cout[3].cout[0] (adder at (15,18))                                     0.000     3.396
| (intra 'clb' routing)                                                                    0.000     3.396
sum_40_adder_sumout_cout[4].cin[0] (adder at (15,18))                                      0.000     3.396
| (primitive 'adder' combinational delay)                                                  0.026     3.421
sum_40_adder_sumout_cout[4].cout[0] (adder at (15,18))                                     0.000     3.421
| (intra 'clb' routing)                                                                    0.000     3.421
sum_40_adder_sumout_cout[5].cin[0] (adder at (15,18))                                      0.000     3.421
| (primitive 'adder' combinational delay)                                                  0.026     3.447
sum_40_adder_sumout_cout[5].cout[0] (adder at (15,18))                                     0.000     3.447
| (intra 'clb' routing)                                                                    0.000     3.447
sum_40_adder_sumout_cout[6].cin[0] (adder at (15,18))                                      0.000     3.447
| (primitive 'adder' combinational delay)                                                  0.026     3.473
sum_40_adder_sumout_cout[6].cout[0] (adder at (15,18))                                     0.000     3.473
| (intra 'clb' routing)                                                                    0.000     3.473
sum_40_adder_sumout_cout[7].cin[0] (adder at (15,18))                                      0.000     3.473
| (primitive 'adder' combinational delay)                                                  0.026     3.498
sum_40_adder_sumout_cout[7].cout[0] (adder at (15,18))                                     0.000     3.498
| (intra 'clb' routing)                                                                    0.000     3.498
sum_40_adder_sumout_cout[8].cin[0] (adder at (15,18))                                      0.000     3.498
| (primitive 'adder' combinational delay)                                                  0.026     3.524
sum_40_adder_sumout_cout[8].cout[0] (adder at (15,18))                                     0.000     3.524
| (intra 'clb' routing)                                                                    0.000     3.524
sum_40_adder_sumout_cout[9].cin[0] (adder at (15,18))                                      0.000     3.524
| (primitive 'adder' combinational delay)                                                  0.026     3.549
sum_40_adder_sumout_cout[9].cout[0] (adder at (15,18))                                     0.000     3.549
| (intra 'clb' routing)                                                                    0.000     3.549
sum_40_adder_sumout_cout[10].cin[0] (adder at (15,18))                                     0.000     3.549
| (primitive 'adder' combinational delay)                                                  0.026     3.575
sum_40_adder_sumout_cout[10].cout[0] (adder at (15,18))                                    0.000     3.575
| (intra 'clb' routing)                                                                    0.000     3.575
sum_40_adder_sumout_cout[11].cin[0] (adder at (15,18))                                     0.000     3.575
| (primitive 'adder' combinational delay)                                                  0.026     3.600
sum_40_adder_sumout_cout[11].cout[0] (adder at (15,18))                                    0.000     3.600
| (intra 'clb' routing)                                                                    0.000     3.600
sum_40_adder_sumout_cout[12].cin[0] (adder at (15,18))                                     0.000     3.600
| (primitive 'adder' combinational delay)                                                  0.026     3.626
sum_40_adder_sumout_cout[12].cout[0] (adder at (15,18))                                    0.000     3.626
| (intra 'clb' routing)                                                                    0.000     3.626
sum_40_adder_sumout_cout[13].cin[0] (adder at (15,18))                                     0.000     3.626
| (primitive 'adder' combinational delay)                                                  0.026     3.651
sum_40_adder_sumout_cout[13].cout[0] (adder at (15,18))                                    0.000     3.651
| (intra 'clb' routing)                                                                    0.000     3.651
sum_40_adder_sumout_cout[14].cin[0] (adder at (15,18))                                     0.000     3.651
| (primitive 'adder' combinational delay)                                                  0.035     3.687
sum_40_adder_sumout_cout[14].sumout[0] (adder at (15,18))                                  0.000     3.687
| (intra 'clb' routing)                                                                    0.040     3.727
| (OPIN:69195 side: (BOTTOM,) (15,18))                                                     0.000     3.727
| (CHANX:157544 L4 length:4 (15,17)->(18,17))                                              0.208     3.935
| (CHANY:188139 L4 length:4 (15,17)->(15,14))                                              0.208     4.143
| (CHANX:154125 L4 length:4 (15,14)->(12,14))                                              0.208     4.350
| (IPIN:68649 side: (BOTTOM,) (15,15))                                                     0.130     4.480
| (intra 'clb' routing)                                                                    0.206     4.687
C3_RELU_11.in_adder_sumout_cout[14].a[0] (adder at (15,15))                                0.000     4.687
| (primitive 'adder' combinational delay)                                                  0.049     4.736
C3_RELU_11.in_adder_sumout_cout[14].cout[0] (adder at (15,15))                             0.000     4.736
| (intra 'clb' routing)                                                                    0.000     4.736
C3_RELU_11.in_adder_sumout_cout[15].cin[0] (adder at (15,15))                              0.000     4.736
| (primitive 'adder' combinational delay)                                                  0.026     4.762
C3_RELU_11.in_adder_sumout_cout[15].cout[0] (adder at (15,15))                             0.000     4.762
| (intra 'clb' routing)                                                                    0.000     4.762
C3_RELU_11.in_adder_sumout_cout[16].cin[0] (adder at (15,15))                              0.000     4.762
| (primitive 'adder' combinational delay)                                                  0.026     4.787
C3_RELU_11.in_adder_sumout_cout[16].cout[0] (adder at (15,15))                             0.000     4.787
| (intra 'clb' routing)                                                                    0.000     4.787
C3_RELU_11.in_adder_sumout_cout[17].cin[0] (adder at (15,15))                              0.000     4.787
| (primitive 'adder' combinational delay)                                                  0.035     4.823
C3_RELU_11.in_adder_sumout_cout[17].sumout[0] (adder at (15,15))                           0.000     4.823
| (intra 'clb' routing)                                                                    0.040     4.863
| (OPIN:68727 side: (TOP,) (15,15))                                                        0.000     4.863
| (CHANX:155344 L4 length:4 (15,15)->(18,15))                                              0.208     5.071
| (CHANY:188069 L4 length:4 (15,15)->(15,12))                                              0.208     5.278
| (CHANX:150964 L4 length:4 (16,11)->(19,11))                                              0.208     5.486
| (IPIN:77771 side: (TOP,) (17,11))                                                        0.130     5.616
| (intra 'clb' routing)                                                                    0.075     5.691
n11722.in[3] (.names at (17,11))                                                           0.000     5.691
| (primitive '.names' combinational delay)                                                 0.180     5.871
n11722.out[0] (.names at (17,11))                                                          0.000     5.871
| (intra 'clb' routing)                                                                    0.040     5.911
| (OPIN:77842 side: (LEFT,) (17,11))                                                       0.000     5.911
| (CHANY:189126 L4 length:4 (16,11)->(16,14))                                              0.208     6.118
| (CHANX:154296 L4 length:4 (17,14)->(20,14))                                              0.208     6.326
| (IPIN:88089 side: (BOTTOM,) (19,15))                                                     0.130     6.456
| (intra 'clb' routing)                                                                    0.075     6.531
out2[16].in[4] (.names at (19,15))                                                         0.000     6.531
| (primitive '.names' combinational delay)                                                 0.180     6.711
out2[16].out[0] (.names at (19,15))                                                        0.000     6.711
| (intra 'clb' routing)                                                                    0.040     6.750
| (OPIN:88149 side: (BOTTOM,) (19,15))                                                     0.000     6.750
| (CHANX:154380 L4 length:4 (19,14)->(22,14))                                              0.208     6.958
| (CHANX:154502 L4 length:4 (23,14)->(26,14))                                              0.208     7.166
| (CHANX:154642 L4 length:3 (27,14)->(29,14))                                              0.208     7.374
| (CHANY:203504 L4 length:4 (29,15)->(29,18))                                              0.208     7.582
| (IPIN:137622 side: (LEFT,) (30,15))                                                      0.130     7.712
| (intra 'io' routing)                                                                     0.014     7.726
out:out2[16].outpad[0] (.output at (30,15))                                                0.000     7.726
data arrival time                                                                                    7.726

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -7.726
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.726


#Path 46
Startpoint: rows34[21][0].Q[0] (.latch at (17,5) clocked by clk)
Endpoint  : out:out[0].outpad[0] (.output at (17,0) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows34[21][0].clk[0] (.latch at (17,5))                                               0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows34[21][0].Q[0] (.latch at (17,5)) [clock-to-output]                               0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:76944 side: (RIGHT,) (17,5))                                                  0.000     0.143
| (CHANY:189927 L4 length:4 (17,5)->(17,2))                                           0.208     0.351
| (IPIN:76896 side: (RIGHT,) (17,5))                                                  0.130     0.480
| (intra 'clb' routing)                                                               0.075     0.555
n12494.in[1] (.names at (17,5))                                                       0.000     0.555
| (primitive '.names' combinational delay)                                            0.180     0.735
n12494.out[0] (.names at (17,5))                                                      0.000     0.735
| (intra 'clb' routing)                                                               0.040     0.775
| (OPIN:76945 side: (BOTTOM,) (17,5))                                                 0.000     0.775
| (CHANX:143348 L4 length:4 (17,4)->(20,4))                                           0.208     0.983
| (CHANY:193340 L16 length:16 (20,5)->(20,20))                                        0.313     1.295
| (CHANY:193730 L4 length:4 (20,17)->(20,20))                                         0.208     1.503
| (CHANX:158695 L4 length:4 (20,18)->(17,18))                                         0.208     1.711
| (IPIN:88705 side: (BOTTOM,) (19,19))                                                0.130     1.841
| (intra 'clb' routing)                                                               0.075     1.916
CONV_55_DSP_11.out_data[0].in[1] (.names at (19,19))                                  0.000     1.916
| (primitive '.names' combinational delay)                                            0.153     2.069
CONV_55_DSP_11.out_data[0].out[0] (.names at (19,19))                                 0.000     2.069
| (intra 'clb' routing)                                                               0.040     2.109
| (OPIN:88716 side: (RIGHT,) (19,19))                                                 0.000     2.109
| (CHANY:192585 L4 length:4 (19,19)->(19,16))                                         0.208     2.317
| (CHANY:192475 L4 length:4 (19,15)->(19,12))                                         0.208     2.525
| (CHANY:192333 L4 length:4 (19,11)->(19,8))                                          0.208     2.733
| (IPIN:87322 side: (RIGHT,) (19,10))                                                 0.130     2.863
| (intra 'clb' routing)                                                               0.206     3.069
sum11_adder_sumout_cout[1].a[0] (adder at (19,10))                                    0.000     3.069
| (primitive 'adder' combinational delay)                                             0.049     3.119
sum11_adder_sumout_cout[1].cout[0] (adder at (19,10))                                 0.000     3.119
| (intra 'clb' routing)                                                               0.000     3.119
sum11_adder_sumout_cout[2].cin[0] (adder at (19,10))                                  0.000     3.119
| (primitive 'adder' combinational delay)                                             0.026     3.144
sum11_adder_sumout_cout[2].cout[0] (adder at (19,10))                                 0.000     3.144
| (intra 'clb' routing)                                                               0.000     3.144
sum11_adder_sumout_cout[3].cin[0] (adder at (19,10))                                  0.000     3.144
| (primitive 'adder' combinational delay)                                             0.035     3.180
sum11_adder_sumout_cout[3].sumout[0] (adder at (19,10))                               0.000     3.180
| (intra 'clb' routing)                                                               0.040     3.219
| (OPIN:87378 side: (RIGHT,) (19,10))                                                 0.000     3.219
| (CHANY:192400 L4 length:4 (19,10)->(19,13))                                         0.208     3.427
| (CHANX:152208 L4 length:4 (20,12)->(23,12))                                         0.208     3.635
| (CHANY:195760 L4 length:4 (22,13)->(22,16))                                         0.208     3.843
| (CHANX:153259 L4 length:4 (22,13)->(19,13))                                         0.208     4.051
| (IPIN:87779 side: (TOP,) (19,13))                                                   0.130     4.181
| (intra 'clb' routing)                                                               0.206     4.387
C3_RELU_2.in_adder_sumout_cout[3].b[0] (adder at (19,13))                             0.000     4.387
| (primitive 'adder' combinational delay)                                             0.049     4.437
C3_RELU_2.in_adder_sumout_cout[3].cout[0] (adder at (19,13))                          0.000     4.437
| (intra 'clb' routing)                                                               0.000     4.437
C3_RELU_2.in_adder_sumout_cout[4].cin[0] (adder at (19,13))                           0.000     4.437
| (primitive 'adder' combinational delay)                                             0.026     4.462
C3_RELU_2.in_adder_sumout_cout[4].cout[0] (adder at (19,13))                          0.000     4.462
| (intra 'clb' routing)                                                               0.000     4.462
C3_RELU_2.in_adder_sumout_cout[5].cin[0] (adder at (19,13))                           0.000     4.462
| (primitive 'adder' combinational delay)                                             0.026     4.488
C3_RELU_2.in_adder_sumout_cout[5].cout[0] (adder at (19,13))                          0.000     4.488
| (intra 'clb' routing)                                                               0.000     4.488
C3_RELU_2.in_adder_sumout_cout[6].cin[0] (adder at (19,13))                           0.000     4.488
| (primitive 'adder' combinational delay)                                             0.026     4.513
C3_RELU_2.in_adder_sumout_cout[6].cout[0] (adder at (19,13))                          0.000     4.513
| (intra 'clb' routing)                                                               0.000     4.513
C3_RELU_2.in_adder_sumout_cout[7].cin[0] (adder at (19,13))                           0.000     4.513
| (primitive 'adder' combinational delay)                                             0.026     4.539
C3_RELU_2.in_adder_sumout_cout[7].cout[0] (adder at (19,13))                          0.000     4.539
| (intra 'clb' routing)                                                               0.000     4.539
C3_RELU_2.in_adder_sumout_cout[8].cin[0] (adder at (19,13))                           0.000     4.539
| (primitive 'adder' combinational delay)                                             0.026     4.565
C3_RELU_2.in_adder_sumout_cout[8].cout[0] (adder at (19,13))                          0.000     4.565
| (intra 'clb' routing)                                                               0.000     4.565
C3_RELU_2.in_adder_sumout_cout[9].cin[0] (adder at (19,13))                           0.000     4.565
| (primitive 'adder' combinational delay)                                             0.026     4.590
C3_RELU_2.in_adder_sumout_cout[9].cout[0] (adder at (19,13))                          0.000     4.590
| (intra 'clb' routing)                                                               0.000     4.590
C3_RELU_2.in_adder_sumout_cout[10].cin[0] (adder at (19,13))                          0.000     4.590
| (primitive 'adder' combinational delay)                                             0.026     4.616
C3_RELU_2.in_adder_sumout_cout[10].cout[0] (adder at (19,13))                         0.000     4.616
| (intra 'clb' routing)                                                               0.000     4.616
C3_RELU_2.in_adder_sumout_cout[11].cin[0] (adder at (19,13))                          0.000     4.616
| (primitive 'adder' combinational delay)                                             0.026     4.641
C3_RELU_2.in_adder_sumout_cout[11].cout[0] (adder at (19,13))                         0.000     4.641
| (intra 'clb' routing)                                                               0.000     4.641
C3_RELU_2.in_adder_sumout_cout[12].cin[0] (adder at (19,13))                          0.000     4.641
| (primitive 'adder' combinational delay)                                             0.026     4.667
C3_RELU_2.in_adder_sumout_cout[12].cout[0] (adder at (19,13))                         0.000     4.667
| (intra 'clb' routing)                                                               0.000     4.667
C3_RELU_2.in_adder_sumout_cout[13].cin[0] (adder at (19,13))                          0.000     4.667
| (primitive 'adder' combinational delay)                                             0.026     4.692
C3_RELU_2.in_adder_sumout_cout[13].cout[0] (adder at (19,13))                         0.000     4.692
| (intra 'clb' routing)                                                               0.000     4.692
C3_RELU_2.in_adder_sumout_cout[14].cin[0] (adder at (19,13))                          0.000     4.692
| (primitive 'adder' combinational delay)                                             0.026     4.718
C3_RELU_2.in_adder_sumout_cout[14].cout[0] (adder at (19,13))                         0.000     4.718
| (intra 'clb' routing)                                                               0.000     4.718
C3_RELU_2.in_adder_sumout_cout[15].cin[0] (adder at (19,13))                          0.000     4.718
| (primitive 'adder' combinational delay)                                             0.026     4.743
C3_RELU_2.in_adder_sumout_cout[15].cout[0] (adder at (19,13))                         0.000     4.743
| (intra 'clb' routing)                                                               0.000     4.743
C3_RELU_2.in_adder_sumout_cout[16].cin[0] (adder at (19,13))                          0.000     4.743
| (primitive 'adder' combinational delay)                                             0.026     4.769
C3_RELU_2.in_adder_sumout_cout[16].cout[0] (adder at (19,13))                         0.000     4.769
| (intra 'clb' routing)                                                               0.000     4.769
C3_RELU_2.in_adder_sumout_cout[17].cin[0] (adder at (19,13))                          0.000     4.769
| (primitive 'adder' combinational delay)                                             0.026     4.795
C3_RELU_2.in_adder_sumout_cout[17].cout[0] (adder at (19,13))                         0.000     4.795
| (intra 'clb' routing)                                                               0.000     4.795
C3_RELU_2.in_adder_sumout_cout[18].cin[0] (adder at (19,13))                          0.000     4.795
| (primitive 'adder' combinational delay)                                             0.035     4.830
C3_RELU_2.in_adder_sumout_cout[18].sumout[0] (adder at (19,13))                       0.000     4.830
| (intra 'clb' routing)                                                               0.040     4.870
| (OPIN:87845 side: (BOTTOM,) (19,13))                                                0.000     4.870
| (CHANX:152065 L4 length:4 (19,12)->(16,12))                                         0.208     5.078
| (CHANX:151929 L4 length:4 (15,12)->(12,12))                                         0.208     5.286
| (IPIN:68385 side: (BOTTOM,) (15,13))                                                0.130     5.416
| (intra 'clb' routing)                                                               0.075     5.490
n11574.in[4] (.names at (15,13))                                                      0.000     5.490
| (primitive '.names' combinational delay)                                            0.180     5.670
n11574.out[0] (.names at (15,13))                                                     0.000     5.670
| (intra 'clb' routing)                                                               0.040     5.710
| (OPIN:68442 side: (LEFT,) (15,13))                                                  0.000     5.710
| (CHANY:187010 L4 length:4 (14,13)->(14,16))                                         0.208     5.918
| (CHANX:153122 L4 length:4 (15,13)->(18,13))                                         0.208     6.126
| (IPIN:78251 side: (BOTTOM,) (17,14))                                                0.130     6.256
| (intra 'clb' routing)                                                               0.075     6.330
out[0].in[2] (.names at (17,14))                                                      0.000     6.330
| (primitive '.names' combinational delay)                                            0.153     6.484
out[0].out[0] (.names at (17,14))                                                     0.000     6.484
| (intra 'clb' routing)                                                               0.040     6.524
| (OPIN:78272 side: (LEFT,) (17,14))                                                  0.000     6.524
| (CHANY:189135 L4 length:4 (16,14)->(16,11))                                         0.208     6.731
| (CHANY:189001 L4 length:4 (16,10)->(16,7))                                          0.208     6.939
| (CHANY:188881 L4 length:4 (16,6)->(16,3))                                           0.208     7.147
| (CHANY:188759 L4 length:2 (16,2)->(16,1))                                           0.208     7.355
| (CHANX:138974 L4 length:4 (17,0)->(20,0))                                           0.208     7.563
| (IPIN:76195 side: (TOP,) (17,0))                                                    0.130     7.693
| (intra 'io' routing)                                                                0.014     7.707
out:out[0].outpad[0] (.output at (17,0))                                              0.000     7.707
data arrival time                                                                               7.707

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.707
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.707


#Path 47
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[14].outpad[0] (.output at (30,17) clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                                              0.000     0.000
| (intra 'io' routing)                                                                      0.042     0.042
| (inter-block routing:global net)                                                          0.000     0.042
| (intra 'clb' routing)                                                                     0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                          0.000     0.042
| (primitive '.latch' Tcq_max)                                                              0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                          0.000     0.103
| (intra 'clb' routing)                                                                     0.040     0.143
| (inter-block routing:global net)                                                          0.000     0.143
| (intra 'clb' routing)                                                                     0.075     0.217
n12417.in[0] (.names at (15,10))                                                            0.000     0.217
| (primitive '.names' combinational delay)                                                  0.153     0.371
n12417.out[0] (.names at (15,10))                                                           0.000     0.371
| (intra 'clb' routing)                                                                     0.115     0.485
n12416.in[5] (.names at (15,10))                                                            0.000     0.485
| (primitive '.names' combinational delay)                                                  0.180     0.665
n12416.out[0] (.names at (15,10))                                                           0.000     0.665
| (intra 'clb' routing)                                                                     0.040     0.705
| (inter-block routing:global net)                                                          0.000     0.705
| (intra 'clb' routing)                                                                     0.075     0.779
n12415.in[2] (.names at (17,10))                                                            0.000     0.779
| (primitive '.names' combinational delay)                                                  0.153     0.933
n12415.out[0] (.names at (17,10))                                                           0.000     0.933
| (intra 'clb' routing)                                                                     0.040     0.972
| (inter-block routing:global net)                                                          0.000     0.972
| (intra 'clb' routing)                                                                     0.075     1.047
CONV_55_DSP_24.out_data[2].in[5] (.names at (11,14))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                  0.180     1.227
CONV_55_DSP_24.out_data[2].out[0] (.names at (11,14))                                       0.000     1.227
| (intra 'clb' routing)                                                                     0.040     1.267
| (OPIN:50139 side: (BOTTOM,) (11,14))                                                      0.000     1.267
| (CHANX:152994 L4 length:4 (11,13)->(14,13))                                               0.208     1.474
| (CHANY:184852 L4 length:4 (12,14)->(12,17))                                               0.208     1.682
| (CHANY:184968 L4 length:4 (12,18)->(12,21))                                               0.208     1.890
| (IPIN:60510 side: (LEFT,) (13,19))                                                        0.130     2.020
| (intra 'clb' routing)                                                                     0.206     2.227
CONV_55_DSP_44.out_data_adder_a_cout[3].b[0] (adder at (13,19))                            -0.000     2.227
| (primitive 'adder' combinational delay)                                                   0.049     2.276
CONV_55_DSP_44.out_data_adder_a_cout[3].cout[0] (adder at (13,19))                          0.000     2.276
| (intra 'clb' routing)                                                                     0.000     2.276
CONV_55_DSP_44.out_data_adder_a_cout[4].cin[0] (adder at (13,19))                           0.000     2.276
| (primitive 'adder' combinational delay)                                                   0.026     2.302
CONV_55_DSP_44.out_data_adder_a_cout[4].cout[0] (adder at (13,19))                          0.000     2.302
| (intra 'clb' routing)                                                                     0.000     2.302
CONV_55_DSP_44.out_data_adder_a_cout[5].cin[0] (adder at (13,19))                           0.000     2.302
| (primitive 'adder' combinational delay)                                                   0.026     2.327
CONV_55_DSP_44.out_data_adder_a_cout[5].cout[0] (adder at (13,19))                          0.000     2.327
| (intra 'clb' routing)                                                                     0.000     2.327
CONV_55_DSP_44.out_data_adder_a_cout[6].cin[0] (adder at (13,19))                           0.000     2.327
| (primitive 'adder' combinational delay)                                                   0.026     2.353
CONV_55_DSP_44.out_data_adder_a_cout[6].cout[0] (adder at (13,19))                          0.000     2.353
| (intra 'clb' routing)                                                                     0.000     2.353
CONV_55_DSP_44.out_data_adder_a_cout[7].cin[0] (adder at (13,19))                           0.000     2.353
| (primitive 'adder' combinational delay)                                                   0.026     2.378
CONV_55_DSP_44.out_data_adder_a_cout[7].cout[0] (adder at (13,19))                          0.000     2.378
| (intra 'clb' routing)                                                                     0.000     2.378
CONV_55_DSP_44.out_data_adder_a_cout[8].cin[0] (adder at (13,19))                           0.000     2.378
| (primitive 'adder' combinational delay)                                                   0.026     2.404
CONV_55_DSP_44.out_data_adder_a_cout[8].cout[0] (adder at (13,19))                          0.000     2.404
| (intra 'clb' routing)                                                                     0.000     2.404
CONV_55_DSP_44.out_data_adder_a_cout[9].cin[0] (adder at (13,19))                           0.000     2.404
| (primitive 'adder' combinational delay)                                                   0.026     2.429
CONV_55_DSP_44.out_data_adder_a_cout[9].cout[0] (adder at (13,19))                          0.000     2.429
| (intra 'clb' routing)                                                                     0.000     2.429
CONV_55_DSP_44.out_data_adder_a_cout[10].cin[0] (adder at (13,19))                          0.000     2.429
| (primitive 'adder' combinational delay)                                                   0.026     2.455
CONV_55_DSP_44.out_data_adder_a_cout[10].cout[0] (adder at (13,19))                         0.000     2.455
| (intra 'clb' routing)                                                                     0.000     2.455
CONV_55_DSP_44.out_data_adder_a_cout[11].cin[0] (adder at (13,19))                          0.000     2.455
| (primitive 'adder' combinational delay)                                                   0.026     2.481
CONV_55_DSP_44.out_data_adder_a_cout[11].cout[0] (adder at (13,19))                         0.000     2.481
| (intra 'clb' routing)                                                                     0.000     2.481
CONV_55_DSP_44.out_data_adder_a_cout[12].cin[0] (adder at (13,19))                          0.000     2.481
| (primitive 'adder' combinational delay)                                                   0.026     2.506
CONV_55_DSP_44.out_data_adder_a_cout[12].cout[0] (adder at (13,19))                         0.000     2.506
| (intra 'clb' routing)                                                                     0.000     2.506
CONV_55_DSP_44.out_data_adder_a_cout[13].cin[0] (adder at (13,19))                          0.000     2.506
| (primitive 'adder' combinational delay)                                                   0.035     2.542
CONV_55_DSP_44.out_data_adder_a_cout[13].sumout[0] (adder at (13,19))                       0.000     2.542
| (intra 'clb' routing)                                                                     0.040     2.581
| (OPIN:60577 side: (BOTTOM,) (13,19))                                                      0.000     2.581
| (CHANX:158479 L4 length:4 (13,18)->(10,18))                                               0.208     2.789
| (CHANY:183773 L4 length:4 (11,18)->(11,15))                                               0.208     2.997
| (CHANX:157426 L4 length:4 (12,17)->(15,17))                                               0.208     3.205
| (IPIN:60247 side: (TOP,) (13,17))                                                         0.130     3.335
| (intra 'clb' routing)                                                                     0.206     3.542
sum_50_adder_sumout_cout[13].a[0] (adder at (13,17))                                        0.000     3.542
| (primitive 'adder' combinational delay)                                                   0.069     3.610
sum_50_adder_sumout_cout[13].sumout[0] (adder at (13,17))                                   0.000     3.610
| (intra 'clb' routing)                                                                     0.040     3.650
| (OPIN:60277 side: (BOTTOM,) (13,17))                                                      0.000     3.650
| (CHANX:156255 L4 length:4 (13,16)->(10,16))                                               0.208     3.858
| (CHANY:182623 L4 length:4 (10,16)->(10,13))                                               0.208     4.066
| (CHANX:153004 L4 length:4 (11,13)->(14,13))                                               0.208     4.274
| (IPIN:59771 side: (BOTTOM,) (13,14))                                                      0.130     4.404
| (intra 'clb' routing)                                                                     0.206     4.610
C3_RELU_12.in_adder_sumout_cout[13].a[0] (adder at (13,14))                                 0.000     4.610
| (primitive 'adder' combinational delay)                                                   0.049     4.660
C3_RELU_12.in_adder_sumout_cout[13].cout[0] (adder at (13,14))                              0.000     4.660
| (intra 'clb' routing)                                                                     0.000     4.660
C3_RELU_12.in_adder_sumout_cout[14].cin[0] (adder at (13,14))                               0.000     4.660
| (primitive 'adder' combinational delay)                                                   0.026     4.685
C3_RELU_12.in_adder_sumout_cout[14].cout[0] (adder at (13,14))                              0.000     4.685
| (intra 'clb' routing)                                                                     0.000     4.685
C3_RELU_12.in_adder_sumout_cout[15].cin[0] (adder at (13,14))                               0.000     4.685
| (primitive 'adder' combinational delay)                                                   0.026     4.711
C3_RELU_12.in_adder_sumout_cout[15].cout[0] (adder at (13,14))                              0.000     4.711
| (intra 'clb' routing)                                                                     0.000     4.711
C3_RELU_12.in_adder_sumout_cout[16].cin[0] (adder at (13,14))                               0.000     4.711
| (primitive 'adder' combinational delay)                                                   0.026     4.736
C3_RELU_12.in_adder_sumout_cout[16].cout[0] (adder at (13,14))                              0.000     4.736
| (intra 'clb' routing)                                                                     0.000     4.736
C3_RELU_12.in_adder_sumout_cout[17].cin[0] (adder at (13,14))                               0.000     4.736
| (primitive 'adder' combinational delay)                                                   0.026     4.762
C3_RELU_12.in_adder_sumout_cout[17].cout[0] (adder at (13,14))                              0.000     4.762
| (intra 'clb' routing)                                                                     0.000     4.762
C3_RELU_12.in_adder_sumout_cout[18].cin[0] (adder at (13,14))                               0.000     4.762
| (primitive 'adder' combinational delay)                                                   0.035     4.797
C3_RELU_12.in_adder_sumout_cout[18].sumout[0] (adder at (13,14))                            0.000     4.797
| (intra 'clb' routing)                                                                     0.040     4.837
| (OPIN:59839 side: (BOTTOM,) (13,14))                                                      0.000     4.837
| (CHANX:153056 L4 length:4 (13,13)->(16,13))                                               0.208     5.045
| (CHANY:186909 L4 length:4 (14,13)->(14,10))                                               0.208     5.253
| (IPIN:68236 side: (LEFT,) (15,12))                                                        0.130     5.383
| (intra 'clb' routing)                                                                     0.075     5.458
n11718.in[2] (.names at (15,12))                                                            0.000     5.458
| (primitive '.names' combinational delay)                                                  0.180     5.637
n11718.out[0] (.names at (15,12))                                                           0.000     5.637
| (intra 'clb' routing)                                                                     0.040     5.677
| (OPIN:68288 side: (LEFT,) (15,12))                                                        0.000     5.677
| (CHANY:186964 L4 length:4 (14,12)->(14,15))                                               0.208     5.885
| (CHANX:154218 L4 length:4 (15,14)->(18,14))                                               0.208     6.093
| (CHANY:191454 L4 length:4 (18,15)->(18,18))                                               0.208     6.301
| (IPIN:88228 side: (LEFT,) (19,16))                                                        0.130     6.431
| (intra 'clb' routing)                                                                     0.075     6.505
out2[14].in[4] (.names at (19,16))                                                          0.000     6.505
| (primitive '.names' combinational delay)                                                  0.180     6.685
out2[14].out[0] (.names at (19,16))                                                         0.000     6.685
| (intra 'clb' routing)                                                                     0.040     6.725
| (OPIN:88299 side: (BOTTOM,) (19,16))                                                      0.000     6.725
| (CHANX:155472 L4 length:4 (19,15)->(22,15))                                               0.208     6.933
| (CHANX:155602 L4 length:4 (23,15)->(26,15))                                               0.208     7.141
| (CHANX:155740 L4 length:3 (27,15)->(29,15))                                               0.208     7.349
| (CHANY:203538 L4 length:4 (29,16)->(29,19))                                               0.208     7.557
| (IPIN:137709 side: (LEFT,) (30,17))                                                       0.130     7.687
| (intra 'io' routing)                                                                      0.014     7.700
out:out2[14].outpad[0] (.output at (30,17))                                                 0.000     7.700
data arrival time                                                                                     7.700

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -7.700
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.700


#Path 48
Startpoint: rows34[21][0].Q[0] (.latch at (17,5) clocked by clk)
Endpoint  : out:out[14].outpad[0] (.output at (30,14) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows34[21][0].clk[0] (.latch at (17,5))                                               0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows34[21][0].Q[0] (.latch at (17,5)) [clock-to-output]                               0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:76944 side: (RIGHT,) (17,5))                                                  0.000     0.143
| (CHANY:189927 L4 length:4 (17,5)->(17,2))                                           0.208     0.351
| (IPIN:76896 side: (RIGHT,) (17,5))                                                  0.130     0.480
| (intra 'clb' routing)                                                               0.075     0.555
n12494.in[1] (.names at (17,5))                                                       0.000     0.555
| (primitive '.names' combinational delay)                                            0.180     0.735
n12494.out[0] (.names at (17,5))                                                      0.000     0.735
| (intra 'clb' routing)                                                               0.040     0.775
| (OPIN:76945 side: (BOTTOM,) (17,5))                                                 0.000     0.775
| (CHANX:143348 L4 length:4 (17,4)->(20,4))                                           0.208     0.983
| (CHANY:193340 L16 length:16 (20,5)->(20,20))                                        0.313     1.295
| (CHANY:193730 L4 length:4 (20,17)->(20,20))                                         0.208     1.503
| (CHANX:158695 L4 length:4 (20,18)->(17,18))                                         0.208     1.711
| (IPIN:88705 side: (BOTTOM,) (19,19))                                                0.130     1.841
| (intra 'clb' routing)                                                               0.075     1.916
CONV_55_DSP_11.out_data[0].in[1] (.names at (19,19))                                  0.000     1.916
| (primitive '.names' combinational delay)                                            0.153     2.069
CONV_55_DSP_11.out_data[0].out[0] (.names at (19,19))                                 0.000     2.069
| (intra 'clb' routing)                                                               0.040     2.109
| (OPIN:88716 side: (RIGHT,) (19,19))                                                 0.000     2.109
| (CHANY:192585 L4 length:4 (19,19)->(19,16))                                         0.208     2.317
| (CHANY:192475 L4 length:4 (19,15)->(19,12))                                         0.208     2.525
| (CHANY:192333 L4 length:4 (19,11)->(19,8))                                          0.208     2.733
| (IPIN:87476 side: (RIGHT,) (19,11))                                                 0.130     2.863
| (intra 'clb' routing)                                                               0.206     3.069
sum30_adder_sumout_cout[1].a[0] (adder at (19,11))                                    0.000     3.069
| (primitive 'adder' combinational delay)                                             0.069     3.138
sum30_adder_sumout_cout[1].sumout[0] (adder at (19,11))                               0.000     3.138
| (intra 'clb' routing)                                                               0.040     3.178
| (OPIN:87527 side: (TOP,) (19,11))                                                   0.000     3.178
| (CHANX:150969 L4 length:4 (19,11)->(16,11))                                         0.208     3.386
| (CHANY:188074 L4 length:4 (15,12)->(15,15))                                         0.208     3.594
| (CHANX:153166 L4 length:4 (16,13)->(19,13))                                         0.208     3.802
| (IPIN:87959 side: (BOTTOM,) (19,14))                                                0.130     3.932
| (intra 'clb' routing)                                                               0.206     4.138
C3_RELU_4.in_adder_sumout_cout[1].a[0] (adder at (19,14))                             0.000     4.138
| (primitive 'adder' combinational delay)                                             0.049     4.187
C3_RELU_4.in_adder_sumout_cout[1].cout[0] (adder at (19,14))                          0.000     4.187
| (intra 'clb' routing)                                                               0.000     4.187
C3_RELU_4.in_adder_sumout_cout[2].cin[0] (adder at (19,14))                           0.000     4.187
| (primitive 'adder' combinational delay)                                             0.026     4.213
C3_RELU_4.in_adder_sumout_cout[2].cout[0] (adder at (19,14))                          0.000     4.213
| (intra 'clb' routing)                                                               0.000     4.213
C3_RELU_4.in_adder_sumout_cout[3].cin[0] (adder at (19,14))                           0.000     4.213
| (primitive 'adder' combinational delay)                                             0.026     4.238
C3_RELU_4.in_adder_sumout_cout[3].cout[0] (adder at (19,14))                          0.000     4.238
| (intra 'clb' routing)                                                               0.000     4.238
C3_RELU_4.in_adder_sumout_cout[4].cin[0] (adder at (19,14))                           0.000     4.238
| (primitive 'adder' combinational delay)                                             0.026     4.264
C3_RELU_4.in_adder_sumout_cout[4].cout[0] (adder at (19,14))                          0.000     4.264
| (intra 'clb' routing)                                                               0.000     4.264
C3_RELU_4.in_adder_sumout_cout[5].cin[0] (adder at (19,14))                           0.000     4.264
| (primitive 'adder' combinational delay)                                             0.026     4.289
C3_RELU_4.in_adder_sumout_cout[5].cout[0] (adder at (19,14))                          0.000     4.289
| (intra 'clb' routing)                                                               0.000     4.289
C3_RELU_4.in_adder_sumout_cout[6].cin[0] (adder at (19,14))                           0.000     4.289
| (primitive 'adder' combinational delay)                                             0.026     4.315
C3_RELU_4.in_adder_sumout_cout[6].cout[0] (adder at (19,14))                          0.000     4.315
| (intra 'clb' routing)                                                               0.000     4.315
C3_RELU_4.in_adder_sumout_cout[7].cin[0] (adder at (19,14))                           0.000     4.315
| (primitive 'adder' combinational delay)                                             0.026     4.341
C3_RELU_4.in_adder_sumout_cout[7].cout[0] (adder at (19,14))                          0.000     4.341
| (intra 'clb' routing)                                                               0.000     4.341
C3_RELU_4.in_adder_sumout_cout[8].cin[0] (adder at (19,14))                           0.000     4.341
| (primitive 'adder' combinational delay)                                             0.026     4.366
C3_RELU_4.in_adder_sumout_cout[8].cout[0] (adder at (19,14))                          0.000     4.366
| (intra 'clb' routing)                                                               0.000     4.366
C3_RELU_4.in_adder_sumout_cout[9].cin[0] (adder at (19,14))                           0.000     4.366
| (primitive 'adder' combinational delay)                                             0.026     4.392
C3_RELU_4.in_adder_sumout_cout[9].cout[0] (adder at (19,14))                          0.000     4.392
| (intra 'clb' routing)                                                               0.000     4.392
C3_RELU_4.in_adder_sumout_cout[10].cin[0] (adder at (19,14))                          0.000     4.392
| (primitive 'adder' combinational delay)                                             0.026     4.417
C3_RELU_4.in_adder_sumout_cout[10].cout[0] (adder at (19,14))                         0.000     4.417
| (intra 'clb' routing)                                                               0.000     4.417
C3_RELU_4.in_adder_sumout_cout[11].cin[0] (adder at (19,14))                          0.000     4.417
| (primitive 'adder' combinational delay)                                             0.026     4.443
C3_RELU_4.in_adder_sumout_cout[11].cout[0] (adder at (19,14))                         0.000     4.443
| (intra 'clb' routing)                                                               0.000     4.443
C3_RELU_4.in_adder_sumout_cout[12].cin[0] (adder at (19,14))                          0.000     4.443
| (primitive 'adder' combinational delay)                                             0.026     4.468
C3_RELU_4.in_adder_sumout_cout[12].cout[0] (adder at (19,14))                         0.000     4.468
| (intra 'clb' routing)                                                               0.000     4.468
C3_RELU_4.in_adder_sumout_cout[13].cin[0] (adder at (19,14))                          0.000     4.468
| (primitive 'adder' combinational delay)                                             0.026     4.494
C3_RELU_4.in_adder_sumout_cout[13].cout[0] (adder at (19,14))                         0.000     4.494
| (intra 'clb' routing)                                                               0.000     4.494
C3_RELU_4.in_adder_sumout_cout[14].cin[0] (adder at (19,14))                          0.000     4.494
| (primitive 'adder' combinational delay)                                             0.026     4.520
C3_RELU_4.in_adder_sumout_cout[14].cout[0] (adder at (19,14))                         0.000     4.520
| (intra 'clb' routing)                                                               0.000     4.520
C3_RELU_4.in_adder_sumout_cout[15].cin[0] (adder at (19,14))                          0.000     4.520
| (primitive 'adder' combinational delay)                                             0.026     4.545
C3_RELU_4.in_adder_sumout_cout[15].cout[0] (adder at (19,14))                         0.000     4.545
| (intra 'clb' routing)                                                               0.000     4.545
C3_RELU_4.in_adder_sumout_cout[16].cin[0] (adder at (19,14))                          0.000     4.545
| (primitive 'adder' combinational delay)                                             0.026     4.571
C3_RELU_4.in_adder_sumout_cout[16].cout[0] (adder at (19,14))                         0.000     4.571
| (intra 'clb' routing)                                                               0.000     4.571
C3_RELU_4.in_adder_sumout_cout[17].cin[0] (adder at (19,14))                          0.000     4.571
| (primitive 'adder' combinational delay)                                             0.026     4.596
C3_RELU_4.in_adder_sumout_cout[17].cout[0] (adder at (19,14))                         0.000     4.596
| (intra 'clb' routing)                                                               0.000     4.596
C3_RELU_4.in_adder_sumout_cout[18].cin[0] (adder at (19,14))                          0.000     4.596
| (primitive 'adder' combinational delay)                                             0.035     4.632
C3_RELU_4.in_adder_sumout_cout[18].sumout[0] (adder at (19,14))                       0.000     4.632
| (intra 'clb' routing)                                                               0.040     4.672
| (OPIN:87995 side: (BOTTOM,) (19,14))                                                0.000     4.672
| (CHANX:153258 L4 length:4 (19,13)->(22,13))                                         0.208     4.879
| (CHANY:192524 L4 length:4 (19,14)->(19,17))                                         0.208     5.087
| (CHANX:155377 L4 length:4 (19,15)->(16,15))                                         0.208     5.295
| (IPIN:88235 side: (BOTTOM,) (19,16))                                                0.130     5.425
| (intra 'clb' routing)                                                               0.075     5.500
n11625.in[2] (.names at (19,16))                                                      0.000     5.500
| (primitive '.names' combinational delay)                                            0.180     5.680
n11625.out[0] (.names at (19,16))                                                     0.000     5.680
| (intra 'clb' routing)                                                               0.040     5.719
| (OPIN:88303 side: (BOTTOM,) (19,16))                                                0.000     5.719
| (CHANX:155379 L4 length:4 (19,15)->(16,15))                                         0.208     5.927
| (CHANY:191369 L4 length:4 (18,15)->(18,12))                                         0.208     6.135
| (IPIN:87928 side: (LEFT,) (19,14))                                                  0.130     6.265
| (intra 'clb' routing)                                                               0.075     6.340
out[14].in[3] (.names at (19,14))                                                     0.000     6.340
| (primitive '.names' combinational delay)                                            0.153     6.493
out[14].out[0] (.names at (19,14))                                                    0.000     6.493
| (intra 'clb' routing)                                                               0.040     6.533
| (OPIN:87976 side: (LEFT,) (19,14))                                                  0.000     6.533
| (CHANY:191426 L4 length:4 (18,14)->(18,17))                                         0.208     6.741
| (CHANX:154354 L4 length:4 (19,14)->(22,14))                                         0.208     6.949
| (CHANX:154414 L16 length:10 (20,14)->(29,14))                                       0.313     7.262
| (CHANY:203369 L4 length:4 (29,14)->(29,11))                                         0.208     7.470
| (IPIN:137565 side: (LEFT,) (30,14))                                                 0.130     7.600
| (intra 'io' routing)                                                                0.014     7.614
out:out[14].outpad[0] (.output at (30,14))                                            0.000     7.614
data arrival time                                                                               7.614

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.614
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.614


#Path 49
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[9].outpad[0] (.output at (14,0) clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                                              0.000     0.000
| (intra 'io' routing)                                                                      0.042     0.042
| (inter-block routing:global net)                                                          0.000     0.042
| (intra 'clb' routing)                                                                     0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                          0.000     0.042
| (primitive '.latch' Tcq_max)                                                              0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                          0.000     0.103
| (intra 'clb' routing)                                                                     0.040     0.143
| (inter-block routing:global net)                                                          0.000     0.143
| (intra 'clb' routing)                                                                     0.075     0.217
n12417.in[0] (.names at (15,10))                                                            0.000     0.217
| (primitive '.names' combinational delay)                                                  0.153     0.371
n12417.out[0] (.names at (15,10))                                                           0.000     0.371
| (intra 'clb' routing)                                                                     0.115     0.485
n12416.in[5] (.names at (15,10))                                                            0.000     0.485
| (primitive '.names' combinational delay)                                                  0.180     0.665
n12416.out[0] (.names at (15,10))                                                           0.000     0.665
| (intra 'clb' routing)                                                                     0.040     0.705
| (inter-block routing:global net)                                                          0.000     0.705
| (intra 'clb' routing)                                                                     0.075     0.779
n12415.in[2] (.names at (17,10))                                                            0.000     0.779
| (primitive '.names' combinational delay)                                                  0.153     0.933
n12415.out[0] (.names at (17,10))                                                           0.000     0.933
| (intra 'clb' routing)                                                                     0.040     0.972
| (inter-block routing:global net)                                                          0.000     0.972
| (intra 'clb' routing)                                                                     0.075     1.047
CONV_55_DSP_24.out_data[2].in[5] (.names at (11,14))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                  0.180     1.227
CONV_55_DSP_24.out_data[2].out[0] (.names at (11,14))                                       0.000     1.227
| (intra 'clb' routing)                                                                     0.040     1.267
| (OPIN:50139 side: (BOTTOM,) (11,14))                                                      0.000     1.267
| (CHANX:152994 L4 length:4 (11,13)->(14,13))                                               0.208     1.474
| (CHANY:184852 L4 length:4 (12,14)->(12,17))                                               0.208     1.682
| (CHANY:184968 L4 length:4 (12,18)->(12,21))                                               0.208     1.890
| (IPIN:60510 side: (LEFT,) (13,19))                                                        0.130     2.020
| (intra 'clb' routing)                                                                     0.206     2.227
CONV_55_DSP_44.out_data_adder_a_cout[3].b[0] (adder at (13,19))                            -0.000     2.227
| (primitive 'adder' combinational delay)                                                   0.049     2.276
CONV_55_DSP_44.out_data_adder_a_cout[3].cout[0] (adder at (13,19))                          0.000     2.276
| (intra 'clb' routing)                                                                     0.000     2.276
CONV_55_DSP_44.out_data_adder_a_cout[4].cin[0] (adder at (13,19))                           0.000     2.276
| (primitive 'adder' combinational delay)                                                   0.026     2.302
CONV_55_DSP_44.out_data_adder_a_cout[4].cout[0] (adder at (13,19))                          0.000     2.302
| (intra 'clb' routing)                                                                     0.000     2.302
CONV_55_DSP_44.out_data_adder_a_cout[5].cin[0] (adder at (13,19))                           0.000     2.302
| (primitive 'adder' combinational delay)                                                   0.026     2.327
CONV_55_DSP_44.out_data_adder_a_cout[5].cout[0] (adder at (13,19))                          0.000     2.327
| (intra 'clb' routing)                                                                     0.000     2.327
CONV_55_DSP_44.out_data_adder_a_cout[6].cin[0] (adder at (13,19))                           0.000     2.327
| (primitive 'adder' combinational delay)                                                   0.026     2.353
CONV_55_DSP_44.out_data_adder_a_cout[6].cout[0] (adder at (13,19))                          0.000     2.353
| (intra 'clb' routing)                                                                     0.000     2.353
CONV_55_DSP_44.out_data_adder_a_cout[7].cin[0] (adder at (13,19))                           0.000     2.353
| (primitive 'adder' combinational delay)                                                   0.026     2.378
CONV_55_DSP_44.out_data_adder_a_cout[7].cout[0] (adder at (13,19))                          0.000     2.378
| (intra 'clb' routing)                                                                     0.000     2.378
CONV_55_DSP_44.out_data_adder_a_cout[8].cin[0] (adder at (13,19))                           0.000     2.378
| (primitive 'adder' combinational delay)                                                   0.026     2.404
CONV_55_DSP_44.out_data_adder_a_cout[8].cout[0] (adder at (13,19))                          0.000     2.404
| (intra 'clb' routing)                                                                     0.000     2.404
CONV_55_DSP_44.out_data_adder_a_cout[9].cin[0] (adder at (13,19))                           0.000     2.404
| (primitive 'adder' combinational delay)                                                   0.026     2.429
CONV_55_DSP_44.out_data_adder_a_cout[9].cout[0] (adder at (13,19))                          0.000     2.429
| (intra 'clb' routing)                                                                     0.000     2.429
CONV_55_DSP_44.out_data_adder_a_cout[10].cin[0] (adder at (13,19))                          0.000     2.429
| (primitive 'adder' combinational delay)                                                   0.026     2.455
CONV_55_DSP_44.out_data_adder_a_cout[10].cout[0] (adder at (13,19))                         0.000     2.455
| (intra 'clb' routing)                                                                     0.000     2.455
CONV_55_DSP_44.out_data_adder_a_cout[11].cin[0] (adder at (13,19))                          0.000     2.455
| (primitive 'adder' combinational delay)                                                   0.026     2.481
CONV_55_DSP_44.out_data_adder_a_cout[11].cout[0] (adder at (13,19))                         0.000     2.481
| (intra 'clb' routing)                                                                     0.000     2.481
CONV_55_DSP_44.out_data_adder_a_cout[12].cin[0] (adder at (13,19))                          0.000     2.481
| (primitive 'adder' combinational delay)                                                   0.026     2.506
CONV_55_DSP_44.out_data_adder_a_cout[12].cout[0] (adder at (13,19))                         0.000     2.506
| (intra 'clb' routing)                                                                     0.000     2.506
CONV_55_DSP_44.out_data_adder_a_cout[13].cin[0] (adder at (13,19))                          0.000     2.506
| (primitive 'adder' combinational delay)                                                   0.035     2.542
CONV_55_DSP_44.out_data_adder_a_cout[13].sumout[0] (adder at (13,19))                       0.000     2.542
| (intra 'clb' routing)                                                                     0.040     2.581
| (OPIN:60577 side: (BOTTOM,) (13,19))                                                      0.000     2.581
| (CHANX:158479 L4 length:4 (13,18)->(10,18))                                               0.208     2.789
| (CHANY:183773 L4 length:4 (11,18)->(11,15))                                               0.208     2.997
| (CHANX:157426 L4 length:4 (12,17)->(15,17))                                               0.208     3.205
| (IPIN:60247 side: (TOP,) (13,17))                                                         0.130     3.335
| (intra 'clb' routing)                                                                     0.206     3.542
sum_50_adder_sumout_cout[13].a[0] (adder at (13,17))                                        0.000     3.542
| (primitive 'adder' combinational delay)                                                   0.069     3.610
sum_50_adder_sumout_cout[13].sumout[0] (adder at (13,17))                                   0.000     3.610
| (intra 'clb' routing)                                                                     0.040     3.650
| (OPIN:60277 side: (BOTTOM,) (13,17))                                                      0.000     3.650
| (CHANX:156255 L4 length:4 (13,16)->(10,16))                                               0.208     3.858
| (CHANY:182623 L4 length:4 (10,16)->(10,13))                                               0.208     4.066
| (CHANX:153004 L4 length:4 (11,13)->(14,13))                                               0.208     4.274
| (IPIN:59771 side: (BOTTOM,) (13,14))                                                      0.130     4.404
| (intra 'clb' routing)                                                                     0.206     4.610
C3_RELU_12.in_adder_sumout_cout[13].a[0] (adder at (13,14))                                 0.000     4.610
| (primitive 'adder' combinational delay)                                                   0.049     4.660
C3_RELU_12.in_adder_sumout_cout[13].cout[0] (adder at (13,14))                              0.000     4.660
| (intra 'clb' routing)                                                                     0.000     4.660
C3_RELU_12.in_adder_sumout_cout[14].cin[0] (adder at (13,14))                               0.000     4.660
| (primitive 'adder' combinational delay)                                                   0.026     4.685
C3_RELU_12.in_adder_sumout_cout[14].cout[0] (adder at (13,14))                              0.000     4.685
| (intra 'clb' routing)                                                                     0.000     4.685
C3_RELU_12.in_adder_sumout_cout[15].cin[0] (adder at (13,14))                               0.000     4.685
| (primitive 'adder' combinational delay)                                                   0.026     4.711
C3_RELU_12.in_adder_sumout_cout[15].cout[0] (adder at (13,14))                              0.000     4.711
| (intra 'clb' routing)                                                                     0.000     4.711
C3_RELU_12.in_adder_sumout_cout[16].cin[0] (adder at (13,14))                               0.000     4.711
| (primitive 'adder' combinational delay)                                                   0.026     4.736
C3_RELU_12.in_adder_sumout_cout[16].cout[0] (adder at (13,14))                              0.000     4.736
| (intra 'clb' routing)                                                                     0.000     4.736
C3_RELU_12.in_adder_sumout_cout[17].cin[0] (adder at (13,14))                               0.000     4.736
| (primitive 'adder' combinational delay)                                                   0.026     4.762
C3_RELU_12.in_adder_sumout_cout[17].cout[0] (adder at (13,14))                              0.000     4.762
| (intra 'clb' routing)                                                                     0.000     4.762
C3_RELU_12.in_adder_sumout_cout[18].cin[0] (adder at (13,14))                               0.000     4.762
| (primitive 'adder' combinational delay)                                                   0.035     4.797
C3_RELU_12.in_adder_sumout_cout[18].sumout[0] (adder at (13,14))                            0.000     4.797
| (intra 'clb' routing)                                                                     0.040     4.837
| (OPIN:59839 side: (BOTTOM,) (13,14))                                                      0.000     4.837
| (CHANX:153060 L4 length:4 (13,13)->(16,13))                                               0.208     5.045
| (CHANY:187032 L4 length:4 (14,14)->(14,17))                                               0.208     5.253
| (IPIN:68690 side: (LEFT,) (15,15))                                                        0.130     5.383
| (intra 'clb' routing)                                                                     0.075     5.458
n11705.in[0] (.names at (15,15))                                                            0.000     5.458
| (primitive '.names' combinational delay)                                                  0.180     5.637
n11705.out[0] (.names at (15,15))                                                           0.000     5.637
| (intra 'clb' routing)                                                                     0.040     5.677
| (OPIN:68738 side: (LEFT,) (15,15))                                                        0.000     5.677
| (CHANY:186973 L4 length:4 (14,15)->(14,12))                                               0.208     5.885
| (CHANX:151893 L4 length:4 (14,12)->(11,12))                                               0.208     6.093
| (IPIN:59625 side: (BOTTOM,) (13,13))                                                      0.130     6.223
| (intra 'clb' routing)                                                                     0.075     6.298
out2[9].in[4] (.names at (13,13))                                                           0.000     6.298
| (primitive '.names' combinational delay)                                                  0.180     6.477
out2[9].out[0] (.names at (13,13))                                                          0.000     6.477
| (intra 'clb' routing)                                                                     0.040     6.517
| (OPIN:59693 side: (BOTTOM,) (13,13))                                                      0.000     6.517
| (CHANX:151865 L4 length:4 (13,12)->(10,12))                                               0.208     6.725
| (CHANY:181133 L16 length:12 (9,12)->(9,1))                                                0.313     7.038
| (CHANX:138742 L4 length:4 (10,0)->(13,0))                                                 0.208     7.246
| (CHANX:138878 L4 length:4 (14,0)->(17,0))                                                 0.208     7.454
| (IPIN:62174 side: (TOP,) (14,0))                                                          0.130     7.584
| (intra 'io' routing)                                                                      0.014     7.598
out:out2[9].outpad[0] (.output at (14,0))                                                   0.000     7.598
data arrival time                                                                                     7.598

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -7.598
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.598


#Path 50
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[13].outpad[0] (.output at (14,0) clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                                              0.000     0.000
| (intra 'io' routing)                                                                      0.042     0.042
| (inter-block routing:global net)                                                          0.000     0.042
| (intra 'clb' routing)                                                                     0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                          0.000     0.042
| (primitive '.latch' Tcq_max)                                                              0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                          0.000     0.103
| (intra 'clb' routing)                                                                     0.040     0.143
| (inter-block routing:global net)                                                          0.000     0.143
| (intra 'clb' routing)                                                                     0.075     0.217
n12417.in[0] (.names at (15,10))                                                            0.000     0.217
| (primitive '.names' combinational delay)                                                  0.153     0.371
n12417.out[0] (.names at (15,10))                                                           0.000     0.371
| (intra 'clb' routing)                                                                     0.115     0.485
n12416.in[5] (.names at (15,10))                                                            0.000     0.485
| (primitive '.names' combinational delay)                                                  0.180     0.665
n12416.out[0] (.names at (15,10))                                                           0.000     0.665
| (intra 'clb' routing)                                                                     0.040     0.705
| (inter-block routing:global net)                                                          0.000     0.705
| (intra 'clb' routing)                                                                     0.075     0.779
n12415.in[2] (.names at (17,10))                                                            0.000     0.779
| (primitive '.names' combinational delay)                                                  0.153     0.933
n12415.out[0] (.names at (17,10))                                                           0.000     0.933
| (intra 'clb' routing)                                                                     0.040     0.972
| (inter-block routing:global net)                                                          0.000     0.972
| (intra 'clb' routing)                                                                     0.075     1.047
CONV_55_DSP_37.out_data[0].in[5] (.names at (17,9))                                         0.000     1.047
| (primitive '.names' combinational delay)                                                  0.180     1.227
CONV_55_DSP_37.out_data[0].out[0] (.names at (17,9))                                        0.000     1.227
| (intra 'clb' routing)                                                                     0.040     1.267
| (OPIN:77532 side: (RIGHT,) (17,9))                                                        0.000     1.267
| (CHANY:190166 L4 length:4 (17,9)->(17,12))                                                0.208     1.474
| (CHANY:190304 L4 length:4 (17,13)->(17,16))                                               0.208     1.682
| (CHANX:156387 L4 length:4 (17,16)->(14,16))                                               0.208     1.890
| (CHANY:187126 L4 length:4 (14,17)->(14,20))                                               0.208     2.098
| (IPIN:69306 side: (LEFT,) (15,19))                                                        0.130     2.228
| (intra 'clb' routing)                                                                     0.206     2.435
CONV_55_DSP_40.out_data_adder_a_cout[1].a[0] (adder at (15,19))                            -0.000     2.435
| (primitive 'adder' combinational delay)                                                   0.049     2.484
CONV_55_DSP_40.out_data_adder_a_cout[1].cout[0] (adder at (15,19))                          0.000     2.484
| (intra 'clb' routing)                                                                     0.000     2.484
CONV_55_DSP_40.out_data_adder_a_cout[2].cin[0] (adder at (15,19))                           0.000     2.484
| (primitive 'adder' combinational delay)                                                   0.026     2.509
CONV_55_DSP_40.out_data_adder_a_cout[2].cout[0] (adder at (15,19))                          0.000     2.509
| (intra 'clb' routing)                                                                     0.000     2.509
CONV_55_DSP_40.out_data_adder_a_cout[3].cin[0] (adder at (15,19))                           0.000     2.509
| (primitive 'adder' combinational delay)                                                   0.026     2.535
CONV_55_DSP_40.out_data_adder_a_cout[3].cout[0] (adder at (15,19))                          0.000     2.535
| (intra 'clb' routing)                                                                     0.000     2.535
CONV_55_DSP_40.out_data_adder_a_cout[4].cin[0] (adder at (15,19))                           0.000     2.535
| (primitive 'adder' combinational delay)                                                   0.026     2.561
CONV_55_DSP_40.out_data_adder_a_cout[4].cout[0] (adder at (15,19))                          0.000     2.561
| (intra 'clb' routing)                                                                     0.000     2.561
CONV_55_DSP_40.out_data_adder_a_cout[5].cin[0] (adder at (15,19))                           0.000     2.561
| (primitive 'adder' combinational delay)                                                   0.026     2.586
CONV_55_DSP_40.out_data_adder_a_cout[5].cout[0] (adder at (15,19))                          0.000     2.586
| (intra 'clb' routing)                                                                     0.000     2.586
CONV_55_DSP_40.out_data_adder_a_cout[6].cin[0] (adder at (15,19))                           0.000     2.586
| (primitive 'adder' combinational delay)                                                   0.026     2.612
CONV_55_DSP_40.out_data_adder_a_cout[6].cout[0] (adder at (15,19))                          0.000     2.612
| (intra 'clb' routing)                                                                     0.000     2.612
CONV_55_DSP_40.out_data_adder_a_cout[7].cin[0] (adder at (15,19))                           0.000     2.612
| (primitive 'adder' combinational delay)                                                   0.026     2.637
CONV_55_DSP_40.out_data_adder_a_cout[7].cout[0] (adder at (15,19))                          0.000     2.637
| (intra 'clb' routing)                                                                     0.000     2.637
CONV_55_DSP_40.out_data_adder_a_cout[8].cin[0] (adder at (15,19))                           0.000     2.637
| (primitive 'adder' combinational delay)                                                   0.026     2.663
CONV_55_DSP_40.out_data_adder_a_cout[8].cout[0] (adder at (15,19))                          0.000     2.663
| (intra 'clb' routing)                                                                     0.000     2.663
CONV_55_DSP_40.out_data_adder_a_cout[9].cin[0] (adder at (15,19))                           0.000     2.663
| (primitive 'adder' combinational delay)                                                   0.026     2.688
CONV_55_DSP_40.out_data_adder_a_cout[9].cout[0] (adder at (15,19))                          0.000     2.688
| (intra 'clb' routing)                                                                     0.000     2.688
CONV_55_DSP_40.out_data_adder_a_cout[10].cin[0] (adder at (15,19))                          0.000     2.688
| (primitive 'adder' combinational delay)                                                   0.026     2.714
CONV_55_DSP_40.out_data_adder_a_cout[10].cout[0] (adder at (15,19))                         0.000     2.714
| (intra 'clb' routing)                                                                     0.000     2.714
CONV_55_DSP_40.out_data_adder_a_cout[11].cin[0] (adder at (15,19))                          0.000     2.714
| (primitive 'adder' combinational delay)                                                   0.026     2.740
CONV_55_DSP_40.out_data_adder_a_cout[11].cout[0] (adder at (15,19))                         0.000     2.740
| (intra 'clb' routing)                                                                     0.000     2.740
CONV_55_DSP_40.out_data_adder_a_cout[12].cin[0] (adder at (15,19))                          0.000     2.740
| (primitive 'adder' combinational delay)                                                   0.026     2.765
CONV_55_DSP_40.out_data_adder_a_cout[12].cout[0] (adder at (15,19))                         0.000     2.765
| (intra 'clb' routing)                                                                     0.000     2.765
CONV_55_DSP_40.out_data_adder_a_cout[13].cin[0] (adder at (15,19))                          0.000     2.765
| (primitive 'adder' combinational delay)                                                   0.026     2.791
CONV_55_DSP_40.out_data_adder_a_cout[13].cout[0] (adder at (15,19))                         0.000     2.791
| (intra 'clb' routing)                                                                     0.000     2.791
CONV_55_DSP_40.out_data_adder_a_cout[14].cin[0] (adder at (15,19))                          0.000     2.791
| (primitive 'adder' combinational delay)                                                   0.026     2.816
CONV_55_DSP_40.out_data_adder_a_cout[14].cout[0] (adder at (15,19))                         0.000     2.816
| (intra 'clb' routing)                                                                     0.000     2.816
CONV_55_DSP_40.out_data_adder_a_cout[15].cin[0] (adder at (15,19))                          0.000     2.816
| (primitive 'adder' combinational delay)                                                   0.026     2.842
CONV_55_DSP_40.out_data_adder_a_cout[15].cout[0] (adder at (15,19))                         0.000     2.842
| (intra 'clb' routing)                                                                     0.000     2.842
CONV_55_DSP_40.out_data_adder_a_cout[16].cin[0] (adder at (15,19))                          0.000     2.842
| (primitive 'adder' combinational delay)                                                   0.026     2.867
CONV_55_DSP_40.out_data_adder_a_cout[16].cout[0] (adder at (15,19))                         0.000     2.867
| (intra 'clb' routing)                                                                     0.000     2.867
CONV_55_DSP_40.out_data_adder_a_cout[17].cin[0] (adder at (15,19))                          0.000     2.867
| (primitive 'adder' combinational delay)                                                   0.026     2.893
CONV_55_DSP_40.out_data_adder_a_cout[17].cout[0] (adder at (15,19))                         0.000     2.893
| (intra 'clb' routing)                                                                     0.000     2.893
CONV_55_DSP_40.out_data_adder_a_cout[18].cin[0] (adder at (15,19))                          0.000     2.893
| (primitive 'adder' combinational delay)                                                   0.035     2.928
CONV_55_DSP_40.out_data_adder_a_cout[18].sumout[0] (adder at (15,19))                       0.000     2.928
| (intra 'clb' routing)                                                                     0.040     2.968
| (OPIN:69347 side: (TOP,) (15,19))                                                         0.000     2.968
| (CHANX:159730 L4 length:4 (15,19)->(18,19))                                               0.208     3.176
| (CHANY:188193 L4 length:4 (15,19)->(15,16))                                               0.208     3.384
| (CHANX:158523 L4 length:4 (15,18)->(12,18))                                               0.208     3.592
| (IPIN:69097 side: (TOP,) (15,18))                                                         0.130     3.722
| (intra 'clb' routing)                                                                     0.206     3.928
sum_40_adder_sumout_cout[18].a[0] (adder at (15,18))                                        0.000     3.928
| (primitive 'adder' combinational delay)                                                   0.069     3.997
sum_40_adder_sumout_cout[18].sumout[0] (adder at (15,18))                                   0.000     3.997
| (intra 'clb' routing)                                                                     0.040     4.037
| (OPIN:69197 side: (TOP,) (15,18))                                                         0.000     4.037
| (CHANX:158636 L4 length:4 (15,18)->(18,18))                                               0.208     4.245
| (CHANY:188191 L4 length:4 (15,18)->(15,15))                                               0.208     4.453
| (IPIN:68692 side: (RIGHT,) (15,15))                                                       0.130     4.583
| (intra 'clb' routing)                                                                     0.206     4.789
C3_RELU_11.in_adder_sumout_cout[18].a[0] (adder at (15,15))                                 0.000     4.789
| (primitive 'adder' combinational delay)                                                   0.069     4.858
C3_RELU_11.in_adder_sumout_cout[18].sumout[0] (adder at (15,15))                            0.000     4.858
| (intra 'clb' routing)                                                                     0.040     4.898
| (OPIN:68737 side: (BOTTOM,) (15,15))                                                      0.000     4.898
| (CHANX:154121 L4 length:4 (15,14)->(12,14))                                               0.208     5.106
| (CHANY:187078 L4 length:4 (14,15)->(14,18))                                               0.208     5.314
| (IPIN:68840 side: (LEFT,) (15,16))                                                        0.130     5.444
| (intra 'clb' routing)                                                                     0.075     5.518
n11716.in[4] (.names at (15,16))                                                            0.000     5.518
| (primitive '.names' combinational delay)                                                  0.180     5.698
n11716.out[0] (.names at (15,16))                                                           0.000     5.698
| (intra 'clb' routing)                                                                     0.040     5.738
| (OPIN:68888 side: (LEFT,) (15,16))                                                        0.000     5.738
| (CHANY:186999 L4 length:4 (14,16)->(14,13))                                               0.208     5.946
| (IPIN:68406 side: (LEFT,) (15,13))                                                        0.130     6.076
| (intra 'clb' routing)                                                                     0.075     6.150
out2[13].in[1] (.names at (15,13))                                                          0.000     6.150
| (primitive '.names' combinational delay)                                                  0.153     6.304
out2[13].out[0] (.names at (15,13))                                                         0.000     6.304
| (intra 'clb' routing)                                                                     0.040     6.343
| (OPIN:68425 side: (BOTTOM,) (15,13))                                                      0.000     6.343
| (CHANX:151919 L4 length:4 (15,12)->(12,12))                                               0.208     6.551
| (CHANY:185777 L4 length:4 (13,12)->(13,9))                                                0.208     6.759
| (CHANY:185647 L4 length:4 (13,8)->(13,5))                                                 0.208     6.967
| (CHANY:185491 L4 length:4 (13,4)->(13,1))                                                 0.208     7.175
| (CHANX:138896 L4 length:4 (14,0)->(17,0))                                                 0.208     7.383
| (IPIN:62186 side: (TOP,) (14,0))                                                          0.130     7.513
| (intra 'io' routing)                                                                      0.014     7.527
out:out2[13].outpad[0] (.output at (14,0))                                                  0.000     7.527
data arrival time                                                                                     7.527

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -7.527
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.527


#Path 51
Startpoint: rows34[21][0].Q[0] (.latch at (17,5) clocked by clk)
Endpoint  : out:out[13].outpad[0] (.output at (16,0) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows34[21][0].clk[0] (.latch at (17,5))                                               0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows34[21][0].Q[0] (.latch at (17,5)) [clock-to-output]                               0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:76944 side: (RIGHT,) (17,5))                                                  0.000     0.143
| (CHANY:189927 L4 length:4 (17,5)->(17,2))                                           0.208     0.351
| (IPIN:76896 side: (RIGHT,) (17,5))                                                  0.130     0.480
| (intra 'clb' routing)                                                               0.075     0.555
n12494.in[1] (.names at (17,5))                                                       0.000     0.555
| (primitive '.names' combinational delay)                                            0.180     0.735
n12494.out[0] (.names at (17,5))                                                      0.000     0.735
| (intra 'clb' routing)                                                               0.040     0.775
| (OPIN:76945 side: (BOTTOM,) (17,5))                                                 0.000     0.775
| (CHANX:143348 L4 length:4 (17,4)->(20,4))                                           0.208     0.983
| (CHANY:193340 L16 length:16 (20,5)->(20,20))                                        0.313     1.295
| (CHANY:193730 L4 length:4 (20,17)->(20,20))                                         0.208     1.503
| (CHANX:158695 L4 length:4 (20,18)->(17,18))                                         0.208     1.711
| (IPIN:88705 side: (BOTTOM,) (19,19))                                                0.130     1.841
| (intra 'clb' routing)                                                               0.075     1.916
CONV_55_DSP_11.out_data[0].in[1] (.names at (19,19))                                  0.000     1.916
| (primitive '.names' combinational delay)                                            0.153     2.069
CONV_55_DSP_11.out_data[0].out[0] (.names at (19,19))                                 0.000     2.069
| (intra 'clb' routing)                                                               0.040     2.109
| (OPIN:88716 side: (RIGHT,) (19,19))                                                 0.000     2.109
| (CHANY:192585 L4 length:4 (19,19)->(19,16))                                         0.208     2.317
| (CHANY:192475 L4 length:4 (19,15)->(19,12))                                         0.208     2.525
| (CHANY:192333 L4 length:4 (19,11)->(19,8))                                          0.208     2.733
| (IPIN:87476 side: (RIGHT,) (19,11))                                                 0.130     2.863
| (intra 'clb' routing)                                                               0.206     3.069
sum30_adder_sumout_cout[1].a[0] (adder at (19,11))                                    0.000     3.069
| (primitive 'adder' combinational delay)                                             0.069     3.138
sum30_adder_sumout_cout[1].sumout[0] (adder at (19,11))                               0.000     3.138
| (intra 'clb' routing)                                                               0.040     3.178
| (OPIN:87527 side: (TOP,) (19,11))                                                   0.000     3.178
| (CHANX:150969 L4 length:4 (19,11)->(16,11))                                         0.208     3.386
| (CHANY:188074 L4 length:4 (15,12)->(15,15))                                         0.208     3.594
| (CHANX:153166 L4 length:4 (16,13)->(19,13))                                         0.208     3.802
| (IPIN:87959 side: (BOTTOM,) (19,14))                                                0.130     3.932
| (intra 'clb' routing)                                                               0.206     4.138
C3_RELU_4.in_adder_sumout_cout[1].a[0] (adder at (19,14))                             0.000     4.138
| (primitive 'adder' combinational delay)                                             0.049     4.187
C3_RELU_4.in_adder_sumout_cout[1].cout[0] (adder at (19,14))                          0.000     4.187
| (intra 'clb' routing)                                                               0.000     4.187
C3_RELU_4.in_adder_sumout_cout[2].cin[0] (adder at (19,14))                           0.000     4.187
| (primitive 'adder' combinational delay)                                             0.026     4.213
C3_RELU_4.in_adder_sumout_cout[2].cout[0] (adder at (19,14))                          0.000     4.213
| (intra 'clb' routing)                                                               0.000     4.213
C3_RELU_4.in_adder_sumout_cout[3].cin[0] (adder at (19,14))                           0.000     4.213
| (primitive 'adder' combinational delay)                                             0.026     4.238
C3_RELU_4.in_adder_sumout_cout[3].cout[0] (adder at (19,14))                          0.000     4.238
| (intra 'clb' routing)                                                               0.000     4.238
C3_RELU_4.in_adder_sumout_cout[4].cin[0] (adder at (19,14))                           0.000     4.238
| (primitive 'adder' combinational delay)                                             0.026     4.264
C3_RELU_4.in_adder_sumout_cout[4].cout[0] (adder at (19,14))                          0.000     4.264
| (intra 'clb' routing)                                                               0.000     4.264
C3_RELU_4.in_adder_sumout_cout[5].cin[0] (adder at (19,14))                           0.000     4.264
| (primitive 'adder' combinational delay)                                             0.026     4.289
C3_RELU_4.in_adder_sumout_cout[5].cout[0] (adder at (19,14))                          0.000     4.289
| (intra 'clb' routing)                                                               0.000     4.289
C3_RELU_4.in_adder_sumout_cout[6].cin[0] (adder at (19,14))                           0.000     4.289
| (primitive 'adder' combinational delay)                                             0.026     4.315
C3_RELU_4.in_adder_sumout_cout[6].cout[0] (adder at (19,14))                          0.000     4.315
| (intra 'clb' routing)                                                               0.000     4.315
C3_RELU_4.in_adder_sumout_cout[7].cin[0] (adder at (19,14))                           0.000     4.315
| (primitive 'adder' combinational delay)                                             0.026     4.341
C3_RELU_4.in_adder_sumout_cout[7].cout[0] (adder at (19,14))                          0.000     4.341
| (intra 'clb' routing)                                                               0.000     4.341
C3_RELU_4.in_adder_sumout_cout[8].cin[0] (adder at (19,14))                           0.000     4.341
| (primitive 'adder' combinational delay)                                             0.026     4.366
C3_RELU_4.in_adder_sumout_cout[8].cout[0] (adder at (19,14))                          0.000     4.366
| (intra 'clb' routing)                                                               0.000     4.366
C3_RELU_4.in_adder_sumout_cout[9].cin[0] (adder at (19,14))                           0.000     4.366
| (primitive 'adder' combinational delay)                                             0.026     4.392
C3_RELU_4.in_adder_sumout_cout[9].cout[0] (adder at (19,14))                          0.000     4.392
| (intra 'clb' routing)                                                               0.000     4.392
C3_RELU_4.in_adder_sumout_cout[10].cin[0] (adder at (19,14))                          0.000     4.392
| (primitive 'adder' combinational delay)                                             0.026     4.417
C3_RELU_4.in_adder_sumout_cout[10].cout[0] (adder at (19,14))                         0.000     4.417
| (intra 'clb' routing)                                                               0.000     4.417
C3_RELU_4.in_adder_sumout_cout[11].cin[0] (adder at (19,14))                          0.000     4.417
| (primitive 'adder' combinational delay)                                             0.026     4.443
C3_RELU_4.in_adder_sumout_cout[11].cout[0] (adder at (19,14))                         0.000     4.443
| (intra 'clb' routing)                                                               0.000     4.443
C3_RELU_4.in_adder_sumout_cout[12].cin[0] (adder at (19,14))                          0.000     4.443
| (primitive 'adder' combinational delay)                                             0.026     4.468
C3_RELU_4.in_adder_sumout_cout[12].cout[0] (adder at (19,14))                         0.000     4.468
| (intra 'clb' routing)                                                               0.000     4.468
C3_RELU_4.in_adder_sumout_cout[13].cin[0] (adder at (19,14))                          0.000     4.468
| (primitive 'adder' combinational delay)                                             0.026     4.494
C3_RELU_4.in_adder_sumout_cout[13].cout[0] (adder at (19,14))                         0.000     4.494
| (intra 'clb' routing)                                                               0.000     4.494
C3_RELU_4.in_adder_sumout_cout[14].cin[0] (adder at (19,14))                          0.000     4.494
| (primitive 'adder' combinational delay)                                             0.026     4.520
C3_RELU_4.in_adder_sumout_cout[14].cout[0] (adder at (19,14))                         0.000     4.520
| (intra 'clb' routing)                                                               0.000     4.520
C3_RELU_4.in_adder_sumout_cout[15].cin[0] (adder at (19,14))                          0.000     4.520
| (primitive 'adder' combinational delay)                                             0.026     4.545
C3_RELU_4.in_adder_sumout_cout[15].cout[0] (adder at (19,14))                         0.000     4.545
| (intra 'clb' routing)                                                               0.000     4.545
C3_RELU_4.in_adder_sumout_cout[16].cin[0] (adder at (19,14))                          0.000     4.545
| (primitive 'adder' combinational delay)                                             0.026     4.571
C3_RELU_4.in_adder_sumout_cout[16].cout[0] (adder at (19,14))                         0.000     4.571
| (intra 'clb' routing)                                                               0.000     4.571
C3_RELU_4.in_adder_sumout_cout[17].cin[0] (adder at (19,14))                          0.000     4.571
| (primitive 'adder' combinational delay)                                             0.026     4.596
C3_RELU_4.in_adder_sumout_cout[17].cout[0] (adder at (19,14))                         0.000     4.596
| (intra 'clb' routing)                                                               0.000     4.596
C3_RELU_4.in_adder_sumout_cout[18].cin[0] (adder at (19,14))                          0.000     4.596
| (primitive 'adder' combinational delay)                                             0.035     4.632
C3_RELU_4.in_adder_sumout_cout[18].sumout[0] (adder at (19,14))                       0.000     4.632
| (intra 'clb' routing)                                                               0.040     4.672
| (OPIN:87995 side: (BOTTOM,) (19,14))                                                0.000     4.672
| (CHANX:153173 L4 length:4 (19,13)->(16,13))                                         0.208     4.879
| (CHANX:153031 L4 length:4 (15,13)->(12,13))                                         0.208     5.087
| (IPIN:59643 side: (TOP,) (13,13))                                                   0.130     5.217
| (intra 'clb' routing)                                                               0.075     5.292
n11621.in[2] (.names at (13,13))                                                      0.000     5.292
| (primitive '.names' combinational delay)                                            0.180     5.472
n11621.out[0] (.names at (13,13))                                                     0.000     5.472
| (intra 'clb' routing)                                                               0.040     5.511
| (OPIN:59695 side: (TOP,) (13,13))                                                   0.000     5.511
| (CHANX:153068 L4 length:4 (13,13)->(16,13))                                         0.208     5.719
| (CHANY:189097 L4 length:4 (16,13)->(16,10))                                         0.208     5.927
| (IPIN:78066 side: (LEFT,) (17,13))                                                  0.130     6.057
| (intra 'clb' routing)                                                               0.075     6.132
out[13].in[3] (.names at (17,13))                                                     0.000     6.132
| (primitive '.names' combinational delay)                                            0.153     6.285
out[13].out[0] (.names at (17,13))                                                    0.000     6.285
| (intra 'clb' routing)                                                               0.040     6.325
| (OPIN:78130 side: (LEFT,) (17,13))                                                  0.000     6.325
| (CHANY:189115 L4 length:4 (16,13)->(16,10))                                         0.208     6.533
| (CHANY:188981 L4 length:4 (16,9)->(16,6))                                           0.208     6.741
| (CHANY:188837 L4 length:4 (16,5)->(16,2))                                           0.208     6.949
| (CHANY:188757 L4 length:1 (16,1)->(16,1))                                           0.208     7.157
| (CHANX:138847 L4 length:4 (16,0)->(13,0))                                           0.208     7.365
| (IPIN:70940 side: (TOP,) (16,0))                                                    0.130     7.495
| (intra 'io' routing)                                                                0.014     7.509
out:out[13].outpad[0] (.output at (16,0))                                             0.000     7.509
data arrival time                                                                               7.509

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.509
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.509


#Path 52
Startpoint: rows34[21][0].Q[0] (.latch at (17,5) clocked by clk)
Endpoint  : out:out[4].outpad[0] (.output at (30,15) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows34[21][0].clk[0] (.latch at (17,5))                                               0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows34[21][0].Q[0] (.latch at (17,5)) [clock-to-output]                               0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:76944 side: (RIGHT,) (17,5))                                                  0.000     0.143
| (CHANY:189927 L4 length:4 (17,5)->(17,2))                                           0.208     0.351
| (IPIN:76896 side: (RIGHT,) (17,5))                                                  0.130     0.480
| (intra 'clb' routing)                                                               0.075     0.555
n12494.in[1] (.names at (17,5))                                                       0.000     0.555
| (primitive '.names' combinational delay)                                            0.180     0.735
n12494.out[0] (.names at (17,5))                                                      0.000     0.735
| (intra 'clb' routing)                                                               0.040     0.775
| (OPIN:76945 side: (BOTTOM,) (17,5))                                                 0.000     0.775
| (CHANX:143348 L4 length:4 (17,4)->(20,4))                                           0.208     0.983
| (CHANY:193340 L16 length:16 (20,5)->(20,20))                                        0.313     1.295
| (CHANY:193730 L4 length:4 (20,17)->(20,20))                                         0.208     1.503
| (CHANX:158695 L4 length:4 (20,18)->(17,18))                                         0.208     1.711
| (IPIN:88705 side: (BOTTOM,) (19,19))                                                0.130     1.841
| (intra 'clb' routing)                                                               0.075     1.916
CONV_55_DSP_11.out_data[0].in[1] (.names at (19,19))                                  0.000     1.916
| (primitive '.names' combinational delay)                                            0.153     2.069
CONV_55_DSP_11.out_data[0].out[0] (.names at (19,19))                                 0.000     2.069
| (intra 'clb' routing)                                                               0.040     2.109
| (OPIN:88716 side: (RIGHT,) (19,19))                                                 0.000     2.109
| (CHANY:192585 L4 length:4 (19,19)->(19,16))                                         0.208     2.317
| (CHANY:192475 L4 length:4 (19,15)->(19,12))                                         0.208     2.525
| (CHANY:192333 L4 length:4 (19,11)->(19,8))                                          0.208     2.733
| (IPIN:87322 side: (RIGHT,) (19,10))                                                 0.130     2.863
| (intra 'clb' routing)                                                               0.206     3.069
sum11_adder_sumout_cout[1].a[0] (adder at (19,10))                                    0.000     3.069
| (primitive 'adder' combinational delay)                                             0.049     3.119
sum11_adder_sumout_cout[1].cout[0] (adder at (19,10))                                 0.000     3.119
| (intra 'clb' routing)                                                               0.000     3.119
sum11_adder_sumout_cout[2].cin[0] (adder at (19,10))                                  0.000     3.119
| (primitive 'adder' combinational delay)                                             0.026     3.144
sum11_adder_sumout_cout[2].cout[0] (adder at (19,10))                                 0.000     3.144
| (intra 'clb' routing)                                                               0.000     3.144
sum11_adder_sumout_cout[3].cin[0] (adder at (19,10))                                  0.000     3.144
| (primitive 'adder' combinational delay)                                             0.035     3.180
sum11_adder_sumout_cout[3].sumout[0] (adder at (19,10))                               0.000     3.180
| (intra 'clb' routing)                                                               0.040     3.219
| (OPIN:87378 side: (RIGHT,) (19,10))                                                 0.000     3.219
| (CHANY:192400 L4 length:4 (19,10)->(19,13))                                         0.208     3.427
| (CHANX:152208 L4 length:4 (20,12)->(23,12))                                         0.208     3.635
| (CHANY:195760 L4 length:4 (22,13)->(22,16))                                         0.208     3.843
| (CHANX:153259 L4 length:4 (22,13)->(19,13))                                         0.208     4.051
| (IPIN:87779 side: (TOP,) (19,13))                                                   0.130     4.181
| (intra 'clb' routing)                                                               0.206     4.387
C3_RELU_2.in_adder_sumout_cout[3].b[0] (adder at (19,13))                             0.000     4.387
| (primitive 'adder' combinational delay)                                             0.049     4.437
C3_RELU_2.in_adder_sumout_cout[3].cout[0] (adder at (19,13))                          0.000     4.437
| (intra 'clb' routing)                                                               0.000     4.437
C3_RELU_2.in_adder_sumout_cout[4].cin[0] (adder at (19,13))                           0.000     4.437
| (primitive 'adder' combinational delay)                                             0.026     4.462
C3_RELU_2.in_adder_sumout_cout[4].cout[0] (adder at (19,13))                          0.000     4.462
| (intra 'clb' routing)                                                               0.000     4.462
C3_RELU_2.in_adder_sumout_cout[5].cin[0] (adder at (19,13))                           0.000     4.462
| (primitive 'adder' combinational delay)                                             0.026     4.488
C3_RELU_2.in_adder_sumout_cout[5].cout[0] (adder at (19,13))                          0.000     4.488
| (intra 'clb' routing)                                                               0.000     4.488
C3_RELU_2.in_adder_sumout_cout[6].cin[0] (adder at (19,13))                           0.000     4.488
| (primitive 'adder' combinational delay)                                             0.026     4.513
C3_RELU_2.in_adder_sumout_cout[6].cout[0] (adder at (19,13))                          0.000     4.513
| (intra 'clb' routing)                                                               0.000     4.513
C3_RELU_2.in_adder_sumout_cout[7].cin[0] (adder at (19,13))                           0.000     4.513
| (primitive 'adder' combinational delay)                                             0.026     4.539
C3_RELU_2.in_adder_sumout_cout[7].cout[0] (adder at (19,13))                          0.000     4.539
| (intra 'clb' routing)                                                               0.000     4.539
C3_RELU_2.in_adder_sumout_cout[8].cin[0] (adder at (19,13))                           0.000     4.539
| (primitive 'adder' combinational delay)                                             0.026     4.565
C3_RELU_2.in_adder_sumout_cout[8].cout[0] (adder at (19,13))                          0.000     4.565
| (intra 'clb' routing)                                                               0.000     4.565
C3_RELU_2.in_adder_sumout_cout[9].cin[0] (adder at (19,13))                           0.000     4.565
| (primitive 'adder' combinational delay)                                             0.026     4.590
C3_RELU_2.in_adder_sumout_cout[9].cout[0] (adder at (19,13))                          0.000     4.590
| (intra 'clb' routing)                                                               0.000     4.590
C3_RELU_2.in_adder_sumout_cout[10].cin[0] (adder at (19,13))                          0.000     4.590
| (primitive 'adder' combinational delay)                                             0.026     4.616
C3_RELU_2.in_adder_sumout_cout[10].cout[0] (adder at (19,13))                         0.000     4.616
| (intra 'clb' routing)                                                               0.000     4.616
C3_RELU_2.in_adder_sumout_cout[11].cin[0] (adder at (19,13))                          0.000     4.616
| (primitive 'adder' combinational delay)                                             0.026     4.641
C3_RELU_2.in_adder_sumout_cout[11].cout[0] (adder at (19,13))                         0.000     4.641
| (intra 'clb' routing)                                                               0.000     4.641
C3_RELU_2.in_adder_sumout_cout[12].cin[0] (adder at (19,13))                          0.000     4.641
| (primitive 'adder' combinational delay)                                             0.026     4.667
C3_RELU_2.in_adder_sumout_cout[12].cout[0] (adder at (19,13))                         0.000     4.667
| (intra 'clb' routing)                                                               0.000     4.667
C3_RELU_2.in_adder_sumout_cout[13].cin[0] (adder at (19,13))                          0.000     4.667
| (primitive 'adder' combinational delay)                                             0.026     4.692
C3_RELU_2.in_adder_sumout_cout[13].cout[0] (adder at (19,13))                         0.000     4.692
| (intra 'clb' routing)                                                               0.000     4.692
C3_RELU_2.in_adder_sumout_cout[14].cin[0] (adder at (19,13))                          0.000     4.692
| (primitive 'adder' combinational delay)                                             0.026     4.718
C3_RELU_2.in_adder_sumout_cout[14].cout[0] (adder at (19,13))                         0.000     4.718
| (intra 'clb' routing)                                                               0.000     4.718
C3_RELU_2.in_adder_sumout_cout[15].cin[0] (adder at (19,13))                          0.000     4.718
| (primitive 'adder' combinational delay)                                             0.026     4.743
C3_RELU_2.in_adder_sumout_cout[15].cout[0] (adder at (19,13))                         0.000     4.743
| (intra 'clb' routing)                                                               0.000     4.743
C3_RELU_2.in_adder_sumout_cout[16].cin[0] (adder at (19,13))                          0.000     4.743
| (primitive 'adder' combinational delay)                                             0.026     4.769
C3_RELU_2.in_adder_sumout_cout[16].cout[0] (adder at (19,13))                         0.000     4.769
| (intra 'clb' routing)                                                               0.000     4.769
C3_RELU_2.in_adder_sumout_cout[17].cin[0] (adder at (19,13))                          0.000     4.769
| (primitive 'adder' combinational delay)                                             0.026     4.795
C3_RELU_2.in_adder_sumout_cout[17].cout[0] (adder at (19,13))                         0.000     4.795
| (intra 'clb' routing)                                                               0.000     4.795
C3_RELU_2.in_adder_sumout_cout[18].cin[0] (adder at (19,13))                          0.000     4.795
| (primitive 'adder' combinational delay)                                             0.035     4.830
C3_RELU_2.in_adder_sumout_cout[18].sumout[0] (adder at (19,13))                       0.000     4.830
| (intra 'clb' routing)                                                               0.040     4.870
| (OPIN:87845 side: (BOTTOM,) (19,13))                                                0.000     4.870
| (CHANX:152162 L4 length:4 (19,12)->(22,12))                                         0.208     5.078
| (CHANY:192502 L4 length:4 (19,13)->(19,16))                                         0.208     5.286
| (CHANX:155363 L4 length:4 (19,15)->(16,15))                                         0.208     5.494
| (IPIN:88251 side: (BOTTOM,) (19,16))                                                0.130     5.624
| (intra 'clb' routing)                                                               0.075     5.698
n11588.in[2] (.names at (19,16))                                                      0.000     5.698
| (primitive '.names' combinational delay)                                            0.153     5.852
n11588.out[0] (.names at (19,16))                                                     0.000     5.852
| (intra 'clb' routing)                                                               0.040     5.891
| (OPIN:88282 side: (RIGHT,) (19,16))                                                 0.000     5.891
| (CHANY:192509 L4 length:4 (19,16)->(19,13))                                         0.208     6.099
| (IPIN:88088 side: (RIGHT,) (19,15))                                                 0.130     6.229
| (intra 'clb' routing)                                                               0.075     6.304
out[4].in[5] (.names at (19,15))                                                      0.000     6.304
| (primitive '.names' combinational delay)                                            0.180     6.484
out[4].out[0] (.names at (19,15))                                                     0.000     6.484
| (intra 'clb' routing)                                                               0.040     6.523
| (OPIN:88153 side: (BOTTOM,) (19,15))                                                0.000     6.523
| (CHANX:154360 L4 length:4 (19,14)->(22,14))                                         0.208     6.731
| (CHANX:154504 L4 length:4 (23,14)->(26,14))                                         0.208     6.939
| (CHANX:154648 L4 length:3 (27,14)->(29,14))                                         0.208     7.147
| (CHANY:203502 L4 length:4 (29,15)->(29,18))                                         0.208     7.355
| (IPIN:137631 side: (LEFT,) (30,15))                                                 0.130     7.485
| (intra 'io' routing)                                                                0.014     7.499
out:out[4].outpad[0] (.output at (30,15))                                             0.000     7.499
data arrival time                                                                               7.499

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.499
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.499


#Path 53
Startpoint: rows35[24][0].Q[0] (.latch at (17,9) clocked by clk)
Endpoint  : out:out[16].outpad[0] (.output at (30,12) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows35[24][0].clk[0] (.latch at (17,9))                                               0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows35[24][0].Q[0] (.latch at (17,9)) [clock-to-output]                               0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:77512 side: (RIGHT,) (17,9))                                                  0.000     0.143
| (CHANY:190055 L4 length:4 (17,9)->(17,6))                                           0.208     0.351
| (CHANX:146547 L4 length:4 (17,7)->(14,7))                                           0.208     0.558
| (CHANX:146415 L4 length:4 (13,7)->(10,7))                                           0.208     0.766
| (IPIN:58703 side: (TOP,) (13,7))                                                    0.130     0.896
| (intra 'clb' routing)                                                               0.075     0.971
n12506.in[4] (.names at (13,7))                                                       0.000     0.971
| (primitive '.names' combinational delay)                                            0.180     1.151
n12506.out[0] (.names at (13,7))                                                      0.000     1.151
| (intra 'clb' routing)                                                               0.040     1.190
| (OPIN:58798 side: (LEFT,) (13,7))                                                   0.000     1.190
| (CHANY:184614 L4 length:4 (12,7)->(12,10))                                          0.208     1.398
| (CHANX:149782 L4 length:4 (13,10)->(16,10))                                         0.208     1.606
| (CHANX:149904 L4 length:4 (17,10)->(20,10))                                         0.208     1.814
| (IPIN:87513 side: (BOTTOM,) (19,11))                                                0.130     1.944
| (intra 'clb' routing)                                                               0.075     2.019
CONV_55_DSP_14.out_data[0].in[1] (.names at (19,11))                                 -0.000     2.019
| (primitive '.names' combinational delay)                                            0.153     2.172
CONV_55_DSP_14.out_data[0].out[0] (.names at (19,11))                                 0.000     2.172
| (intra 'clb' routing)                                                               0.040     2.212
| (OPIN:87536 side: (RIGHT,) (19,11))                                                 0.000     2.212
| (CHANY:192335 L4 length:4 (19,11)->(19,8))                                          0.208     2.420
| (CHANX:150002 L4 length:4 (20,10)->(23,10))                                         0.208     2.628
| (IPIN:96249 side: (BOTTOM,) (21,11))                                                0.130     2.758
| (intra 'clb' routing)                                                               0.206     2.964
sum40_adder_sumout_cout[1].a[0] (adder at (21,11))                                    0.000     2.964
| (primitive 'adder' combinational delay)                                             0.049     3.014
sum40_adder_sumout_cout[1].cout[0] (adder at (21,11))                                 0.000     3.014
| (intra 'clb' routing)                                                               0.000     3.014
sum40_adder_sumout_cout[2].cin[0] (adder at (21,11))                                  0.000     3.014
| (primitive 'adder' combinational delay)                                             0.026     3.039
sum40_adder_sumout_cout[2].cout[0] (adder at (21,11))                                 0.000     3.039
| (intra 'clb' routing)                                                               0.000     3.039
sum40_adder_sumout_cout[3].cin[0] (adder at (21,11))                                  0.000     3.039
| (primitive 'adder' combinational delay)                                             0.026     3.065
sum40_adder_sumout_cout[3].cout[0] (adder at (21,11))                                 0.000     3.065
| (intra 'clb' routing)                                                               0.000     3.065
sum40_adder_sumout_cout[4].cin[0] (adder at (21,11))                                  0.000     3.065
| (primitive 'adder' combinational delay)                                             0.026     3.090
sum40_adder_sumout_cout[4].cout[0] (adder at (21,11))                                 0.000     3.090
| (intra 'clb' routing)                                                               0.000     3.090
sum40_adder_sumout_cout[5].cin[0] (adder at (21,11))                                  0.000     3.090
| (primitive 'adder' combinational delay)                                             0.026     3.116
sum40_adder_sumout_cout[5].cout[0] (adder at (21,11))                                 0.000     3.116
| (intra 'clb' routing)                                                               0.000     3.116
sum40_adder_sumout_cout[6].cin[0] (adder at (21,11))                                  0.000     3.116
| (primitive 'adder' combinational delay)                                             0.026     3.141
sum40_adder_sumout_cout[6].cout[0] (adder at (21,11))                                 0.000     3.141
| (intra 'clb' routing)                                                               0.000     3.141
sum40_adder_sumout_cout[7].cin[0] (adder at (21,11))                                  0.000     3.141
| (primitive 'adder' combinational delay)                                             0.026     3.167
sum40_adder_sumout_cout[7].cout[0] (adder at (21,11))                                 0.000     3.167
| (intra 'clb' routing)                                                               0.000     3.167
sum40_adder_sumout_cout[8].cin[0] (adder at (21,11))                                  0.000     3.167
| (primitive 'adder' combinational delay)                                             0.026     3.192
sum40_adder_sumout_cout[8].cout[0] (adder at (21,11))                                 0.000     3.192
| (intra 'clb' routing)                                                               0.000     3.192
sum40_adder_sumout_cout[9].cin[0] (adder at (21,11))                                  0.000     3.192
| (primitive 'adder' combinational delay)                                             0.026     3.218
sum40_adder_sumout_cout[9].cout[0] (adder at (21,11))                                 0.000     3.218
| (intra 'clb' routing)                                                               0.000     3.218
sum40_adder_sumout_cout[10].cin[0] (adder at (21,11))                                 0.000     3.218
| (primitive 'adder' combinational delay)                                             0.026     3.244
sum40_adder_sumout_cout[10].cout[0] (adder at (21,11))                                0.000     3.244
| (intra 'clb' routing)                                                               0.000     3.244
sum40_adder_sumout_cout[11].cin[0] (adder at (21,11))                                 0.000     3.244
| (primitive 'adder' combinational delay)                                             0.026     3.269
sum40_adder_sumout_cout[11].cout[0] (adder at (21,11))                                0.000     3.269
| (intra 'clb' routing)                                                               0.000     3.269
sum40_adder_sumout_cout[12].cin[0] (adder at (21,11))                                 0.000     3.269
| (primitive 'adder' combinational delay)                                             0.026     3.295
sum40_adder_sumout_cout[12].cout[0] (adder at (21,11))                                0.000     3.295
| (intra 'clb' routing)                                                               0.000     3.295
sum40_adder_sumout_cout[13].cin[0] (adder at (21,11))                                 0.000     3.295
| (primitive 'adder' combinational delay)                                             0.026     3.320
sum40_adder_sumout_cout[13].cout[0] (adder at (21,11))                                0.000     3.320
| (intra 'clb' routing)                                                               0.000     3.320
sum40_adder_sumout_cout[14].cin[0] (adder at (21,11))                                 0.000     3.320
| (primitive 'adder' combinational delay)                                             0.026     3.346
sum40_adder_sumout_cout[14].cout[0] (adder at (21,11))                                0.000     3.346
| (intra 'clb' routing)                                                               0.000     3.346
sum40_adder_sumout_cout[15].cin[0] (adder at (21,11))                                 0.000     3.346
| (primitive 'adder' combinational delay)                                             0.026     3.371
sum40_adder_sumout_cout[15].cout[0] (adder at (21,11))                                0.000     3.371
| (intra 'clb' routing)                                                               0.000     3.371
sum40_adder_sumout_cout[16].cin[0] (adder at (21,11))                                 0.000     3.371
| (primitive 'adder' combinational delay)                                             0.026     3.397
sum40_adder_sumout_cout[16].cout[0] (adder at (21,11))                                0.000     3.397
| (intra 'clb' routing)                                                               0.000     3.397
sum40_adder_sumout_cout[17].cin[0] (adder at (21,11))                                 0.000     3.397
| (primitive 'adder' combinational delay)                                             0.026     3.423
sum40_adder_sumout_cout[17].cout[0] (adder at (21,11))                                0.000     3.423
| (intra 'clb' routing)                                                               0.000     3.423
sum40_adder_sumout_cout[18].cin[0] (adder at (21,11))                                 0.000     3.423
| (primitive 'adder' combinational delay)                                             0.035     3.458
sum40_adder_sumout_cout[18].sumout[0] (adder at (21,11))                              0.000     3.458
| (intra 'clb' routing)                                                               0.040     3.498
| (OPIN:96303 side: (TOP,) (21,11))                                                   0.000     3.498
| (CHANX:151053 L4 length:4 (21,11)->(18,11))                                         0.208     3.706
| (CHANY:193552 L4 length:4 (20,12)->(20,15))                                         0.208     3.914
| (IPIN:96542 side: (LEFT,) (21,13))                                                  0.130     4.044
| (intra 'clb' routing)                                                               0.206     4.250
C3_RELU_5.in_adder_sumout_cout[18].a[0] (adder at (21,13))                            0.000     4.250
| (primitive 'adder' combinational delay)                                             0.069     4.319
C3_RELU_5.in_adder_sumout_cout[18].sumout[0] (adder at (21,13))                       0.000     4.319
| (intra 'clb' routing)                                                               0.040     4.359
| (OPIN:96593 side: (BOTTOM,) (21,13))                                                0.000     4.359
| (CHANX:152244 L4 length:4 (21,12)->(24,12))                                         0.208     4.567
| (CHANY:194678 L4 length:4 (21,13)->(21,16))                                         0.208     4.774
| (IPIN:96998 side: (RIGHT,) (21,16))                                                 0.130     4.904
| (intra 'clb' routing)                                                               0.075     4.979
n11632.in[0] (.names at (21,16))                                                      0.000     4.979
| (primitive '.names' combinational delay)                                            0.153     5.132
n11632.out[0] (.names at (21,16))                                                     0.000     5.132
| (intra 'clb' routing)                                                               0.040     5.172
| (OPIN:97044 side: (LEFT,) (21,16))                                                  0.000     5.172
| (CHANY:193601 L4 length:4 (20,16)->(20,13))                                         0.208     5.380
| (CHANX:154315 L4 length:4 (20,14)->(17,14))                                         0.208     5.588
| (IPIN:88101 side: (BOTTOM,) (19,15))                                                0.130     5.718
| (intra 'clb' routing)                                                               0.075     5.793
n11631.in[4] (.names at (19,15))                                                      0.000     5.793
| (primitive '.names' combinational delay)                                            0.153     5.946
n11631.out[0] (.names at (19,15))                                                     0.000     5.946
| (intra 'clb' routing)                                                               0.115     6.061
out[16].in[5] (.names at (19,15))                                                     0.000     6.061
| (primitive '.names' combinational delay)                                            0.180     6.240
out[16].out[0] (.names at (19,15))                                                    0.000     6.240
| (intra 'clb' routing)                                                               0.040     6.280
| (OPIN:88148 side: (RIGHT,) (19,15))                                                 0.000     6.280
| (CHANY:192465 L4 length:4 (19,15)->(19,12))                                         0.208     6.488
| (CHANX:151100 L4 length:4 (20,11)->(23,11))                                         0.208     6.696
| (CHANX:151232 L4 length:4 (24,11)->(27,11))                                         0.208     6.904
| (CHANX:151372 L4 length:2 (28,11)->(29,11))                                         0.208     7.112
| (CHANY:203384 L4 length:4 (29,12)->(29,15))                                         0.208     7.320
| (IPIN:137475 side: (LEFT,) (30,12))                                                 0.130     7.450
| (intra 'io' routing)                                                                0.014     7.463
out:out[16].outpad[0] (.output at (30,12))                                            0.000     7.463
data arrival time                                                                               7.463

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.463
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.463


#Path 54
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[5].outpad[0] (.output at (18,0) clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                                              0.000     0.000
| (intra 'io' routing)                                                                      0.042     0.042
| (inter-block routing:global net)                                                          0.000     0.042
| (intra 'clb' routing)                                                                     0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                          0.000     0.042
| (primitive '.latch' Tcq_max)                                                              0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                          0.000     0.103
| (intra 'clb' routing)                                                                     0.040     0.143
| (inter-block routing:global net)                                                          0.000     0.143
| (intra 'clb' routing)                                                                     0.075     0.217
n12417.in[0] (.names at (15,10))                                                            0.000     0.217
| (primitive '.names' combinational delay)                                                  0.153     0.371
n12417.out[0] (.names at (15,10))                                                           0.000     0.371
| (intra 'clb' routing)                                                                     0.115     0.485
n12416.in[5] (.names at (15,10))                                                            0.000     0.485
| (primitive '.names' combinational delay)                                                  0.180     0.665
n12416.out[0] (.names at (15,10))                                                           0.000     0.665
| (intra 'clb' routing)                                                                     0.040     0.705
| (inter-block routing:global net)                                                          0.000     0.705
| (intra 'clb' routing)                                                                     0.075     0.779
n12415.in[2] (.names at (17,10))                                                            0.000     0.779
| (primitive '.names' combinational delay)                                                  0.153     0.933
n12415.out[0] (.names at (17,10))                                                           0.000     0.933
| (intra 'clb' routing)                                                                     0.040     0.972
| (inter-block routing:global net)                                                          0.000     0.972
| (intra 'clb' routing)                                                                     0.075     1.047
CONV_55_DSP_37.out_data[0].in[5] (.names at (17,9))                                         0.000     1.047
| (primitive '.names' combinational delay)                                                  0.180     1.227
CONV_55_DSP_37.out_data[0].out[0] (.names at (17,9))                                        0.000     1.227
| (intra 'clb' routing)                                                                     0.040     1.267
| (OPIN:77532 side: (RIGHT,) (17,9))                                                        0.000     1.267
| (CHANY:190166 L4 length:4 (17,9)->(17,12))                                                0.208     1.474
| (CHANY:190304 L4 length:4 (17,13)->(17,16))                                               0.208     1.682
| (CHANX:156387 L4 length:4 (17,16)->(14,16))                                               0.208     1.890
| (CHANY:187126 L4 length:4 (14,17)->(14,20))                                               0.208     2.098
| (IPIN:69306 side: (LEFT,) (15,19))                                                        0.130     2.228
| (intra 'clb' routing)                                                                     0.206     2.435
CONV_55_DSP_40.out_data_adder_a_cout[1].a[0] (adder at (15,19))                            -0.000     2.435
| (primitive 'adder' combinational delay)                                                   0.049     2.484
CONV_55_DSP_40.out_data_adder_a_cout[1].cout[0] (adder at (15,19))                          0.000     2.484
| (intra 'clb' routing)                                                                     0.000     2.484
CONV_55_DSP_40.out_data_adder_a_cout[2].cin[0] (adder at (15,19))                           0.000     2.484
| (primitive 'adder' combinational delay)                                                   0.026     2.509
CONV_55_DSP_40.out_data_adder_a_cout[2].cout[0] (adder at (15,19))                          0.000     2.509
| (intra 'clb' routing)                                                                     0.000     2.509
CONV_55_DSP_40.out_data_adder_a_cout[3].cin[0] (adder at (15,19))                           0.000     2.509
| (primitive 'adder' combinational delay)                                                   0.026     2.535
CONV_55_DSP_40.out_data_adder_a_cout[3].cout[0] (adder at (15,19))                          0.000     2.535
| (intra 'clb' routing)                                                                     0.000     2.535
CONV_55_DSP_40.out_data_adder_a_cout[4].cin[0] (adder at (15,19))                           0.000     2.535
| (primitive 'adder' combinational delay)                                                   0.026     2.561
CONV_55_DSP_40.out_data_adder_a_cout[4].cout[0] (adder at (15,19))                          0.000     2.561
| (intra 'clb' routing)                                                                     0.000     2.561
CONV_55_DSP_40.out_data_adder_a_cout[5].cin[0] (adder at (15,19))                           0.000     2.561
| (primitive 'adder' combinational delay)                                                   0.026     2.586
CONV_55_DSP_40.out_data_adder_a_cout[5].cout[0] (adder at (15,19))                          0.000     2.586
| (intra 'clb' routing)                                                                     0.000     2.586
CONV_55_DSP_40.out_data_adder_a_cout[6].cin[0] (adder at (15,19))                           0.000     2.586
| (primitive 'adder' combinational delay)                                                   0.026     2.612
CONV_55_DSP_40.out_data_adder_a_cout[6].cout[0] (adder at (15,19))                          0.000     2.612
| (intra 'clb' routing)                                                                     0.000     2.612
CONV_55_DSP_40.out_data_adder_a_cout[7].cin[0] (adder at (15,19))                           0.000     2.612
| (primitive 'adder' combinational delay)                                                   0.026     2.637
CONV_55_DSP_40.out_data_adder_a_cout[7].cout[0] (adder at (15,19))                          0.000     2.637
| (intra 'clb' routing)                                                                     0.000     2.637
CONV_55_DSP_40.out_data_adder_a_cout[8].cin[0] (adder at (15,19))                           0.000     2.637
| (primitive 'adder' combinational delay)                                                   0.026     2.663
CONV_55_DSP_40.out_data_adder_a_cout[8].cout[0] (adder at (15,19))                          0.000     2.663
| (intra 'clb' routing)                                                                     0.000     2.663
CONV_55_DSP_40.out_data_adder_a_cout[9].cin[0] (adder at (15,19))                           0.000     2.663
| (primitive 'adder' combinational delay)                                                   0.026     2.688
CONV_55_DSP_40.out_data_adder_a_cout[9].cout[0] (adder at (15,19))                          0.000     2.688
| (intra 'clb' routing)                                                                     0.000     2.688
CONV_55_DSP_40.out_data_adder_a_cout[10].cin[0] (adder at (15,19))                          0.000     2.688
| (primitive 'adder' combinational delay)                                                   0.026     2.714
CONV_55_DSP_40.out_data_adder_a_cout[10].cout[0] (adder at (15,19))                         0.000     2.714
| (intra 'clb' routing)                                                                     0.000     2.714
CONV_55_DSP_40.out_data_adder_a_cout[11].cin[0] (adder at (15,19))                          0.000     2.714
| (primitive 'adder' combinational delay)                                                   0.026     2.740
CONV_55_DSP_40.out_data_adder_a_cout[11].cout[0] (adder at (15,19))                         0.000     2.740
| (intra 'clb' routing)                                                                     0.000     2.740
CONV_55_DSP_40.out_data_adder_a_cout[12].cin[0] (adder at (15,19))                          0.000     2.740
| (primitive 'adder' combinational delay)                                                   0.026     2.765
CONV_55_DSP_40.out_data_adder_a_cout[12].cout[0] (adder at (15,19))                         0.000     2.765
| (intra 'clb' routing)                                                                     0.000     2.765
CONV_55_DSP_40.out_data_adder_a_cout[13].cin[0] (adder at (15,19))                          0.000     2.765
| (primitive 'adder' combinational delay)                                                   0.026     2.791
CONV_55_DSP_40.out_data_adder_a_cout[13].cout[0] (adder at (15,19))                         0.000     2.791
| (intra 'clb' routing)                                                                     0.000     2.791
CONV_55_DSP_40.out_data_adder_a_cout[14].cin[0] (adder at (15,19))                          0.000     2.791
| (primitive 'adder' combinational delay)                                                   0.026     2.816
CONV_55_DSP_40.out_data_adder_a_cout[14].cout[0] (adder at (15,19))                         0.000     2.816
| (intra 'clb' routing)                                                                     0.000     2.816
CONV_55_DSP_40.out_data_adder_a_cout[15].cin[0] (adder at (15,19))                          0.000     2.816
| (primitive 'adder' combinational delay)                                                   0.026     2.842
CONV_55_DSP_40.out_data_adder_a_cout[15].cout[0] (adder at (15,19))                         0.000     2.842
| (intra 'clb' routing)                                                                     0.000     2.842
CONV_55_DSP_40.out_data_adder_a_cout[16].cin[0] (adder at (15,19))                          0.000     2.842
| (primitive 'adder' combinational delay)                                                   0.026     2.867
CONV_55_DSP_40.out_data_adder_a_cout[16].cout[0] (adder at (15,19))                         0.000     2.867
| (intra 'clb' routing)                                                                     0.000     2.867
CONV_55_DSP_40.out_data_adder_a_cout[17].cin[0] (adder at (15,19))                          0.000     2.867
| (primitive 'adder' combinational delay)                                                   0.026     2.893
CONV_55_DSP_40.out_data_adder_a_cout[17].cout[0] (adder at (15,19))                         0.000     2.893
| (intra 'clb' routing)                                                                     0.000     2.893
CONV_55_DSP_40.out_data_adder_a_cout[18].cin[0] (adder at (15,19))                          0.000     2.893
| (primitive 'adder' combinational delay)                                                   0.035     2.928
CONV_55_DSP_40.out_data_adder_a_cout[18].sumout[0] (adder at (15,19))                       0.000     2.928
| (intra 'clb' routing)                                                                     0.040     2.968
| (OPIN:69347 side: (TOP,) (15,19))                                                         0.000     2.968
| (CHANX:159730 L4 length:4 (15,19)->(18,19))                                               0.208     3.176
| (CHANY:188193 L4 length:4 (15,19)->(15,16))                                               0.208     3.384
| (CHANX:158523 L4 length:4 (15,18)->(12,18))                                               0.208     3.592
| (IPIN:69097 side: (TOP,) (15,18))                                                         0.130     3.722
| (intra 'clb' routing)                                                                     0.206     3.928
sum_40_adder_sumout_cout[18].a[0] (adder at (15,18))                                        0.000     3.928
| (primitive 'adder' combinational delay)                                                   0.069     3.997
sum_40_adder_sumout_cout[18].sumout[0] (adder at (15,18))                                   0.000     3.997
| (intra 'clb' routing)                                                                     0.040     4.037
| (OPIN:69197 side: (TOP,) (15,18))                                                         0.000     4.037
| (CHANX:158636 L4 length:4 (15,18)->(18,18))                                               0.208     4.245
| (CHANY:188191 L4 length:4 (15,18)->(15,15))                                               0.208     4.453
| (IPIN:68692 side: (RIGHT,) (15,15))                                                       0.130     4.583
| (intra 'clb' routing)                                                                     0.206     4.789
C3_RELU_11.in_adder_sumout_cout[18].a[0] (adder at (15,15))                                 0.000     4.789
| (primitive 'adder' combinational delay)                                                   0.069     4.858
C3_RELU_11.in_adder_sumout_cout[18].sumout[0] (adder at (15,15))                            0.000     4.858
| (intra 'clb' routing)                                                                     0.040     4.898
| (OPIN:68737 side: (BOTTOM,) (15,15))                                                      0.000     4.898
| (CHANX:154123 L4 length:4 (15,14)->(12,14))                                               0.208     5.106
| (CHANY:185837 L4 length:4 (13,14)->(13,11))                                               0.208     5.314
| (CHANX:151988 L4 length:4 (14,12)->(17,12))                                               0.208     5.521
| (IPIN:78089 side: (BOTTOM,) (17,13))                                                      0.130     5.651
| (intra 'clb' routing)                                                                     0.075     5.726
n11696.in[2] (.names at (17,13))                                                            0.000     5.726
| (primitive '.names' combinational delay)                                                  0.180     5.906
n11696.out[0] (.names at (17,13))                                                           0.000     5.906
| (intra 'clb' routing)                                                                     0.115     6.020
out2[5].in[0] (.names at (17,13))                                                           0.000     6.020
| (primitive '.names' combinational delay)                                                  0.153     6.174
out2[5].out[0] (.names at (17,13))                                                          0.000     6.174
| (intra 'clb' routing)                                                                     0.040     6.213
| (OPIN:78124 side: (RIGHT,) (17,13))                                                       0.000     6.213
| (CHANY:190215 L4 length:4 (17,13)->(17,10))                                               0.208     6.421
| (CHANY:190067 L4 length:4 (17,9)->(17,6))                                                 0.208     6.629
| (CHANY:189921 L4 length:4 (17,5)->(17,2))                                                 0.208     6.837
| (CHANY:189883 L4 length:1 (17,1)->(17,1))                                                 0.208     7.045
| (CHANX:139012 L4 length:4 (18,0)->(21,0))                                                 0.208     7.253
| (IPIN:80632 side: (TOP,) (18,0))                                                          0.130     7.383
| (intra 'io' routing)                                                                      0.014     7.397
out:out2[5].outpad[0] (.output at (18,0))                                                   0.000     7.397
data arrival time                                                                                     7.397

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -7.397
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.397


#Path 55
Startpoint: rows34[21][0].Q[0] (.latch at (17,5) clocked by clk)
Endpoint  : out:out[6].outpad[0] (.output at (18,0) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows34[21][0].clk[0] (.latch at (17,5))                                               0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows34[21][0].Q[0] (.latch at (17,5)) [clock-to-output]                               0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:76944 side: (RIGHT,) (17,5))                                                  0.000     0.143
| (CHANY:189927 L4 length:4 (17,5)->(17,2))                                           0.208     0.351
| (IPIN:76896 side: (RIGHT,) (17,5))                                                  0.130     0.480
| (intra 'clb' routing)                                                               0.075     0.555
n12494.in[1] (.names at (17,5))                                                       0.000     0.555
| (primitive '.names' combinational delay)                                            0.180     0.735
n12494.out[0] (.names at (17,5))                                                      0.000     0.735
| (intra 'clb' routing)                                                               0.040     0.775
| (OPIN:76945 side: (BOTTOM,) (17,5))                                                 0.000     0.775
| (CHANX:143348 L4 length:4 (17,4)->(20,4))                                           0.208     0.983
| (CHANY:193340 L16 length:16 (20,5)->(20,20))                                        0.313     1.295
| (CHANY:193730 L4 length:4 (20,17)->(20,20))                                         0.208     1.503
| (CHANX:158695 L4 length:4 (20,18)->(17,18))                                         0.208     1.711
| (IPIN:88705 side: (BOTTOM,) (19,19))                                                0.130     1.841
| (intra 'clb' routing)                                                               0.075     1.916
CONV_55_DSP_11.out_data[0].in[1] (.names at (19,19))                                  0.000     1.916
| (primitive '.names' combinational delay)                                            0.153     2.069
CONV_55_DSP_11.out_data[0].out[0] (.names at (19,19))                                 0.000     2.069
| (intra 'clb' routing)                                                               0.040     2.109
| (OPIN:88716 side: (RIGHT,) (19,19))                                                 0.000     2.109
| (CHANY:192585 L4 length:4 (19,19)->(19,16))                                         0.208     2.317
| (CHANY:192475 L4 length:4 (19,15)->(19,12))                                         0.208     2.525
| (CHANY:192333 L4 length:4 (19,11)->(19,8))                                          0.208     2.733
| (IPIN:87322 side: (RIGHT,) (19,10))                                                 0.130     2.863
| (intra 'clb' routing)                                                               0.206     3.069
sum11_adder_sumout_cout[1].a[0] (adder at (19,10))                                    0.000     3.069
| (primitive 'adder' combinational delay)                                             0.049     3.119
sum11_adder_sumout_cout[1].cout[0] (adder at (19,10))                                 0.000     3.119
| (intra 'clb' routing)                                                               0.000     3.119
sum11_adder_sumout_cout[2].cin[0] (adder at (19,10))                                  0.000     3.119
| (primitive 'adder' combinational delay)                                             0.026     3.144
sum11_adder_sumout_cout[2].cout[0] (adder at (19,10))                                 0.000     3.144
| (intra 'clb' routing)                                                               0.000     3.144
sum11_adder_sumout_cout[3].cin[0] (adder at (19,10))                                  0.000     3.144
| (primitive 'adder' combinational delay)                                             0.035     3.180
sum11_adder_sumout_cout[3].sumout[0] (adder at (19,10))                               0.000     3.180
| (intra 'clb' routing)                                                               0.040     3.219
| (OPIN:87378 side: (RIGHT,) (19,10))                                                 0.000     3.219
| (CHANY:192400 L4 length:4 (19,10)->(19,13))                                         0.208     3.427
| (CHANX:152208 L4 length:4 (20,12)->(23,12))                                         0.208     3.635
| (CHANY:195760 L4 length:4 (22,13)->(22,16))                                         0.208     3.843
| (CHANX:153259 L4 length:4 (22,13)->(19,13))                                         0.208     4.051
| (IPIN:87779 side: (TOP,) (19,13))                                                   0.130     4.181
| (intra 'clb' routing)                                                               0.206     4.387
C3_RELU_2.in_adder_sumout_cout[3].b[0] (adder at (19,13))                             0.000     4.387
| (primitive 'adder' combinational delay)                                             0.049     4.437
C3_RELU_2.in_adder_sumout_cout[3].cout[0] (adder at (19,13))                          0.000     4.437
| (intra 'clb' routing)                                                               0.000     4.437
C3_RELU_2.in_adder_sumout_cout[4].cin[0] (adder at (19,13))                           0.000     4.437
| (primitive 'adder' combinational delay)                                             0.026     4.462
C3_RELU_2.in_adder_sumout_cout[4].cout[0] (adder at (19,13))                          0.000     4.462
| (intra 'clb' routing)                                                               0.000     4.462
C3_RELU_2.in_adder_sumout_cout[5].cin[0] (adder at (19,13))                           0.000     4.462
| (primitive 'adder' combinational delay)                                             0.026     4.488
C3_RELU_2.in_adder_sumout_cout[5].cout[0] (adder at (19,13))                          0.000     4.488
| (intra 'clb' routing)                                                               0.000     4.488
C3_RELU_2.in_adder_sumout_cout[6].cin[0] (adder at (19,13))                           0.000     4.488
| (primitive 'adder' combinational delay)                                             0.026     4.513
C3_RELU_2.in_adder_sumout_cout[6].cout[0] (adder at (19,13))                          0.000     4.513
| (intra 'clb' routing)                                                               0.000     4.513
C3_RELU_2.in_adder_sumout_cout[7].cin[0] (adder at (19,13))                           0.000     4.513
| (primitive 'adder' combinational delay)                                             0.026     4.539
C3_RELU_2.in_adder_sumout_cout[7].cout[0] (adder at (19,13))                          0.000     4.539
| (intra 'clb' routing)                                                               0.000     4.539
C3_RELU_2.in_adder_sumout_cout[8].cin[0] (adder at (19,13))                           0.000     4.539
| (primitive 'adder' combinational delay)                                             0.026     4.565
C3_RELU_2.in_adder_sumout_cout[8].cout[0] (adder at (19,13))                          0.000     4.565
| (intra 'clb' routing)                                                               0.000     4.565
C3_RELU_2.in_adder_sumout_cout[9].cin[0] (adder at (19,13))                           0.000     4.565
| (primitive 'adder' combinational delay)                                             0.026     4.590
C3_RELU_2.in_adder_sumout_cout[9].cout[0] (adder at (19,13))                          0.000     4.590
| (intra 'clb' routing)                                                               0.000     4.590
C3_RELU_2.in_adder_sumout_cout[10].cin[0] (adder at (19,13))                          0.000     4.590
| (primitive 'adder' combinational delay)                                             0.026     4.616
C3_RELU_2.in_adder_sumout_cout[10].cout[0] (adder at (19,13))                         0.000     4.616
| (intra 'clb' routing)                                                               0.000     4.616
C3_RELU_2.in_adder_sumout_cout[11].cin[0] (adder at (19,13))                          0.000     4.616
| (primitive 'adder' combinational delay)                                             0.026     4.641
C3_RELU_2.in_adder_sumout_cout[11].cout[0] (adder at (19,13))                         0.000     4.641
| (intra 'clb' routing)                                                               0.000     4.641
C3_RELU_2.in_adder_sumout_cout[12].cin[0] (adder at (19,13))                          0.000     4.641
| (primitive 'adder' combinational delay)                                             0.026     4.667
C3_RELU_2.in_adder_sumout_cout[12].cout[0] (adder at (19,13))                         0.000     4.667
| (intra 'clb' routing)                                                               0.000     4.667
C3_RELU_2.in_adder_sumout_cout[13].cin[0] (adder at (19,13))                          0.000     4.667
| (primitive 'adder' combinational delay)                                             0.026     4.692
C3_RELU_2.in_adder_sumout_cout[13].cout[0] (adder at (19,13))                         0.000     4.692
| (intra 'clb' routing)                                                               0.000     4.692
C3_RELU_2.in_adder_sumout_cout[14].cin[0] (adder at (19,13))                          0.000     4.692
| (primitive 'adder' combinational delay)                                             0.026     4.718
C3_RELU_2.in_adder_sumout_cout[14].cout[0] (adder at (19,13))                         0.000     4.718
| (intra 'clb' routing)                                                               0.000     4.718
C3_RELU_2.in_adder_sumout_cout[15].cin[0] (adder at (19,13))                          0.000     4.718
| (primitive 'adder' combinational delay)                                             0.026     4.743
C3_RELU_2.in_adder_sumout_cout[15].cout[0] (adder at (19,13))                         0.000     4.743
| (intra 'clb' routing)                                                               0.000     4.743
C3_RELU_2.in_adder_sumout_cout[16].cin[0] (adder at (19,13))                          0.000     4.743
| (primitive 'adder' combinational delay)                                             0.026     4.769
C3_RELU_2.in_adder_sumout_cout[16].cout[0] (adder at (19,13))                         0.000     4.769
| (intra 'clb' routing)                                                               0.000     4.769
C3_RELU_2.in_adder_sumout_cout[17].cin[0] (adder at (19,13))                          0.000     4.769
| (primitive 'adder' combinational delay)                                             0.026     4.795
C3_RELU_2.in_adder_sumout_cout[17].cout[0] (adder at (19,13))                         0.000     4.795
| (intra 'clb' routing)                                                               0.000     4.795
C3_RELU_2.in_adder_sumout_cout[18].cin[0] (adder at (19,13))                          0.000     4.795
| (primitive 'adder' combinational delay)                                             0.035     4.830
C3_RELU_2.in_adder_sumout_cout[18].sumout[0] (adder at (19,13))                       0.000     4.830
| (intra 'clb' routing)                                                               0.040     4.870
| (OPIN:87845 side: (BOTTOM,) (19,13))                                                0.000     4.870
| (CHANX:152162 L4 length:4 (19,12)->(22,12))                                         0.208     5.078
| (CHANY:192502 L4 length:4 (19,13)->(19,16))                                         0.208     5.286
| (IPIN:87922 side: (RIGHT,) (19,14))                                                 0.130     5.416
| (intra 'clb' routing)                                                               0.075     5.490
n11594.in[3] (.names at (19,14))                                                      0.000     5.490
| (primitive '.names' combinational delay)                                            0.153     5.644
n11594.out[0] (.names at (19,14))                                                     0.000     5.644
| (intra 'clb' routing)                                                               0.040     5.684
| (OPIN:87996 side: (LEFT,) (19,14))                                                  0.000     5.684
| (CHANY:191323 L4 length:4 (18,14)->(18,11))                                         0.208     5.891
| (CHANX:153145 L4 length:4 (18,13)->(15,13))                                         0.208     6.099
| (IPIN:78091 side: (TOP,) (17,13))                                                   0.130     6.229
| (intra 'clb' routing)                                                               0.075     6.304
out[6].in[5] (.names at (17,13))                                                      0.000     6.304
| (primitive '.names' combinational delay)                                            0.180     6.484
out[6].out[0] (.names at (17,13))                                                     0.000     6.484
| (intra 'clb' routing)                                                               0.040     6.524
| (OPIN:78147 side: (TOP,) (17,13))                                                   0.000     6.524
| (CHANX:153198 L4 length:4 (17,13)->(20,13))                                         0.208     6.731
| (CHANY:193185 L16 length:13 (20,13)->(20,1))                                        0.313     7.044
| (CHANX:138969 L4 length:4 (20,0)->(17,0))                                           0.208     7.252
| (IPIN:80626 side: (TOP,) (18,0))                                                    0.130     7.382
| (intra 'io' routing)                                                                0.014     7.396
out:out[6].outpad[0] (.output at (18,0))                                              0.000     7.396
data arrival time                                                                               7.396

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.396
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.396


#Path 56
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[6].outpad[0] (.output at (16,0) clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                                              0.000     0.000
| (intra 'io' routing)                                                                      0.042     0.042
| (inter-block routing:global net)                                                          0.000     0.042
| (intra 'clb' routing)                                                                     0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                          0.000     0.042
| (primitive '.latch' Tcq_max)                                                              0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                          0.000     0.103
| (intra 'clb' routing)                                                                     0.040     0.143
| (inter-block routing:global net)                                                          0.000     0.143
| (intra 'clb' routing)                                                                     0.075     0.217
n12417.in[0] (.names at (15,10))                                                            0.000     0.217
| (primitive '.names' combinational delay)                                                  0.153     0.371
n12417.out[0] (.names at (15,10))                                                           0.000     0.371
| (intra 'clb' routing)                                                                     0.115     0.485
n12416.in[5] (.names at (15,10))                                                            0.000     0.485
| (primitive '.names' combinational delay)                                                  0.180     0.665
n12416.out[0] (.names at (15,10))                                                           0.000     0.665
| (intra 'clb' routing)                                                                     0.040     0.705
| (inter-block routing:global net)                                                          0.000     0.705
| (intra 'clb' routing)                                                                     0.075     0.779
n12415.in[2] (.names at (17,10))                                                            0.000     0.779
| (primitive '.names' combinational delay)                                                  0.153     0.933
n12415.out[0] (.names at (17,10))                                                           0.000     0.933
| (intra 'clb' routing)                                                                     0.040     0.972
| (inter-block routing:global net)                                                          0.000     0.972
| (intra 'clb' routing)                                                                     0.075     1.047
CONV_55_DSP_37.out_data[0].in[5] (.names at (17,9))                                         0.000     1.047
| (primitive '.names' combinational delay)                                                  0.180     1.227
CONV_55_DSP_37.out_data[0].out[0] (.names at (17,9))                                        0.000     1.227
| (intra 'clb' routing)                                                                     0.040     1.267
| (OPIN:77532 side: (RIGHT,) (17,9))                                                        0.000     1.267
| (CHANY:190166 L4 length:4 (17,9)->(17,12))                                                0.208     1.474
| (CHANY:190304 L4 length:4 (17,13)->(17,16))                                               0.208     1.682
| (CHANX:156387 L4 length:4 (17,16)->(14,16))                                               0.208     1.890
| (CHANY:187126 L4 length:4 (14,17)->(14,20))                                               0.208     2.098
| (IPIN:69306 side: (LEFT,) (15,19))                                                        0.130     2.228
| (intra 'clb' routing)                                                                     0.206     2.435
CONV_55_DSP_40.out_data_adder_a_cout[1].a[0] (adder at (15,19))                            -0.000     2.435
| (primitive 'adder' combinational delay)                                                   0.049     2.484
CONV_55_DSP_40.out_data_adder_a_cout[1].cout[0] (adder at (15,19))                          0.000     2.484
| (intra 'clb' routing)                                                                     0.000     2.484
CONV_55_DSP_40.out_data_adder_a_cout[2].cin[0] (adder at (15,19))                           0.000     2.484
| (primitive 'adder' combinational delay)                                                   0.026     2.509
CONV_55_DSP_40.out_data_adder_a_cout[2].cout[0] (adder at (15,19))                          0.000     2.509
| (intra 'clb' routing)                                                                     0.000     2.509
CONV_55_DSP_40.out_data_adder_a_cout[3].cin[0] (adder at (15,19))                           0.000     2.509
| (primitive 'adder' combinational delay)                                                   0.026     2.535
CONV_55_DSP_40.out_data_adder_a_cout[3].cout[0] (adder at (15,19))                          0.000     2.535
| (intra 'clb' routing)                                                                     0.000     2.535
CONV_55_DSP_40.out_data_adder_a_cout[4].cin[0] (adder at (15,19))                           0.000     2.535
| (primitive 'adder' combinational delay)                                                   0.026     2.561
CONV_55_DSP_40.out_data_adder_a_cout[4].cout[0] (adder at (15,19))                          0.000     2.561
| (intra 'clb' routing)                                                                     0.000     2.561
CONV_55_DSP_40.out_data_adder_a_cout[5].cin[0] (adder at (15,19))                           0.000     2.561
| (primitive 'adder' combinational delay)                                                   0.026     2.586
CONV_55_DSP_40.out_data_adder_a_cout[5].cout[0] (adder at (15,19))                          0.000     2.586
| (intra 'clb' routing)                                                                     0.000     2.586
CONV_55_DSP_40.out_data_adder_a_cout[6].cin[0] (adder at (15,19))                           0.000     2.586
| (primitive 'adder' combinational delay)                                                   0.026     2.612
CONV_55_DSP_40.out_data_adder_a_cout[6].cout[0] (adder at (15,19))                          0.000     2.612
| (intra 'clb' routing)                                                                     0.000     2.612
CONV_55_DSP_40.out_data_adder_a_cout[7].cin[0] (adder at (15,19))                           0.000     2.612
| (primitive 'adder' combinational delay)                                                   0.026     2.637
CONV_55_DSP_40.out_data_adder_a_cout[7].cout[0] (adder at (15,19))                          0.000     2.637
| (intra 'clb' routing)                                                                     0.000     2.637
CONV_55_DSP_40.out_data_adder_a_cout[8].cin[0] (adder at (15,19))                           0.000     2.637
| (primitive 'adder' combinational delay)                                                   0.026     2.663
CONV_55_DSP_40.out_data_adder_a_cout[8].cout[0] (adder at (15,19))                          0.000     2.663
| (intra 'clb' routing)                                                                     0.000     2.663
CONV_55_DSP_40.out_data_adder_a_cout[9].cin[0] (adder at (15,19))                           0.000     2.663
| (primitive 'adder' combinational delay)                                                   0.026     2.688
CONV_55_DSP_40.out_data_adder_a_cout[9].cout[0] (adder at (15,19))                          0.000     2.688
| (intra 'clb' routing)                                                                     0.000     2.688
CONV_55_DSP_40.out_data_adder_a_cout[10].cin[0] (adder at (15,19))                          0.000     2.688
| (primitive 'adder' combinational delay)                                                   0.026     2.714
CONV_55_DSP_40.out_data_adder_a_cout[10].cout[0] (adder at (15,19))                         0.000     2.714
| (intra 'clb' routing)                                                                     0.000     2.714
CONV_55_DSP_40.out_data_adder_a_cout[11].cin[0] (adder at (15,19))                          0.000     2.714
| (primitive 'adder' combinational delay)                                                   0.026     2.740
CONV_55_DSP_40.out_data_adder_a_cout[11].cout[0] (adder at (15,19))                         0.000     2.740
| (intra 'clb' routing)                                                                     0.000     2.740
CONV_55_DSP_40.out_data_adder_a_cout[12].cin[0] (adder at (15,19))                          0.000     2.740
| (primitive 'adder' combinational delay)                                                   0.026     2.765
CONV_55_DSP_40.out_data_adder_a_cout[12].cout[0] (adder at (15,19))                         0.000     2.765
| (intra 'clb' routing)                                                                     0.000     2.765
CONV_55_DSP_40.out_data_adder_a_cout[13].cin[0] (adder at (15,19))                          0.000     2.765
| (primitive 'adder' combinational delay)                                                   0.026     2.791
CONV_55_DSP_40.out_data_adder_a_cout[13].cout[0] (adder at (15,19))                         0.000     2.791
| (intra 'clb' routing)                                                                     0.000     2.791
CONV_55_DSP_40.out_data_adder_a_cout[14].cin[0] (adder at (15,19))                          0.000     2.791
| (primitive 'adder' combinational delay)                                                   0.026     2.816
CONV_55_DSP_40.out_data_adder_a_cout[14].cout[0] (adder at (15,19))                         0.000     2.816
| (intra 'clb' routing)                                                                     0.000     2.816
CONV_55_DSP_40.out_data_adder_a_cout[15].cin[0] (adder at (15,19))                          0.000     2.816
| (primitive 'adder' combinational delay)                                                   0.026     2.842
CONV_55_DSP_40.out_data_adder_a_cout[15].cout[0] (adder at (15,19))                         0.000     2.842
| (intra 'clb' routing)                                                                     0.000     2.842
CONV_55_DSP_40.out_data_adder_a_cout[16].cin[0] (adder at (15,19))                          0.000     2.842
| (primitive 'adder' combinational delay)                                                   0.026     2.867
CONV_55_DSP_40.out_data_adder_a_cout[16].cout[0] (adder at (15,19))                         0.000     2.867
| (intra 'clb' routing)                                                                     0.000     2.867
CONV_55_DSP_40.out_data_adder_a_cout[17].cin[0] (adder at (15,19))                          0.000     2.867
| (primitive 'adder' combinational delay)                                                   0.026     2.893
CONV_55_DSP_40.out_data_adder_a_cout[17].cout[0] (adder at (15,19))                         0.000     2.893
| (intra 'clb' routing)                                                                     0.000     2.893
CONV_55_DSP_40.out_data_adder_a_cout[18].cin[0] (adder at (15,19))                          0.000     2.893
| (primitive 'adder' combinational delay)                                                   0.035     2.928
CONV_55_DSP_40.out_data_adder_a_cout[18].sumout[0] (adder at (15,19))                       0.000     2.928
| (intra 'clb' routing)                                                                     0.040     2.968
| (OPIN:69347 side: (TOP,) (15,19))                                                         0.000     2.968
| (CHANX:159730 L4 length:4 (15,19)->(18,19))                                               0.208     3.176
| (CHANY:188193 L4 length:4 (15,19)->(15,16))                                               0.208     3.384
| (CHANX:158523 L4 length:4 (15,18)->(12,18))                                               0.208     3.592
| (IPIN:69097 side: (TOP,) (15,18))                                                         0.130     3.722
| (intra 'clb' routing)                                                                     0.206     3.928
sum_40_adder_sumout_cout[18].a[0] (adder at (15,18))                                        0.000     3.928
| (primitive 'adder' combinational delay)                                                   0.069     3.997
sum_40_adder_sumout_cout[18].sumout[0] (adder at (15,18))                                   0.000     3.997
| (intra 'clb' routing)                                                                     0.040     4.037
| (OPIN:69197 side: (TOP,) (15,18))                                                         0.000     4.037
| (CHANX:158636 L4 length:4 (15,18)->(18,18))                                               0.208     4.245
| (CHANY:188191 L4 length:4 (15,18)->(15,15))                                               0.208     4.453
| (IPIN:68692 side: (RIGHT,) (15,15))                                                       0.130     4.583
| (intra 'clb' routing)                                                                     0.206     4.789
C3_RELU_11.in_adder_sumout_cout[18].a[0] (adder at (15,15))                                 0.000     4.789
| (primitive 'adder' combinational delay)                                                   0.069     4.858
C3_RELU_11.in_adder_sumout_cout[18].sumout[0] (adder at (15,15))                            0.000     4.858
| (intra 'clb' routing)                                                                     0.040     4.898
| (OPIN:68737 side: (BOTTOM,) (15,15))                                                      0.000     4.898
| (CHANX:154123 L4 length:4 (15,14)->(12,14))                                               0.208     5.106
| (CHANY:185837 L4 length:4 (13,14)->(13,11))                                               0.208     5.314
| (CHANX:151988 L4 length:4 (14,12)->(17,12))                                               0.208     5.521
| (IPIN:78089 side: (BOTTOM,) (17,13))                                                      0.130     5.651
| (intra 'clb' routing)                                                                     0.075     5.726
n11699.in[2] (.names at (17,13))                                                            0.000     5.726
| (primitive '.names' combinational delay)                                                  0.180     5.906
n11699.out[0] (.names at (17,13))                                                           0.000     5.906
| (intra 'clb' routing)                                                                     0.115     6.020
out2[6].in[4] (.names at (17,13))                                                           0.000     6.020
| (primitive '.names' combinational delay)                                                  0.180     6.200
out2[6].out[0] (.names at (17,13))                                                          0.000     6.200
| (intra 'clb' routing)                                                                     0.040     6.240
| (OPIN:78145 side: (BOTTOM,) (17,13))                                                      0.000     6.240
| (CHANX:152001 L4 length:4 (17,12)->(14,12))                                               0.208     6.448
| (CHANY:187957 L4 length:4 (15,12)->(15,9))                                                0.208     6.656
| (CHANY:187715 L16 length:11 (15,11)->(15,1))                                              0.313     6.968
| (CHANX:138958 L4 length:4 (16,0)->(19,0))                                                 0.208     7.176
| (IPIN:70922 side: (TOP,) (16,0))                                                          0.130     7.306
| (intra 'io' routing)                                                                      0.014     7.320
out:out2[6].outpad[0] (.output at (16,0))                                                   0.000     7.320
data arrival time                                                                                     7.320

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -7.320
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.320


#Path 57
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[10].outpad[0] (.output at (12,0) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_33.out_data[1].in[5] (.names at (19,7))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_33.out_data[1].out[0] (.names at (19,7))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:86949 side: (BOTTOM,) (19,7))                                                      0.000     1.267
| (CHANX:145513 L4 length:4 (19,6)->(16,6))                                                0.208     1.474
| (CHANY:190110 L4 length:4 (17,7)->(17,10))                                               0.208     1.682
| (CHANY:190226 L4 length:4 (17,11)->(17,14))                                              0.208     1.890
| (CHANY:190360 L4 length:4 (17,15)->(17,18))                                              0.208     2.098
| (IPIN:78814 side: (RIGHT,) (17,18))                                                      0.130     2.228
| (intra 'clb' routing)                                                                    0.206     2.435
CONV_55_DSP_33.out_data_adder_b_cout[2].b[0] (adder at (17,18))                           -0.000     2.435
| (primitive 'adder' combinational delay)                                                  0.069     2.503
CONV_55_DSP_33.out_data_adder_b_cout[2].sumout[0] (adder at (17,18))                       0.000     2.503
| (intra 'clb' routing)                                                                    0.040     2.543
| (OPIN:78893 side: (TOP,) (17,18))                                                        0.000     2.543
| (CHANX:158581 L4 length:4 (17,18)->(14,18))                                              0.208     2.751
| (CHANY:189277 L4 length:4 (16,18)->(16,15))                                              0.208     2.959
| (IPIN:78710 side: (LEFT,) (17,17))                                                       0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_20_adder_sumout_cout[2].a[0] (adder at (17,17))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_20_adder_sumout_cout[2].cout[0] (adder at (17,17))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_20_adder_sumout_cout[3].cin[0] (adder at (17,17))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.035     3.380
sum_20_adder_sumout_cout[3].sumout[0] (adder at (17,17))                                   0.000     3.380
| (intra 'clb' routing)                                                                    0.040     3.420
| (OPIN:78724 side: (RIGHT,) (17,17))                                                      0.000     3.420
| (CHANY:190337 L4 length:4 (17,17)->(17,14))                                              0.208     3.628
| (CHANX:154189 L4 length:4 (17,14)->(14,14))                                              0.208     3.836
| (CHANY:188176 L4 length:4 (15,15)->(15,18))                                              0.208     4.044
| (CHANX:155231 L4 length:4 (15,15)->(12,15))                                              0.208     4.252
| (IPIN:68815 side: (BOTTOM,) (15,16))                                                     0.130     4.382
| (intra 'clb' routing)                                                                    0.206     4.588
C3_RELU_9.in_adder_sumout_cout[3].a[0] (adder at (15,16))                                  0.000     4.588
| (primitive 'adder' combinational delay)                                                  0.049     4.637
C3_RELU_9.in_adder_sumout_cout[3].cout[0] (adder at (15,16))                               0.000     4.637
| (intra 'clb' routing)                                                                    0.000     4.637
C3_RELU_9.in_adder_sumout_cout[4].cin[0] (adder at (15,16))                                0.000     4.637
| (primitive 'adder' combinational delay)                                                  0.026     4.663
C3_RELU_9.in_adder_sumout_cout[4].cout[0] (adder at (15,16))                               0.000     4.663
| (intra 'clb' routing)                                                                    0.000     4.663
C3_RELU_9.in_adder_sumout_cout[5].cin[0] (adder at (15,16))                                0.000     4.663
| (primitive 'adder' combinational delay)                                                  0.026     4.689
C3_RELU_9.in_adder_sumout_cout[5].cout[0] (adder at (15,16))                               0.000     4.689
| (intra 'clb' routing)                                                                    0.000     4.689
C3_RELU_9.in_adder_sumout_cout[6].cin[0] (adder at (15,16))                                0.000     4.689
| (primitive 'adder' combinational delay)                                                  0.026     4.714
C3_RELU_9.in_adder_sumout_cout[6].cout[0] (adder at (15,16))                               0.000     4.714
| (intra 'clb' routing)                                                                    0.000     4.714
C3_RELU_9.in_adder_sumout_cout[7].cin[0] (adder at (15,16))                                0.000     4.714
| (primitive 'adder' combinational delay)                                                  0.026     4.740
C3_RELU_9.in_adder_sumout_cout[7].cout[0] (adder at (15,16))                               0.000     4.740
| (intra 'clb' routing)                                                                    0.000     4.740
C3_RELU_9.in_adder_sumout_cout[8].cin[0] (adder at (15,16))                                0.000     4.740
| (primitive 'adder' combinational delay)                                                  0.026     4.765
C3_RELU_9.in_adder_sumout_cout[8].cout[0] (adder at (15,16))                               0.000     4.765
| (intra 'clb' routing)                                                                    0.000     4.765
C3_RELU_9.in_adder_sumout_cout[9].cin[0] (adder at (15,16))                                0.000     4.765
| (primitive 'adder' combinational delay)                                                  0.026     4.791
C3_RELU_9.in_adder_sumout_cout[9].cout[0] (adder at (15,16))                               0.000     4.791
| (intra 'clb' routing)                                                                    0.000     4.791
C3_RELU_9.in_adder_sumout_cout[10].cin[0] (adder at (15,16))                               0.000     4.791
| (primitive 'adder' combinational delay)                                                  0.026     4.816
C3_RELU_9.in_adder_sumout_cout[10].cout[0] (adder at (15,16))                              0.000     4.816
| (intra 'clb' routing)                                                                    0.000     4.816
C3_RELU_9.in_adder_sumout_cout[11].cin[0] (adder at (15,16))                               0.000     4.816
| (primitive 'adder' combinational delay)                                                  0.026     4.842
C3_RELU_9.in_adder_sumout_cout[11].cout[0] (adder at (15,16))                              0.000     4.842
| (intra 'clb' routing)                                                                    0.000     4.842
C3_RELU_9.in_adder_sumout_cout[12].cin[0] (adder at (15,16))                               0.000     4.842
| (primitive 'adder' combinational delay)                                                  0.026     4.867
C3_RELU_9.in_adder_sumout_cout[12].cout[0] (adder at (15,16))                              0.000     4.867
| (intra 'clb' routing)                                                                    0.000     4.867
C3_RELU_9.in_adder_sumout_cout[13].cin[0] (adder at (15,16))                               0.000     4.867
| (primitive 'adder' combinational delay)                                                  0.026     4.893
C3_RELU_9.in_adder_sumout_cout[13].cout[0] (adder at (15,16))                              0.000     4.893
| (intra 'clb' routing)                                                                    0.000     4.893
C3_RELU_9.in_adder_sumout_cout[14].cin[0] (adder at (15,16))                               0.000     4.893
| (primitive 'adder' combinational delay)                                                  0.026     4.919
C3_RELU_9.in_adder_sumout_cout[14].cout[0] (adder at (15,16))                              0.000     4.919
| (intra 'clb' routing)                                                                    0.000     4.919
C3_RELU_9.in_adder_sumout_cout[15].cin[0] (adder at (15,16))                               0.000     4.919
| (primitive 'adder' combinational delay)                                                  0.026     4.944
C3_RELU_9.in_adder_sumout_cout[15].cout[0] (adder at (15,16))                              0.000     4.944
| (intra 'clb' routing)                                                                    0.000     4.944
C3_RELU_9.in_adder_sumout_cout[16].cin[0] (adder at (15,16))                               0.000     4.944
| (primitive 'adder' combinational delay)                                                  0.026     4.970
C3_RELU_9.in_adder_sumout_cout[16].cout[0] (adder at (15,16))                              0.000     4.970
| (intra 'clb' routing)                                                                    0.000     4.970
C3_RELU_9.in_adder_sumout_cout[17].cin[0] (adder at (15,16))                               0.000     4.970
| (primitive 'adder' combinational delay)                                                  0.026     4.995
C3_RELU_9.in_adder_sumout_cout[17].cout[0] (adder at (15,16))                              0.000     4.995
| (intra 'clb' routing)                                                                    0.000     4.995
C3_RELU_9.in_adder_sumout_cout[18].cin[0] (adder at (15,16))                               0.000     4.995
| (primitive 'adder' combinational delay)                                                  0.035     5.031
C3_RELU_9.in_adder_sumout_cout[18].sumout[0] (adder at (15,16))                            0.000     5.031
| (intra 'clb' routing)                                                                    0.040     5.071
| (OPIN:68887 side: (BOTTOM,) (15,16))                                                     0.000     5.071
| (CHANX:155227 L4 length:4 (15,15)->(12,15))                                              0.208     5.278
| (CHANY:184781 L4 length:4 (12,15)->(12,12))                                              0.208     5.486
| (IPIN:59638 side: (LEFT,) (13,13))                                                       0.130     5.616
| (intra 'clb' routing)                                                                    0.075     5.691
n11708.in[0] (.names at (13,13))                                                           0.000     5.691
| (primitive '.names' combinational delay)                                                 0.180     5.871
n11708.out[0] (.names at (13,13))                                                          0.000     5.871
| (intra 'clb' routing)                                                                    0.115     5.985
out2[10].in[1] (.names at (13,13))                                                         0.000     5.985
| (primitive '.names' combinational delay)                                                 0.153     6.139
out2[10].out[0] (.names at (13,13))                                                        0.000     6.139
| (intra 'clb' routing)                                                                    0.040     6.178
| (OPIN:59677 side: (BOTTOM,) (13,13))                                                     0.000     6.178
| (CHANX:151851 L4 length:4 (13,12)->(10,12))                                              0.208     6.386
| (CHANY:183577 L4 length:4 (11,12)->(11,9))                                               0.208     6.594
| (CHANY:183319 L16 length:11 (11,11)->(11,1))                                             0.313     6.907
| (CHANX:138802 L4 length:4 (12,0)->(15,0))                                                0.208     7.115
| (IPIN:52491 side: (TOP,) (12,0))                                                         0.130     7.245
| (intra 'io' routing)                                                                     0.014     7.259
out:out2[10].outpad[0] (.output at (12,0))                                                 0.000     7.259
data arrival time                                                                                    7.259

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -7.259
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.259


#Path 58
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[4].outpad[0] (.output at (14,0) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_33.out_data[1].in[5] (.names at (19,7))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_33.out_data[1].out[0] (.names at (19,7))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:86949 side: (BOTTOM,) (19,7))                                                      0.000     1.267
| (CHANX:145513 L4 length:4 (19,6)->(16,6))                                                0.208     1.474
| (CHANY:190110 L4 length:4 (17,7)->(17,10))                                               0.208     1.682
| (CHANY:190226 L4 length:4 (17,11)->(17,14))                                              0.208     1.890
| (CHANY:190360 L4 length:4 (17,15)->(17,18))                                              0.208     2.098
| (IPIN:78814 side: (RIGHT,) (17,18))                                                      0.130     2.228
| (intra 'clb' routing)                                                                    0.206     2.435
CONV_55_DSP_33.out_data_adder_b_cout[2].b[0] (adder at (17,18))                           -0.000     2.435
| (primitive 'adder' combinational delay)                                                  0.069     2.503
CONV_55_DSP_33.out_data_adder_b_cout[2].sumout[0] (adder at (17,18))                       0.000     2.503
| (intra 'clb' routing)                                                                    0.040     2.543
| (OPIN:78893 side: (TOP,) (17,18))                                                        0.000     2.543
| (CHANX:158581 L4 length:4 (17,18)->(14,18))                                              0.208     2.751
| (CHANY:189277 L4 length:4 (16,18)->(16,15))                                              0.208     2.959
| (IPIN:78710 side: (LEFT,) (17,17))                                                       0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_20_adder_sumout_cout[2].a[0] (adder at (17,17))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_20_adder_sumout_cout[2].cout[0] (adder at (17,17))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_20_adder_sumout_cout[3].cin[0] (adder at (17,17))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.035     3.380
sum_20_adder_sumout_cout[3].sumout[0] (adder at (17,17))                                   0.000     3.380
| (intra 'clb' routing)                                                                    0.040     3.420
| (OPIN:78724 side: (RIGHT,) (17,17))                                                      0.000     3.420
| (CHANY:190337 L4 length:4 (17,17)->(17,14))                                              0.208     3.628
| (CHANX:154189 L4 length:4 (17,14)->(14,14))                                              0.208     3.836
| (CHANY:188176 L4 length:4 (15,15)->(15,18))                                              0.208     4.044
| (CHANX:155231 L4 length:4 (15,15)->(12,15))                                              0.208     4.252
| (IPIN:68815 side: (BOTTOM,) (15,16))                                                     0.130     4.382
| (intra 'clb' routing)                                                                    0.206     4.588
C3_RELU_9.in_adder_sumout_cout[3].a[0] (adder at (15,16))                                  0.000     4.588
| (primitive 'adder' combinational delay)                                                  0.049     4.637
C3_RELU_9.in_adder_sumout_cout[3].cout[0] (adder at (15,16))                               0.000     4.637
| (intra 'clb' routing)                                                                    0.000     4.637
C3_RELU_9.in_adder_sumout_cout[4].cin[0] (adder at (15,16))                                0.000     4.637
| (primitive 'adder' combinational delay)                                                  0.026     4.663
C3_RELU_9.in_adder_sumout_cout[4].cout[0] (adder at (15,16))                               0.000     4.663
| (intra 'clb' routing)                                                                    0.000     4.663
C3_RELU_9.in_adder_sumout_cout[5].cin[0] (adder at (15,16))                                0.000     4.663
| (primitive 'adder' combinational delay)                                                  0.026     4.689
C3_RELU_9.in_adder_sumout_cout[5].cout[0] (adder at (15,16))                               0.000     4.689
| (intra 'clb' routing)                                                                    0.000     4.689
C3_RELU_9.in_adder_sumout_cout[6].cin[0] (adder at (15,16))                                0.000     4.689
| (primitive 'adder' combinational delay)                                                  0.026     4.714
C3_RELU_9.in_adder_sumout_cout[6].cout[0] (adder at (15,16))                               0.000     4.714
| (intra 'clb' routing)                                                                    0.000     4.714
C3_RELU_9.in_adder_sumout_cout[7].cin[0] (adder at (15,16))                                0.000     4.714
| (primitive 'adder' combinational delay)                                                  0.026     4.740
C3_RELU_9.in_adder_sumout_cout[7].cout[0] (adder at (15,16))                               0.000     4.740
| (intra 'clb' routing)                                                                    0.000     4.740
C3_RELU_9.in_adder_sumout_cout[8].cin[0] (adder at (15,16))                                0.000     4.740
| (primitive 'adder' combinational delay)                                                  0.026     4.765
C3_RELU_9.in_adder_sumout_cout[8].cout[0] (adder at (15,16))                               0.000     4.765
| (intra 'clb' routing)                                                                    0.000     4.765
C3_RELU_9.in_adder_sumout_cout[9].cin[0] (adder at (15,16))                                0.000     4.765
| (primitive 'adder' combinational delay)                                                  0.026     4.791
C3_RELU_9.in_adder_sumout_cout[9].cout[0] (adder at (15,16))                               0.000     4.791
| (intra 'clb' routing)                                                                    0.000     4.791
C3_RELU_9.in_adder_sumout_cout[10].cin[0] (adder at (15,16))                               0.000     4.791
| (primitive 'adder' combinational delay)                                                  0.026     4.816
C3_RELU_9.in_adder_sumout_cout[10].cout[0] (adder at (15,16))                              0.000     4.816
| (intra 'clb' routing)                                                                    0.000     4.816
C3_RELU_9.in_adder_sumout_cout[11].cin[0] (adder at (15,16))                               0.000     4.816
| (primitive 'adder' combinational delay)                                                  0.026     4.842
C3_RELU_9.in_adder_sumout_cout[11].cout[0] (adder at (15,16))                              0.000     4.842
| (intra 'clb' routing)                                                                    0.000     4.842
C3_RELU_9.in_adder_sumout_cout[12].cin[0] (adder at (15,16))                               0.000     4.842
| (primitive 'adder' combinational delay)                                                  0.026     4.867
C3_RELU_9.in_adder_sumout_cout[12].cout[0] (adder at (15,16))                              0.000     4.867
| (intra 'clb' routing)                                                                    0.000     4.867
C3_RELU_9.in_adder_sumout_cout[13].cin[0] (adder at (15,16))                               0.000     4.867
| (primitive 'adder' combinational delay)                                                  0.026     4.893
C3_RELU_9.in_adder_sumout_cout[13].cout[0] (adder at (15,16))                              0.000     4.893
| (intra 'clb' routing)                                                                    0.000     4.893
C3_RELU_9.in_adder_sumout_cout[14].cin[0] (adder at (15,16))                               0.000     4.893
| (primitive 'adder' combinational delay)                                                  0.026     4.919
C3_RELU_9.in_adder_sumout_cout[14].cout[0] (adder at (15,16))                              0.000     4.919
| (intra 'clb' routing)                                                                    0.000     4.919
C3_RELU_9.in_adder_sumout_cout[15].cin[0] (adder at (15,16))                               0.000     4.919
| (primitive 'adder' combinational delay)                                                  0.026     4.944
C3_RELU_9.in_adder_sumout_cout[15].cout[0] (adder at (15,16))                              0.000     4.944
| (intra 'clb' routing)                                                                    0.000     4.944
C3_RELU_9.in_adder_sumout_cout[16].cin[0] (adder at (15,16))                               0.000     4.944
| (primitive 'adder' combinational delay)                                                  0.026     4.970
C3_RELU_9.in_adder_sumout_cout[16].cout[0] (adder at (15,16))                              0.000     4.970
| (intra 'clb' routing)                                                                    0.000     4.970
C3_RELU_9.in_adder_sumout_cout[17].cin[0] (adder at (15,16))                               0.000     4.970
| (primitive 'adder' combinational delay)                                                  0.026     4.995
C3_RELU_9.in_adder_sumout_cout[17].cout[0] (adder at (15,16))                              0.000     4.995
| (intra 'clb' routing)                                                                    0.000     4.995
C3_RELU_9.in_adder_sumout_cout[18].cin[0] (adder at (15,16))                               0.000     4.995
| (primitive 'adder' combinational delay)                                                  0.035     5.031
C3_RELU_9.in_adder_sumout_cout[18].sumout[0] (adder at (15,16))                            0.000     5.031
| (intra 'clb' routing)                                                                    0.040     5.071
| (OPIN:68887 side: (BOTTOM,) (15,16))                                                     0.000     5.071
| (CHANX:155227 L4 length:4 (15,15)->(12,15))                                              0.208     5.278
| (CHANY:184781 L4 length:4 (12,15)->(12,12))                                              0.208     5.486
| (IPIN:59610 side: (LEFT,) (13,13))                                                       0.130     5.616
| (intra 'clb' routing)                                                                    0.075     5.691
n11694.in[0] (.names at (13,13))                                                           0.000     5.691
| (primitive '.names' combinational delay)                                                 0.180     5.871
n11694.out[0] (.names at (13,13))                                                          0.000     5.871
| (intra 'clb' routing)                                                                    0.115     5.985
out2[4].in[1] (.names at (13,13))                                                          0.000     5.985
| (primitive '.names' combinational delay)                                                 0.153     6.139
out2[4].out[0] (.names at (13,13))                                                         0.000     6.139
| (intra 'clb' routing)                                                                    0.040     6.178
| (OPIN:59697 side: (BOTTOM,) (13,13))                                                     0.000     6.178
| (CHANX:151879 L4 length:4 (13,12)->(10,12))                                              0.208     6.386
| (CHANY:182493 L4 length:4 (10,12)->(10,9))                                               0.208     6.594
| (CHANY:182223 L16 length:10 (10,10)->(10,1))                                             0.313     6.907
| (CHANX:138792 L4 length:4 (11,0)->(14,0))                                                0.208     7.115
| (IPIN:62183 side: (TOP,) (14,0))                                                         0.130     7.245
| (intra 'io' routing)                                                                     0.014     7.259
out:out2[4].outpad[0] (.output at (14,0))                                                  0.000     7.259
data arrival time                                                                                    7.259

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -7.259
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.259


#Path 59
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[0].outpad[0] (.output at (15,0) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_33.out_data[1].in[5] (.names at (19,7))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_33.out_data[1].out[0] (.names at (19,7))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:86949 side: (BOTTOM,) (19,7))                                                      0.000     1.267
| (CHANX:145513 L4 length:4 (19,6)->(16,6))                                                0.208     1.474
| (CHANY:190110 L4 length:4 (17,7)->(17,10))                                               0.208     1.682
| (CHANY:190226 L4 length:4 (17,11)->(17,14))                                              0.208     1.890
| (CHANY:190360 L4 length:4 (17,15)->(17,18))                                              0.208     2.098
| (IPIN:78814 side: (RIGHT,) (17,18))                                                      0.130     2.228
| (intra 'clb' routing)                                                                    0.206     2.435
CONV_55_DSP_33.out_data_adder_b_cout[2].b[0] (adder at (17,18))                           -0.000     2.435
| (primitive 'adder' combinational delay)                                                  0.069     2.503
CONV_55_DSP_33.out_data_adder_b_cout[2].sumout[0] (adder at (17,18))                       0.000     2.503
| (intra 'clb' routing)                                                                    0.040     2.543
| (OPIN:78893 side: (TOP,) (17,18))                                                        0.000     2.543
| (CHANX:158581 L4 length:4 (17,18)->(14,18))                                              0.208     2.751
| (CHANY:189277 L4 length:4 (16,18)->(16,15))                                              0.208     2.959
| (IPIN:78710 side: (LEFT,) (17,17))                                                       0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_20_adder_sumout_cout[2].a[0] (adder at (17,17))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_20_adder_sumout_cout[2].cout[0] (adder at (17,17))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_20_adder_sumout_cout[3].cin[0] (adder at (17,17))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.035     3.380
sum_20_adder_sumout_cout[3].sumout[0] (adder at (17,17))                                   0.000     3.380
| (intra 'clb' routing)                                                                    0.040     3.420
| (OPIN:78724 side: (RIGHT,) (17,17))                                                      0.000     3.420
| (CHANY:190337 L4 length:4 (17,17)->(17,14))                                              0.208     3.628
| (CHANX:154189 L4 length:4 (17,14)->(14,14))                                              0.208     3.836
| (CHANY:188176 L4 length:4 (15,15)->(15,18))                                              0.208     4.044
| (CHANX:155231 L4 length:4 (15,15)->(12,15))                                              0.208     4.252
| (IPIN:68815 side: (BOTTOM,) (15,16))                                                     0.130     4.382
| (intra 'clb' routing)                                                                    0.206     4.588
C3_RELU_9.in_adder_sumout_cout[3].a[0] (adder at (15,16))                                  0.000     4.588
| (primitive 'adder' combinational delay)                                                  0.049     4.637
C3_RELU_9.in_adder_sumout_cout[3].cout[0] (adder at (15,16))                               0.000     4.637
| (intra 'clb' routing)                                                                    0.000     4.637
C3_RELU_9.in_adder_sumout_cout[4].cin[0] (adder at (15,16))                                0.000     4.637
| (primitive 'adder' combinational delay)                                                  0.026     4.663
C3_RELU_9.in_adder_sumout_cout[4].cout[0] (adder at (15,16))                               0.000     4.663
| (intra 'clb' routing)                                                                    0.000     4.663
C3_RELU_9.in_adder_sumout_cout[5].cin[0] (adder at (15,16))                                0.000     4.663
| (primitive 'adder' combinational delay)                                                  0.026     4.689
C3_RELU_9.in_adder_sumout_cout[5].cout[0] (adder at (15,16))                               0.000     4.689
| (intra 'clb' routing)                                                                    0.000     4.689
C3_RELU_9.in_adder_sumout_cout[6].cin[0] (adder at (15,16))                                0.000     4.689
| (primitive 'adder' combinational delay)                                                  0.026     4.714
C3_RELU_9.in_adder_sumout_cout[6].cout[0] (adder at (15,16))                               0.000     4.714
| (intra 'clb' routing)                                                                    0.000     4.714
C3_RELU_9.in_adder_sumout_cout[7].cin[0] (adder at (15,16))                                0.000     4.714
| (primitive 'adder' combinational delay)                                                  0.026     4.740
C3_RELU_9.in_adder_sumout_cout[7].cout[0] (adder at (15,16))                               0.000     4.740
| (intra 'clb' routing)                                                                    0.000     4.740
C3_RELU_9.in_adder_sumout_cout[8].cin[0] (adder at (15,16))                                0.000     4.740
| (primitive 'adder' combinational delay)                                                  0.026     4.765
C3_RELU_9.in_adder_sumout_cout[8].cout[0] (adder at (15,16))                               0.000     4.765
| (intra 'clb' routing)                                                                    0.000     4.765
C3_RELU_9.in_adder_sumout_cout[9].cin[0] (adder at (15,16))                                0.000     4.765
| (primitive 'adder' combinational delay)                                                  0.026     4.791
C3_RELU_9.in_adder_sumout_cout[9].cout[0] (adder at (15,16))                               0.000     4.791
| (intra 'clb' routing)                                                                    0.000     4.791
C3_RELU_9.in_adder_sumout_cout[10].cin[0] (adder at (15,16))                               0.000     4.791
| (primitive 'adder' combinational delay)                                                  0.026     4.816
C3_RELU_9.in_adder_sumout_cout[10].cout[0] (adder at (15,16))                              0.000     4.816
| (intra 'clb' routing)                                                                    0.000     4.816
C3_RELU_9.in_adder_sumout_cout[11].cin[0] (adder at (15,16))                               0.000     4.816
| (primitive 'adder' combinational delay)                                                  0.026     4.842
C3_RELU_9.in_adder_sumout_cout[11].cout[0] (adder at (15,16))                              0.000     4.842
| (intra 'clb' routing)                                                                    0.000     4.842
C3_RELU_9.in_adder_sumout_cout[12].cin[0] (adder at (15,16))                               0.000     4.842
| (primitive 'adder' combinational delay)                                                  0.026     4.867
C3_RELU_9.in_adder_sumout_cout[12].cout[0] (adder at (15,16))                              0.000     4.867
| (intra 'clb' routing)                                                                    0.000     4.867
C3_RELU_9.in_adder_sumout_cout[13].cin[0] (adder at (15,16))                               0.000     4.867
| (primitive 'adder' combinational delay)                                                  0.026     4.893
C3_RELU_9.in_adder_sumout_cout[13].cout[0] (adder at (15,16))                              0.000     4.893
| (intra 'clb' routing)                                                                    0.000     4.893
C3_RELU_9.in_adder_sumout_cout[14].cin[0] (adder at (15,16))                               0.000     4.893
| (primitive 'adder' combinational delay)                                                  0.026     4.919
C3_RELU_9.in_adder_sumout_cout[14].cout[0] (adder at (15,16))                              0.000     4.919
| (intra 'clb' routing)                                                                    0.000     4.919
C3_RELU_9.in_adder_sumout_cout[15].cin[0] (adder at (15,16))                               0.000     4.919
| (primitive 'adder' combinational delay)                                                  0.026     4.944
C3_RELU_9.in_adder_sumout_cout[15].cout[0] (adder at (15,16))                              0.000     4.944
| (intra 'clb' routing)                                                                    0.000     4.944
C3_RELU_9.in_adder_sumout_cout[16].cin[0] (adder at (15,16))                               0.000     4.944
| (primitive 'adder' combinational delay)                                                  0.026     4.970
C3_RELU_9.in_adder_sumout_cout[16].cout[0] (adder at (15,16))                              0.000     4.970
| (intra 'clb' routing)                                                                    0.000     4.970
C3_RELU_9.in_adder_sumout_cout[17].cin[0] (adder at (15,16))                               0.000     4.970
| (primitive 'adder' combinational delay)                                                  0.026     4.995
C3_RELU_9.in_adder_sumout_cout[17].cout[0] (adder at (15,16))                              0.000     4.995
| (intra 'clb' routing)                                                                    0.000     4.995
C3_RELU_9.in_adder_sumout_cout[18].cin[0] (adder at (15,16))                               0.000     4.995
| (primitive 'adder' combinational delay)                                                  0.035     5.031
C3_RELU_9.in_adder_sumout_cout[18].sumout[0] (adder at (15,16))                            0.000     5.031
| (intra 'clb' routing)                                                                    0.040     5.071
| (OPIN:68887 side: (BOTTOM,) (15,16))                                                     0.000     5.071
| (CHANX:155221 L4 length:4 (15,15)->(12,15))                                              0.208     5.278
| (CHANY:186971 L4 length:4 (14,15)->(14,12))                                              0.208     5.486
| (IPIN:68548 side: (LEFT,) (15,14))                                                       0.130     5.616
| (intra 'clb' routing)                                                                    0.075     5.691
n11684.in[0] (.names at (15,14))                                                           0.000     5.691
| (primitive '.names' combinational delay)                                                 0.180     5.871
n11684.out[0] (.names at (15,14))                                                          0.000     5.871
| (intra 'clb' routing)                                                                    0.115     5.985
out2[0].in[1] (.names at (15,14))                                                          0.000     5.985
| (primitive '.names' combinational delay)                                                 0.153     6.139
out2[0].out[0] (.names at (15,14))                                                         0.000     6.139
| (intra 'clb' routing)                                                                    0.040     6.178
| (OPIN:68597 side: (TOP,) (15,14))                                                        0.000     6.178
| (CHANX:154143 L4 length:4 (15,14)->(12,14))                                              0.208     6.386
| (CHANY:186949 L4 length:4 (14,14)->(14,11))                                              0.208     6.594
| (CHANY:186615 L16 length:12 (14,12)->(14,1))                                             0.313     6.907
| (CHANX:138898 L4 length:4 (15,0)->(18,0))                                                0.208     7.115
| (IPIN:66476 side: (TOP,) (15,0))                                                         0.130     7.245
| (intra 'io' routing)                                                                     0.014     7.259
out:out2[0].outpad[0] (.output at (15,0))                                                  0.000     7.259
data arrival time                                                                                    7.259

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -7.259
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.259


#Path 60
Startpoint: rows34[21][0].Q[0] (.latch at (17,5) clocked by clk)
Endpoint  : out:out[15].outpad[0] (.output at (30,14) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows34[21][0].clk[0] (.latch at (17,5))                                               0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows34[21][0].Q[0] (.latch at (17,5)) [clock-to-output]                               0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:76944 side: (RIGHT,) (17,5))                                                  0.000     0.143
| (CHANY:189927 L4 length:4 (17,5)->(17,2))                                           0.208     0.351
| (IPIN:76896 side: (RIGHT,) (17,5))                                                  0.130     0.480
| (intra 'clb' routing)                                                               0.075     0.555
n12494.in[1] (.names at (17,5))                                                       0.000     0.555
| (primitive '.names' combinational delay)                                            0.180     0.735
n12494.out[0] (.names at (17,5))                                                      0.000     0.735
| (intra 'clb' routing)                                                               0.040     0.775
| (OPIN:76945 side: (BOTTOM,) (17,5))                                                 0.000     0.775
| (CHANX:143348 L4 length:4 (17,4)->(20,4))                                           0.208     0.983
| (CHANY:193340 L16 length:16 (20,5)->(20,20))                                        0.313     1.295
| (CHANY:193730 L4 length:4 (20,17)->(20,20))                                         0.208     1.503
| (CHANX:158695 L4 length:4 (20,18)->(17,18))                                         0.208     1.711
| (IPIN:88705 side: (BOTTOM,) (19,19))                                                0.130     1.841
| (intra 'clb' routing)                                                               0.075     1.916
CONV_55_DSP_11.out_data[0].in[1] (.names at (19,19))                                  0.000     1.916
| (primitive '.names' combinational delay)                                            0.153     2.069
CONV_55_DSP_11.out_data[0].out[0] (.names at (19,19))                                 0.000     2.069
| (intra 'clb' routing)                                                               0.040     2.109
| (OPIN:88716 side: (RIGHT,) (19,19))                                                 0.000     2.109
| (CHANY:192585 L4 length:4 (19,19)->(19,16))                                         0.208     2.317
| (CHANY:192475 L4 length:4 (19,15)->(19,12))                                         0.208     2.525
| (CHANY:192333 L4 length:4 (19,11)->(19,8))                                          0.208     2.733
| (IPIN:87476 side: (RIGHT,) (19,11))                                                 0.130     2.863
| (intra 'clb' routing)                                                               0.206     3.069
sum30_adder_sumout_cout[1].a[0] (adder at (19,11))                                    0.000     3.069
| (primitive 'adder' combinational delay)                                             0.069     3.138
sum30_adder_sumout_cout[1].sumout[0] (adder at (19,11))                               0.000     3.138
| (intra 'clb' routing)                                                               0.040     3.178
| (OPIN:87527 side: (TOP,) (19,11))                                                   0.000     3.178
| (CHANX:150969 L4 length:4 (19,11)->(16,11))                                         0.208     3.386
| (CHANY:188074 L4 length:4 (15,12)->(15,15))                                         0.208     3.594
| (CHANX:153166 L4 length:4 (16,13)->(19,13))                                         0.208     3.802
| (IPIN:87959 side: (BOTTOM,) (19,14))                                                0.130     3.932
| (intra 'clb' routing)                                                               0.206     4.138
C3_RELU_4.in_adder_sumout_cout[1].a[0] (adder at (19,14))                             0.000     4.138
| (primitive 'adder' combinational delay)                                             0.049     4.187
C3_RELU_4.in_adder_sumout_cout[1].cout[0] (adder at (19,14))                          0.000     4.187
| (intra 'clb' routing)                                                               0.000     4.187
C3_RELU_4.in_adder_sumout_cout[2].cin[0] (adder at (19,14))                           0.000     4.187
| (primitive 'adder' combinational delay)                                             0.026     4.213
C3_RELU_4.in_adder_sumout_cout[2].cout[0] (adder at (19,14))                          0.000     4.213
| (intra 'clb' routing)                                                               0.000     4.213
C3_RELU_4.in_adder_sumout_cout[3].cin[0] (adder at (19,14))                           0.000     4.213
| (primitive 'adder' combinational delay)                                             0.026     4.238
C3_RELU_4.in_adder_sumout_cout[3].cout[0] (adder at (19,14))                          0.000     4.238
| (intra 'clb' routing)                                                               0.000     4.238
C3_RELU_4.in_adder_sumout_cout[4].cin[0] (adder at (19,14))                           0.000     4.238
| (primitive 'adder' combinational delay)                                             0.026     4.264
C3_RELU_4.in_adder_sumout_cout[4].cout[0] (adder at (19,14))                          0.000     4.264
| (intra 'clb' routing)                                                               0.000     4.264
C3_RELU_4.in_adder_sumout_cout[5].cin[0] (adder at (19,14))                           0.000     4.264
| (primitive 'adder' combinational delay)                                             0.026     4.289
C3_RELU_4.in_adder_sumout_cout[5].cout[0] (adder at (19,14))                          0.000     4.289
| (intra 'clb' routing)                                                               0.000     4.289
C3_RELU_4.in_adder_sumout_cout[6].cin[0] (adder at (19,14))                           0.000     4.289
| (primitive 'adder' combinational delay)                                             0.026     4.315
C3_RELU_4.in_adder_sumout_cout[6].cout[0] (adder at (19,14))                          0.000     4.315
| (intra 'clb' routing)                                                               0.000     4.315
C3_RELU_4.in_adder_sumout_cout[7].cin[0] (adder at (19,14))                           0.000     4.315
| (primitive 'adder' combinational delay)                                             0.026     4.341
C3_RELU_4.in_adder_sumout_cout[7].cout[0] (adder at (19,14))                          0.000     4.341
| (intra 'clb' routing)                                                               0.000     4.341
C3_RELU_4.in_adder_sumout_cout[8].cin[0] (adder at (19,14))                           0.000     4.341
| (primitive 'adder' combinational delay)                                             0.026     4.366
C3_RELU_4.in_adder_sumout_cout[8].cout[0] (adder at (19,14))                          0.000     4.366
| (intra 'clb' routing)                                                               0.000     4.366
C3_RELU_4.in_adder_sumout_cout[9].cin[0] (adder at (19,14))                           0.000     4.366
| (primitive 'adder' combinational delay)                                             0.026     4.392
C3_RELU_4.in_adder_sumout_cout[9].cout[0] (adder at (19,14))                          0.000     4.392
| (intra 'clb' routing)                                                               0.000     4.392
C3_RELU_4.in_adder_sumout_cout[10].cin[0] (adder at (19,14))                          0.000     4.392
| (primitive 'adder' combinational delay)                                             0.026     4.417
C3_RELU_4.in_adder_sumout_cout[10].cout[0] (adder at (19,14))                         0.000     4.417
| (intra 'clb' routing)                                                               0.000     4.417
C3_RELU_4.in_adder_sumout_cout[11].cin[0] (adder at (19,14))                          0.000     4.417
| (primitive 'adder' combinational delay)                                             0.026     4.443
C3_RELU_4.in_adder_sumout_cout[11].cout[0] (adder at (19,14))                         0.000     4.443
| (intra 'clb' routing)                                                               0.000     4.443
C3_RELU_4.in_adder_sumout_cout[12].cin[0] (adder at (19,14))                          0.000     4.443
| (primitive 'adder' combinational delay)                                             0.026     4.468
C3_RELU_4.in_adder_sumout_cout[12].cout[0] (adder at (19,14))                         0.000     4.468
| (intra 'clb' routing)                                                               0.000     4.468
C3_RELU_4.in_adder_sumout_cout[13].cin[0] (adder at (19,14))                          0.000     4.468
| (primitive 'adder' combinational delay)                                             0.026     4.494
C3_RELU_4.in_adder_sumout_cout[13].cout[0] (adder at (19,14))                         0.000     4.494
| (intra 'clb' routing)                                                               0.000     4.494
C3_RELU_4.in_adder_sumout_cout[14].cin[0] (adder at (19,14))                          0.000     4.494
| (primitive 'adder' combinational delay)                                             0.026     4.520
C3_RELU_4.in_adder_sumout_cout[14].cout[0] (adder at (19,14))                         0.000     4.520
| (intra 'clb' routing)                                                               0.000     4.520
C3_RELU_4.in_adder_sumout_cout[15].cin[0] (adder at (19,14))                          0.000     4.520
| (primitive 'adder' combinational delay)                                             0.026     4.545
C3_RELU_4.in_adder_sumout_cout[15].cout[0] (adder at (19,14))                         0.000     4.545
| (intra 'clb' routing)                                                               0.000     4.545
C3_RELU_4.in_adder_sumout_cout[16].cin[0] (adder at (19,14))                          0.000     4.545
| (primitive 'adder' combinational delay)                                             0.026     4.571
C3_RELU_4.in_adder_sumout_cout[16].cout[0] (adder at (19,14))                         0.000     4.571
| (intra 'clb' routing)                                                               0.000     4.571
C3_RELU_4.in_adder_sumout_cout[17].cin[0] (adder at (19,14))                          0.000     4.571
| (primitive 'adder' combinational delay)                                             0.026     4.596
C3_RELU_4.in_adder_sumout_cout[17].cout[0] (adder at (19,14))                         0.000     4.596
| (intra 'clb' routing)                                                               0.000     4.596
C3_RELU_4.in_adder_sumout_cout[18].cin[0] (adder at (19,14))                          0.000     4.596
| (primitive 'adder' combinational delay)                                             0.035     4.632
C3_RELU_4.in_adder_sumout_cout[18].sumout[0] (adder at (19,14))                       0.000     4.632
| (intra 'clb' routing)                                                               0.040     4.672
| (OPIN:87995 side: (BOTTOM,) (19,14))                                                0.000     4.672
| (CHANX:153175 L4 length:4 (19,13)->(16,13))                                         0.208     4.879
| (CHANY:191432 L4 length:4 (18,14)->(18,17))                                         0.208     5.087
| (IPIN:88382 side: (LEFT,) (19,17))                                                  0.130     5.217
| (intra 'clb' routing)                                                               0.075     5.292
n11628.in[0] (.names at (19,17))                                                      0.000     5.292
| (primitive '.names' combinational delay)                                            0.153     5.445
n11628.out[0] (.names at (19,17))                                                     0.000     5.445
| (intra 'clb' routing)                                                               0.040     5.485
| (OPIN:88446 side: (LEFT,) (19,17))                                                  0.000     5.485
| (CHANY:191421 L4 length:4 (18,17)->(18,14))                                         0.208     5.693
| (IPIN:88240 side: (LEFT,) (19,16))                                                  0.130     5.823
| (intra 'clb' routing)                                                               0.075     5.898
n11627.in[4] (.names at (19,16))                                                      0.000     5.898
| (primitive '.names' combinational delay)                                            0.153     6.051
n11627.out[0] (.names at (19,16))                                                     0.000     6.051
| (intra 'clb' routing)                                                               0.115     6.166
out[15].in[5] (.names at (19,16))                                                     0.000     6.166
| (primitive '.names' combinational delay)                                            0.180     6.345
out[15].out[0] (.names at (19,16))                                                    0.000     6.345
| (intra 'clb' routing)                                                               0.040     6.385
| (OPIN:88301 side: (TOP,) (19,16))                                                   0.000     6.385
| (CHANX:156562 L4 length:4 (19,16)->(22,16))                                         0.208     6.593
| (CHANX:156720 L16 length:7 (23,16)->(29,16))                                        0.313     6.906
| (CHANY:203427 L4 length:4 (29,16)->(29,13))                                         0.208     7.114
| (IPIN:137577 side: (LEFT,) (30,14))                                                 0.130     7.244
| (intra 'io' routing)                                                                0.014     7.258
out:out[15].outpad[0] (.output at (30,14))                                            0.000     7.258
data arrival time                                                                               7.258

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.258
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.258


#Path 61
Startpoint: rows36[24][1].Q[0] (.latch at (13,19) clocked by clk)
Endpoint  : out:out[11].outpad[0] (.output at (30,17) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows36[24][1].clk[0] (.latch at (13,19))                                              0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows36[24][1].Q[0] (.latch at (13,19)) [clock-to-output]                              0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:60560 side: (RIGHT,) (13,19))                                                 0.000     0.143
| (CHANY:186092 L4 length:4 (13,19)->(13,22))                                         0.208     0.351
| (CHANX:160667 L4 length:4 (13,20)->(10,20))                                         0.208     0.558
| (IPIN:50965 side: (TOP,) (11,20))                                                   0.130     0.688
| (intra 'clb' routing)                                                               0.075     0.763
n12528.in[4] (.names at (11,20))                                                      0.000     0.763
| (primitive '.names' combinational delay)                                            0.180     0.943
n12528.out[0] (.names at (11,20))                                                     0.000     0.943
| (intra 'clb' routing)                                                               0.040     0.983
| (OPIN:51039 side: (BOTTOM,) (11,20))                                                0.000     0.983
| (CHANX:159594 L4 length:4 (11,19)->(14,19))                                         0.208     1.190
| (CHANY:186715 L16 length:16 (14,19)->(14,4))                                        0.313     1.503
| (CHANX:150960 L16 length:15 (15,11)->(29,11))                                       0.313     1.816
| (CHANX:151072 L4 length:4 (19,11)->(22,11))                                         0.208     2.024
| (IPIN:96207 side: (TOP,) (21,11))                                                   0.130     2.154
| (intra 'clb' routing)                                                               0.075     2.229
CONV_55_DSP_17.out_data[1].in[1] (.names at (21,11))                                  0.000     2.229
| (primitive '.names' combinational delay)                                            0.153     2.382
CONV_55_DSP_17.out_data[1].out[0] (.names at (21,11))                                 0.000     2.382
| (intra 'clb' routing)                                                               0.040     2.422
| (OPIN:96264 side: (RIGHT,) (21,11))                                                 0.000     2.422
| (CHANY:194602 L4 length:4 (21,11)->(21,14))                                         0.208     2.630
| (CHANX:154327 L4 length:4 (21,14)->(18,14))                                         0.208     2.838
| (CHANX:154191 L4 length:4 (17,14)->(14,14))                                         0.208     3.046
| (IPIN:78365 side: (BOTTOM,) (17,15))                                                0.130     3.176
| (intra 'clb' routing)                                                               0.206     3.382
sum50_adder_sumout_cout[2].a[0] (adder at (17,15))                                    0.000     3.382
| (primitive 'adder' combinational delay)                                             0.049     3.431
sum50_adder_sumout_cout[2].cout[0] (adder at (17,15))                                 0.000     3.431
| (intra 'clb' routing)                                                               0.000     3.431
sum50_adder_sumout_cout[3].cin[0] (adder at (17,15))                                  0.000     3.431
| (primitive 'adder' combinational delay)                                             0.026     3.457
sum50_adder_sumout_cout[3].cout[0] (adder at (17,15))                                 0.000     3.457
| (intra 'clb' routing)                                                               0.000     3.457
sum50_adder_sumout_cout[4].cin[0] (adder at (17,15))                                  0.000     3.457
| (primitive 'adder' combinational delay)                                             0.026     3.483
sum50_adder_sumout_cout[4].cout[0] (adder at (17,15))                                 0.000     3.483
| (intra 'clb' routing)                                                               0.000     3.483
sum50_adder_sumout_cout[5].cin[0] (adder at (17,15))                                  0.000     3.483
| (primitive 'adder' combinational delay)                                             0.026     3.508
sum50_adder_sumout_cout[5].cout[0] (adder at (17,15))                                 0.000     3.508
| (intra 'clb' routing)                                                               0.000     3.508
sum50_adder_sumout_cout[6].cin[0] (adder at (17,15))                                  0.000     3.508
| (primitive 'adder' combinational delay)                                             0.026     3.534
sum50_adder_sumout_cout[6].cout[0] (adder at (17,15))                                 0.000     3.534
| (intra 'clb' routing)                                                               0.000     3.534
sum50_adder_sumout_cout[7].cin[0] (adder at (17,15))                                  0.000     3.534
| (primitive 'adder' combinational delay)                                             0.026     3.559
sum50_adder_sumout_cout[7].cout[0] (adder at (17,15))                                 0.000     3.559
| (intra 'clb' routing)                                                               0.000     3.559
sum50_adder_sumout_cout[8].cin[0] (adder at (17,15))                                  0.000     3.559
| (primitive 'adder' combinational delay)                                             0.026     3.585
sum50_adder_sumout_cout[8].cout[0] (adder at (17,15))                                 0.000     3.585
| (intra 'clb' routing)                                                               0.000     3.585
sum50_adder_sumout_cout[9].cin[0] (adder at (17,15))                                  0.000     3.585
| (primitive 'adder' combinational delay)                                             0.026     3.610
sum50_adder_sumout_cout[9].cout[0] (adder at (17,15))                                 0.000     3.610
| (intra 'clb' routing)                                                               0.000     3.610
sum50_adder_sumout_cout[10].cin[0] (adder at (17,15))                                 0.000     3.610
| (primitive 'adder' combinational delay)                                             0.026     3.636
sum50_adder_sumout_cout[10].cout[0] (adder at (17,15))                                0.000     3.636
| (intra 'clb' routing)                                                               0.000     3.636
sum50_adder_sumout_cout[11].cin[0] (adder at (17,15))                                 0.000     3.636
| (primitive 'adder' combinational delay)                                             0.026     3.661
sum50_adder_sumout_cout[11].cout[0] (adder at (17,15))                                0.000     3.661
| (intra 'clb' routing)                                                               0.000     3.661
sum50_adder_sumout_cout[12].cin[0] (adder at (17,15))                                 0.000     3.661
| (primitive 'adder' combinational delay)                                             0.026     3.687
sum50_adder_sumout_cout[12].cout[0] (adder at (17,15))                                0.000     3.687
| (intra 'clb' routing)                                                               0.000     3.687
sum50_adder_sumout_cout[13].cin[0] (adder at (17,15))                                 0.000     3.687
| (primitive 'adder' combinational delay)                                             0.026     3.713
sum50_adder_sumout_cout[13].cout[0] (adder at (17,15))                                0.000     3.713
| (intra 'clb' routing)                                                               0.000     3.713
sum50_adder_sumout_cout[14].cin[0] (adder at (17,15))                                 0.000     3.713
| (primitive 'adder' combinational delay)                                             0.026     3.738
sum50_adder_sumout_cout[14].cout[0] (adder at (17,15))                                0.000     3.738
| (intra 'clb' routing)                                                               0.000     3.738
sum50_adder_sumout_cout[15].cin[0] (adder at (17,15))                                 0.000     3.738
| (primitive 'adder' combinational delay)                                             0.026     3.764
sum50_adder_sumout_cout[15].cout[0] (adder at (17,15))                                0.000     3.764
| (intra 'clb' routing)                                                               0.000     3.764
sum50_adder_sumout_cout[16].cin[0] (adder at (17,15))                                 0.000     3.764
| (primitive 'adder' combinational delay)                                             0.026     3.789
sum50_adder_sumout_cout[16].cout[0] (adder at (17,15))                                0.000     3.789
| (intra 'clb' routing)                                                               0.000     3.789
sum50_adder_sumout_cout[17].cin[0] (adder at (17,15))                                 0.000     3.789
| (primitive 'adder' combinational delay)                                             0.035     3.825
sum50_adder_sumout_cout[17].sumout[0] (adder at (17,15))                              0.000     3.825
| (intra 'clb' routing)                                                               0.040     3.865
| (OPIN:78431 side: (TOP,) (17,15))                                                   0.000     3.865
| (CHANX:155414 L4 length:4 (17,15)->(20,15))                                         0.208     4.072
| (CHANY:192481 L4 length:4 (19,15)->(19,12))                                         0.208     4.280
| (CHANX:153155 L4 length:4 (19,13)->(16,13))                                         0.208     4.488
| (IPIN:78223 side: (BOTTOM,) (17,14))                                                0.130     4.618
| (intra 'clb' routing)                                                               0.206     4.825
C3_RELU_6.in_adder_sumout_cout[17].a[0] (adder at (17,14))                            0.000     4.825
| (primitive 'adder' combinational delay)                                             0.049     4.874
C3_RELU_6.in_adder_sumout_cout[17].cout[0] (adder at (17,14))                         0.000     4.874
| (intra 'clb' routing)                                                               0.000     4.874
C3_RELU_6.in_adder_sumout_cout[18].cin[0] (adder at (17,14))                          0.000     4.874
| (primitive 'adder' combinational delay)                                             0.035     4.910
C3_RELU_6.in_adder_sumout_cout[18].sumout[0] (adder at (17,14))                       0.000     4.910
| (intra 'clb' routing)                                                               0.040     4.949
| (OPIN:78291 side: (BOTTOM,) (17,14))                                                0.000     4.949
| (CHANX:153194 L4 length:4 (17,13)->(20,13))                                         0.208     5.157
| (CHANY:192540 L4 length:4 (19,14)->(19,17))                                         0.208     5.365
| (IPIN:88246 side: (RIGHT,) (19,16))                                                 0.130     5.495
| (intra 'clb' routing)                                                               0.075     5.570
n11615.in[0] (.names at (19,16))                                                      0.000     5.570
| (primitive '.names' combinational delay)                                            0.180     5.749
n11615.out[0] (.names at (19,16))                                                     0.000     5.749
| (intra 'clb' routing)                                                               0.115     5.864
out[11].in[3] (.names at (19,16))                                                     0.000     5.864
| (primitive '.names' combinational delay)                                            0.153     6.017
out[11].out[0] (.names at (19,16))                                                    0.000     6.017
| (intra 'clb' routing)                                                               0.040     6.057
| (OPIN:88302 side: (RIGHT,) (19,16))                                                 0.000     6.057
| (CHANY:192582 L4 length:4 (19,16)->(19,19))                                         0.208     6.265
| (CHANX:156592 L4 length:4 (20,16)->(23,16))                                         0.208     6.473
| (CHANX:156748 L4 length:4 (24,16)->(27,16))                                         0.208     6.681
| (CHANX:156884 L4 length:2 (28,16)->(29,16))                                         0.208     6.889
| (CHANY:203554 L4 length:4 (29,17)->(29,20))                                         0.208     7.097
| (IPIN:137721 side: (LEFT,) (30,17))                                                 0.130     7.227
| (intra 'io' routing)                                                                0.014     7.241
out:out[11].outpad[0] (.output at (30,17))                                            0.000     7.241
data arrival time                                                                               7.241

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.241
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.241


#Path 62
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[1].outpad[0] (.output at (17,30) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_28.out_data[3].in[5] (.names at (7,11))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_28.out_data[3].out[0] (.names at (7,11))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:31234 side: (LEFT,) (7,11))                                                        0.000     1.267
| (CHANY:178079 L4 length:4 (6,11)->(6,8))                                                 0.208     1.474
| (CHANX:148494 L4 length:4 (7,9)->(10,9))                                                 0.208     1.682
| (CHANY:182500 L4 length:4 (10,10)->(10,13))                                              0.208     1.890
| (IPIN:49642 side: (LEFT,) (11,11))                                                       0.130     2.020
| (intra 'clb' routing)                                                                    0.206     2.227
CONV_55_DSP_28.out_data_adder_a_cout[4].a[0] (adder at (11,11))                           -0.000     2.227
| (primitive 'adder' combinational delay)                                                  0.069     2.295
CONV_55_DSP_28.out_data_adder_a_cout[4].sumout[0] (adder at (11,11))                       0.000     2.295
| (intra 'clb' routing)                                                                    0.040     2.335
| (OPIN:49688 side: (RIGHT,) (11,11))                                                      0.000     2.335
| (CHANY:183650 L4 length:4 (11,11)->(11,14))                                              0.208     2.543
| (CHANX:150838 L4 length:4 (12,11)->(15,11))                                              0.208     2.751
| (CHANY:184623 L4 length:4 (12,11)->(12,8))                                               0.208     2.959
| (IPIN:59354 side: (LEFT,) (13,11))                                                       0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_10_adder_sumout_cout[4].a[0] (adder at (13,11))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_10_adder_sumout_cout[4].cout[0] (adder at (13,11))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_10_adder_sumout_cout[5].cin[0] (adder at (13,11))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.026     3.370
sum_10_adder_sumout_cout[5].cout[0] (adder at (13,11))                                     0.000     3.370
| (intra 'clb' routing)                                                                    0.000     3.370
sum_10_adder_sumout_cout[6].cin[0] (adder at (13,11))                                      0.000     3.370
| (primitive 'adder' combinational delay)                                                  0.026     3.396
sum_10_adder_sumout_cout[6].cout[0] (adder at (13,11))                                     0.000     3.396
| (intra 'clb' routing)                                                                    0.000     3.396
sum_10_adder_sumout_cout[7].cin[0] (adder at (13,11))                                      0.000     3.396
| (primitive 'adder' combinational delay)                                                  0.026     3.421
sum_10_adder_sumout_cout[7].cout[0] (adder at (13,11))                                     0.000     3.421
| (intra 'clb' routing)                                                                    0.000     3.421
sum_10_adder_sumout_cout[8].cin[0] (adder at (13,11))                                      0.000     3.421
| (primitive 'adder' combinational delay)                                                  0.026     3.447
sum_10_adder_sumout_cout[8].cout[0] (adder at (13,11))                                     0.000     3.447
| (intra 'clb' routing)                                                                    0.000     3.447
sum_10_adder_sumout_cout[9].cin[0] (adder at (13,11))                                      0.000     3.447
| (primitive 'adder' combinational delay)                                                  0.026     3.473
sum_10_adder_sumout_cout[9].cout[0] (adder at (13,11))                                     0.000     3.473
| (intra 'clb' routing)                                                                    0.000     3.473
sum_10_adder_sumout_cout[10].cin[0] (adder at (13,11))                                     0.000     3.473
| (primitive 'adder' combinational delay)                                                  0.026     3.498
sum_10_adder_sumout_cout[10].cout[0] (adder at (13,11))                                    0.000     3.498
| (intra 'clb' routing)                                                                    0.000     3.498
sum_10_adder_sumout_cout[11].cin[0] (adder at (13,11))                                     0.000     3.498
| (primitive 'adder' combinational delay)                                                  0.026     3.524
sum_10_adder_sumout_cout[11].cout[0] (adder at (13,11))                                    0.000     3.524
| (intra 'clb' routing)                                                                    0.000     3.524
sum_10_adder_sumout_cout[12].cin[0] (adder at (13,11))                                     0.000     3.524
| (primitive 'adder' combinational delay)                                                  0.026     3.549
sum_10_adder_sumout_cout[12].cout[0] (adder at (13,11))                                    0.000     3.549
| (intra 'clb' routing)                                                                    0.000     3.549
sum_10_adder_sumout_cout[13].cin[0] (adder at (13,11))                                     0.000     3.549
| (primitive 'adder' combinational delay)                                                  0.026     3.575
sum_10_adder_sumout_cout[13].cout[0] (adder at (13,11))                                    0.000     3.575
| (intra 'clb' routing)                                                                    0.000     3.575
sum_10_adder_sumout_cout[14].cin[0] (adder at (13,11))                                     0.000     3.575
| (primitive 'adder' combinational delay)                                                  0.035     3.610
sum_10_adder_sumout_cout[14].sumout[0] (adder at (13,11))                                  0.000     3.610
| (intra 'clb' routing)                                                                    0.040     3.650
| (OPIN:59397 side: (BOTTOM,) (13,11))                                                     0.000     3.650
| (CHANX:149788 L4 length:4 (13,10)->(16,10))                                              0.208     3.858
| (CHANY:188030 L4 length:4 (15,11)->(15,14))                                              0.208     4.066
| (CHANX:150825 L4 length:4 (15,11)->(12,11))                                              0.208     4.274
| (IPIN:68211 side: (BOTTOM,) (15,12))                                                     0.130     4.404
| (intra 'clb' routing)                                                                    0.206     4.610
C3_RELU_8.in_adder_sumout_cout[14].a[0] (adder at (15,12))                                 0.000     4.610
| (primitive 'adder' combinational delay)                                                  0.049     4.660
C3_RELU_8.in_adder_sumout_cout[14].cout[0] (adder at (15,12))                              0.000     4.660
| (intra 'clb' routing)                                                                    0.000     4.660
C3_RELU_8.in_adder_sumout_cout[15].cin[0] (adder at (15,12))                               0.000     4.660
| (primitive 'adder' combinational delay)                                                  0.026     4.685
C3_RELU_8.in_adder_sumout_cout[15].cout[0] (adder at (15,12))                              0.000     4.685
| (intra 'clb' routing)                                                                    0.000     4.685
C3_RELU_8.in_adder_sumout_cout[16].cin[0] (adder at (15,12))                               0.000     4.685
| (primitive 'adder' combinational delay)                                                  0.026     4.711
C3_RELU_8.in_adder_sumout_cout[16].cout[0] (adder at (15,12))                              0.000     4.711
| (intra 'clb' routing)                                                                    0.000     4.711
C3_RELU_8.in_adder_sumout_cout[17].cin[0] (adder at (15,12))                               0.000     4.711
| (primitive 'adder' combinational delay)                                                  0.026     4.736
C3_RELU_8.in_adder_sumout_cout[17].cout[0] (adder at (15,12))                              0.000     4.736
| (intra 'clb' routing)                                                                    0.000     4.736
C3_RELU_8.in_adder_sumout_cout[18].cin[0] (adder at (15,12))                               0.000     4.736
| (primitive 'adder' combinational delay)                                                  0.035     4.772
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder at (15,12))                            0.000     4.772
| (intra 'clb' routing)                                                                    0.040     4.812
| (OPIN:68287 side: (BOTTOM,) (15,12))                                                     0.000     4.812
| (CHANX:150833 L4 length:4 (15,11)->(12,11))                                              0.208     5.019
| (CHANY:185868 L4 length:4 (13,12)->(13,15))                                              0.208     5.227
| (CHANX:155318 L4 length:4 (14,15)->(17,15))                                              0.208     5.435
| (IPIN:78531 side: (BOTTOM,) (17,16))                                                     0.130     5.565
| (intra 'clb' routing)                                                                    0.075     5.640
n11686.in[0] (.names at (17,16))                                                           0.000     5.640
| (primitive '.names' combinational delay)                                                 0.180     5.820
n11686.out[0] (.names at (17,16))                                                          0.000     5.820
| (intra 'clb' routing)                                                                    0.115     5.934
out2[1].in[4] (.names at (17,16))                                                          0.000     5.934
| (primitive '.names' combinational delay)                                                 0.180     6.114
out2[1].out[0] (.names at (17,16))                                                         0.000     6.114
| (intra 'clb' routing)                                                                    0.040     6.154
| (OPIN:78595 side: (BOTTOM,) (17,16))                                                     0.000     6.154
| (CHANX:155396 L4 length:4 (17,15)->(20,15))                                              0.208     6.361
| (CHANY:193688 L4 length:4 (20,16)->(20,19))                                              0.208     6.569
| (CHANY:193810 L16 length:11 (20,19)->(20,29))                                            0.313     6.882
| (CHANX:170731 L4 length:4 (20,29)->(17,29))                                              0.208     7.090
| (IPIN:80593 side: (BOTTOM,) (17,30))                                                     0.130     7.220
| (intra 'io' routing)                                                                     0.014     7.234
out:out2[1].outpad[0] (.output at (17,30))                                                 0.000     7.234
data arrival time                                                                                    7.234

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -7.234
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.234


#Path 63
Startpoint: rows31[20][3].Q[0] (.latch at (11,15) clocked by clk)
Endpoint  : out:out[2].outpad[0] (.output at (15,0) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows31[20][3].clk[0] (.latch at (11,15))                                              0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows31[20][3].Q[0] (.latch at (11,15)) [clock-to-output]                              0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:50262 side: (LEFT,) (11,15))                                                  0.000     0.143
| (CHANY:182676 L4 length:4 (10,15)->(10,18))                                         0.208     0.351
| (CHANX:156173 L4 length:4 (10,16)->(7,16))                                          0.208     0.558
| (IPIN:40661 side: (TOP,) (9,16))                                                    0.130     0.688
| (intra 'clb' routing)                                                               0.075     0.763
n12464.in[0] (.names at (9,16))                                                       0.000     0.763
| (primitive '.names' combinational delay)                                            0.180     0.943
n12464.out[0] (.names at (9,16))                                                      0.000     0.943
| (intra 'clb' routing)                                                               0.115     1.057
CONV_55_DSP_6.out_data[3].in[1] (.names at (9,16))                                    0.000     1.057
| (primitive '.names' combinational delay)                                            0.153     1.211
CONV_55_DSP_6.out_data[3].out[0] (.names at (9,16))                                   0.000     1.211
| (intra 'clb' routing)                                                               0.040     1.250
| (OPIN:40714 side: (RIGHT,) (9,16))                                                  0.000     1.250
| (CHANY:181523 L4 length:4 (9,16)->(9,13))                                           0.208     1.458
| (CHANX:155158 L4 length:4 (10,15)->(13,15))                                         0.208     1.666
| (CHANX:155306 L4 length:4 (14,15)->(17,15))                                         0.208     1.874
| (CHANX:155422 L4 length:4 (18,15)->(21,15))                                         0.208     2.082
| (IPIN:96843 side: (TOP,) (21,15))                                                   0.130     2.212
| (intra 'clb' routing)                                                               0.206     2.418
sum00_adder_sumout_cout[4].a[0] (adder at (21,15))                                    0.000     2.418
| (primitive 'adder' combinational delay)                                             0.049     2.468
sum00_adder_sumout_cout[4].cout[0] (adder at (21,15))                                 0.000     2.468
| (intra 'clb' routing)                                                               0.000     2.468
sum00_adder_sumout_cout[5].cin[0] (adder at (21,15))                                  0.000     2.468
| (primitive 'adder' combinational delay)                                             0.026     2.493
sum00_adder_sumout_cout[5].cout[0] (adder at (21,15))                                 0.000     2.493
| (intra 'clb' routing)                                                               0.000     2.493
sum00_adder_sumout_cout[6].cin[0] (adder at (21,15))                                  0.000     2.493
| (primitive 'adder' combinational delay)                                             0.026     2.519
sum00_adder_sumout_cout[6].cout[0] (adder at (21,15))                                 0.000     2.519
| (intra 'clb' routing)                                                               0.000     2.519
sum00_adder_sumout_cout[7].cin[0] (adder at (21,15))                                  0.000     2.519
| (primitive 'adder' combinational delay)                                             0.026     2.544
sum00_adder_sumout_cout[7].cout[0] (adder at (21,15))                                 0.000     2.544
| (intra 'clb' routing)                                                               0.000     2.544
sum00_adder_sumout_cout[8].cin[0] (adder at (21,15))                                  0.000     2.544
| (primitive 'adder' combinational delay)                                             0.026     2.570
sum00_adder_sumout_cout[8].cout[0] (adder at (21,15))                                 0.000     2.570
| (intra 'clb' routing)                                                               0.000     2.570
sum00_adder_sumout_cout[9].cin[0] (adder at (21,15))                                  0.000     2.570
| (primitive 'adder' combinational delay)                                             0.026     2.596
sum00_adder_sumout_cout[9].cout[0] (adder at (21,15))                                 0.000     2.596
| (intra 'clb' routing)                                                               0.000     2.596
sum00_adder_sumout_cout[10].cin[0] (adder at (21,15))                                 0.000     2.596
| (primitive 'adder' combinational delay)                                             0.026     2.621
sum00_adder_sumout_cout[10].cout[0] (adder at (21,15))                                0.000     2.621
| (intra 'clb' routing)                                                               0.000     2.621
sum00_adder_sumout_cout[11].cin[0] (adder at (21,15))                                 0.000     2.621
| (primitive 'adder' combinational delay)                                             0.026     2.647
sum00_adder_sumout_cout[11].cout[0] (adder at (21,15))                                0.000     2.647
| (intra 'clb' routing)                                                               0.000     2.647
sum00_adder_sumout_cout[12].cin[0] (adder at (21,15))                                 0.000     2.647
| (primitive 'adder' combinational delay)                                             0.026     2.672
sum00_adder_sumout_cout[12].cout[0] (adder at (21,15))                                0.000     2.672
| (intra 'clb' routing)                                                               0.000     2.672
sum00_adder_sumout_cout[13].cin[0] (adder at (21,15))                                 0.000     2.672
| (primitive 'adder' combinational delay)                                             0.026     2.698
sum00_adder_sumout_cout[13].cout[0] (adder at (21,15))                                0.000     2.698
| (intra 'clb' routing)                                                               0.000     2.698
sum00_adder_sumout_cout[14].cin[0] (adder at (21,15))                                 0.000     2.698
| (primitive 'adder' combinational delay)                                             0.035     2.733
sum00_adder_sumout_cout[14].sumout[0] (adder at (21,15))                              0.000     2.733
| (intra 'clb' routing)                                                               0.040     2.773
| (OPIN:96901 side: (BOTTOM,) (21,15))                                                0.000     2.773
| (CHANX:154343 L4 length:4 (21,14)->(18,14))                                         0.208     2.981
| (CHANY:190386 L4 length:4 (17,15)->(17,18))                                         0.208     3.189
| (CHANX:156518 L4 length:4 (18,16)->(21,16))                                         0.208     3.397
| (IPIN:97005 side: (TOP,) (21,16))                                                   0.130     3.527
| (intra 'clb' routing)                                                               0.206     3.733
C3_RELU_1.in_adder_sumout_cout[14].a[0] (adder at (21,16))                            0.000     3.733
| (primitive 'adder' combinational delay)                                             0.049     3.783
C3_RELU_1.in_adder_sumout_cout[14].cout[0] (adder at (21,16))                         0.000     3.783
| (intra 'clb' routing)                                                               0.000     3.783
C3_RELU_1.in_adder_sumout_cout[15].cin[0] (adder at (21,16))                          0.000     3.783
| (primitive 'adder' combinational delay)                                             0.026     3.808
C3_RELU_1.in_adder_sumout_cout[15].cout[0] (adder at (21,16))                         0.000     3.808
| (intra 'clb' routing)                                                               0.000     3.808
C3_RELU_1.in_adder_sumout_cout[16].cin[0] (adder at (21,16))                          0.000     3.808
| (primitive 'adder' combinational delay)                                             0.026     3.834
C3_RELU_1.in_adder_sumout_cout[16].cout[0] (adder at (21,16))                         0.000     3.834
| (intra 'clb' routing)                                                               0.000     3.834
C3_RELU_1.in_adder_sumout_cout[17].cin[0] (adder at (21,16))                          0.000     3.834
| (primitive 'adder' combinational delay)                                             0.026     3.859
C3_RELU_1.in_adder_sumout_cout[17].cout[0] (adder at (21,16))                         0.000     3.859
| (intra 'clb' routing)                                                               0.000     3.859
C3_RELU_1.in_adder_sumout_cout[18].cin[0] (adder at (21,16))                          0.000     3.859
| (primitive 'adder' combinational delay)                                             0.035     3.895
C3_RELU_1.in_adder_sumout_cout[18].sumout[0] (adder at (21,16))                       0.000     3.895
| (intra 'clb' routing)                                                               0.040     3.935
| (OPIN:97043 side: (BOTTOM,) (21,16))                                                0.000     3.935
| (CHANX:155439 L4 length:4 (21,15)->(18,15))                                         0.208     4.142
| (CHANY:193567 L4 length:4 (20,15)->(20,12))                                         0.208     4.350
| (IPIN:96518 side: (LEFT,) (21,13))                                                  0.130     4.480
| (intra 'clb' routing)                                                               0.075     4.555
n11582.in[2] (.names at (21,13))                                                      0.000     4.555
| (primitive '.names' combinational delay)                                            0.153     4.708
n11582.out[0] (.names at (21,13))                                                     0.000     4.708
| (intra 'clb' routing)                                                               0.040     4.748
| (OPIN:96574 side: (LEFT,) (21,13))                                                  0.000     4.748
| (CHANY:193574 L4 length:4 (20,13)->(20,16))                                         0.208     4.956
| (CHANX:153207 L4 length:4 (20,13)->(17,13))                                         0.208     5.164
| (CHANX:153065 L4 length:4 (16,13)->(13,13))                                         0.208     5.372
| (IPIN:68519 side: (BOTTOM,) (15,14))                                                0.130     5.502
| (intra 'clb' routing)                                                               0.075     5.577
n11581.in[4] (.names at (15,14))                                                      0.000     5.577
| (primitive '.names' combinational delay)                                            0.153     5.730
n11581.out[0] (.names at (15,14))                                                     0.000     5.730
| (intra 'clb' routing)                                                               0.115     5.844
out[2].in[5] (.names at (15,14))                                                      0.000     5.844
| (primitive '.names' combinational delay)                                            0.180     6.024
out[2].out[0] (.names at (15,14))                                                     0.000     6.024
| (intra 'clb' routing)                                                               0.040     6.064
| (OPIN:68593 side: (TOP,) (15,14))                                                   0.000     6.064
| (CHANX:154131 L4 length:4 (15,14)->(12,14))                                         0.208     6.272
| (CHANY:185831 L4 length:4 (13,14)->(13,11))                                         0.208     6.480
| (CHANY:185511 L16 length:10 (13,10)->(13,1))                                        0.313     6.793
| (CHANX:138874 L4 length:4 (14,0)->(17,0))                                           0.208     7.000
| (IPIN:66497 side: (TOP,) (15,0))                                                    0.130     7.130
| (intra 'io' routing)                                                                0.014     7.144
out:out[2].outpad[0] (.output at (15,0))                                              0.000     7.144
data arrival time                                                                               7.144

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.144
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.144


#Path 64
Startpoint: rows36[24][1].Q[0] (.latch at (13,19) clocked by clk)
Endpoint  : out:out[3].outpad[0] (.output at (17,30) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows36[24][1].clk[0] (.latch at (13,19))                                              0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows36[24][1].Q[0] (.latch at (13,19)) [clock-to-output]                              0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:60560 side: (RIGHT,) (13,19))                                                 0.000     0.143
| (CHANY:186092 L4 length:4 (13,19)->(13,22))                                         0.208     0.351
| (CHANX:160667 L4 length:4 (13,20)->(10,20))                                         0.208     0.558
| (IPIN:50965 side: (TOP,) (11,20))                                                   0.130     0.688
| (intra 'clb' routing)                                                               0.075     0.763
n12528.in[4] (.names at (11,20))                                                      0.000     0.763
| (primitive '.names' combinational delay)                                            0.180     0.943
n12528.out[0] (.names at (11,20))                                                     0.000     0.943
| (intra 'clb' routing)                                                               0.040     0.983
| (OPIN:51039 side: (BOTTOM,) (11,20))                                                0.000     0.983
| (CHANX:159594 L4 length:4 (11,19)->(14,19))                                         0.208     1.190
| (CHANY:186715 L16 length:16 (14,19)->(14,4))                                        0.313     1.503
| (CHANX:150960 L16 length:15 (15,11)->(29,11))                                       0.313     1.816
| (CHANX:151072 L4 length:4 (19,11)->(22,11))                                         0.208     2.024
| (IPIN:96207 side: (TOP,) (21,11))                                                   0.130     2.154
| (intra 'clb' routing)                                                               0.075     2.229
CONV_55_DSP_17.out_data[1].in[1] (.names at (21,11))                                  0.000     2.229
| (primitive '.names' combinational delay)                                            0.153     2.382
CONV_55_DSP_17.out_data[1].out[0] (.names at (21,11))                                 0.000     2.382
| (intra 'clb' routing)                                                               0.040     2.422
| (OPIN:96264 side: (RIGHT,) (21,11))                                                 0.000     2.422
| (CHANY:194602 L4 length:4 (21,11)->(21,14))                                         0.208     2.630
| (CHANX:154327 L4 length:4 (21,14)->(18,14))                                         0.208     2.838
| (CHANX:154191 L4 length:4 (17,14)->(14,14))                                         0.208     3.046
| (IPIN:78365 side: (BOTTOM,) (17,15))                                                0.130     3.176
| (intra 'clb' routing)                                                               0.206     3.382
sum50_adder_sumout_cout[2].a[0] (adder at (17,15))                                    0.000     3.382
| (primitive 'adder' combinational delay)                                             0.049     3.431
sum50_adder_sumout_cout[2].cout[0] (adder at (17,15))                                 0.000     3.431
| (intra 'clb' routing)                                                               0.000     3.431
sum50_adder_sumout_cout[3].cin[0] (adder at (17,15))                                  0.000     3.431
| (primitive 'adder' combinational delay)                                             0.026     3.457
sum50_adder_sumout_cout[3].cout[0] (adder at (17,15))                                 0.000     3.457
| (intra 'clb' routing)                                                               0.000     3.457
sum50_adder_sumout_cout[4].cin[0] (adder at (17,15))                                  0.000     3.457
| (primitive 'adder' combinational delay)                                             0.026     3.483
sum50_adder_sumout_cout[4].cout[0] (adder at (17,15))                                 0.000     3.483
| (intra 'clb' routing)                                                               0.000     3.483
sum50_adder_sumout_cout[5].cin[0] (adder at (17,15))                                  0.000     3.483
| (primitive 'adder' combinational delay)                                             0.026     3.508
sum50_adder_sumout_cout[5].cout[0] (adder at (17,15))                                 0.000     3.508
| (intra 'clb' routing)                                                               0.000     3.508
sum50_adder_sumout_cout[6].cin[0] (adder at (17,15))                                  0.000     3.508
| (primitive 'adder' combinational delay)                                             0.026     3.534
sum50_adder_sumout_cout[6].cout[0] (adder at (17,15))                                 0.000     3.534
| (intra 'clb' routing)                                                               0.000     3.534
sum50_adder_sumout_cout[7].cin[0] (adder at (17,15))                                  0.000     3.534
| (primitive 'adder' combinational delay)                                             0.026     3.559
sum50_adder_sumout_cout[7].cout[0] (adder at (17,15))                                 0.000     3.559
| (intra 'clb' routing)                                                               0.000     3.559
sum50_adder_sumout_cout[8].cin[0] (adder at (17,15))                                  0.000     3.559
| (primitive 'adder' combinational delay)                                             0.026     3.585
sum50_adder_sumout_cout[8].cout[0] (adder at (17,15))                                 0.000     3.585
| (intra 'clb' routing)                                                               0.000     3.585
sum50_adder_sumout_cout[9].cin[0] (adder at (17,15))                                  0.000     3.585
| (primitive 'adder' combinational delay)                                             0.026     3.610
sum50_adder_sumout_cout[9].cout[0] (adder at (17,15))                                 0.000     3.610
| (intra 'clb' routing)                                                               0.000     3.610
sum50_adder_sumout_cout[10].cin[0] (adder at (17,15))                                 0.000     3.610
| (primitive 'adder' combinational delay)                                             0.026     3.636
sum50_adder_sumout_cout[10].cout[0] (adder at (17,15))                                0.000     3.636
| (intra 'clb' routing)                                                               0.000     3.636
sum50_adder_sumout_cout[11].cin[0] (adder at (17,15))                                 0.000     3.636
| (primitive 'adder' combinational delay)                                             0.026     3.661
sum50_adder_sumout_cout[11].cout[0] (adder at (17,15))                                0.000     3.661
| (intra 'clb' routing)                                                               0.000     3.661
sum50_adder_sumout_cout[12].cin[0] (adder at (17,15))                                 0.000     3.661
| (primitive 'adder' combinational delay)                                             0.026     3.687
sum50_adder_sumout_cout[12].cout[0] (adder at (17,15))                                0.000     3.687
| (intra 'clb' routing)                                                               0.000     3.687
sum50_adder_sumout_cout[13].cin[0] (adder at (17,15))                                 0.000     3.687
| (primitive 'adder' combinational delay)                                             0.026     3.713
sum50_adder_sumout_cout[13].cout[0] (adder at (17,15))                                0.000     3.713
| (intra 'clb' routing)                                                               0.000     3.713
sum50_adder_sumout_cout[14].cin[0] (adder at (17,15))                                 0.000     3.713
| (primitive 'adder' combinational delay)                                             0.026     3.738
sum50_adder_sumout_cout[14].cout[0] (adder at (17,15))                                0.000     3.738
| (intra 'clb' routing)                                                               0.000     3.738
sum50_adder_sumout_cout[15].cin[0] (adder at (17,15))                                 0.000     3.738
| (primitive 'adder' combinational delay)                                             0.026     3.764
sum50_adder_sumout_cout[15].cout[0] (adder at (17,15))                                0.000     3.764
| (intra 'clb' routing)                                                               0.000     3.764
sum50_adder_sumout_cout[16].cin[0] (adder at (17,15))                                 0.000     3.764
| (primitive 'adder' combinational delay)                                             0.026     3.789
sum50_adder_sumout_cout[16].cout[0] (adder at (17,15))                                0.000     3.789
| (intra 'clb' routing)                                                               0.000     3.789
sum50_adder_sumout_cout[17].cin[0] (adder at (17,15))                                 0.000     3.789
| (primitive 'adder' combinational delay)                                             0.035     3.825
sum50_adder_sumout_cout[17].sumout[0] (adder at (17,15))                              0.000     3.825
| (intra 'clb' routing)                                                               0.040     3.865
| (OPIN:78431 side: (TOP,) (17,15))                                                   0.000     3.865
| (CHANX:155414 L4 length:4 (17,15)->(20,15))                                         0.208     4.072
| (CHANY:192481 L4 length:4 (19,15)->(19,12))                                         0.208     4.280
| (CHANX:153155 L4 length:4 (19,13)->(16,13))                                         0.208     4.488
| (IPIN:78223 side: (BOTTOM,) (17,14))                                                0.130     4.618
| (intra 'clb' routing)                                                               0.206     4.825
C3_RELU_6.in_adder_sumout_cout[17].a[0] (adder at (17,14))                            0.000     4.825
| (primitive 'adder' combinational delay)                                             0.049     4.874
C3_RELU_6.in_adder_sumout_cout[17].cout[0] (adder at (17,14))                         0.000     4.874
| (intra 'clb' routing)                                                               0.000     4.874
C3_RELU_6.in_adder_sumout_cout[18].cin[0] (adder at (17,14))                          0.000     4.874
| (primitive 'adder' combinational delay)                                             0.035     4.910
C3_RELU_6.in_adder_sumout_cout[18].sumout[0] (adder at (17,14))                       0.000     4.910
| (intra 'clb' routing)                                                               0.040     4.949
| (OPIN:78291 side: (BOTTOM,) (17,14))                                                0.000     4.949
| (CHANX:153186 L4 length:4 (17,13)->(20,13))                                         0.208     5.157
| (CHANY:190332 L4 length:4 (17,14)->(17,17))                                         0.208     5.365
| (IPIN:78522 side: (RIGHT,) (17,16))                                                 0.130     5.495
| (intra 'clb' routing)                                                               0.075     5.570
n11585.in[0] (.names at (17,16))                                                      0.000     5.570
| (primitive '.names' combinational delay)                                            0.180     5.749
n11585.out[0] (.names at (17,16))                                                     0.000     5.749
| (intra 'clb' routing)                                                               0.115     5.864
out[3].in[2] (.names at (17,16))                                                      0.000     5.864
| (primitive '.names' combinational delay)                                            0.153     6.017
out[3].out[0] (.names at (17,16))                                                     0.000     6.017
| (intra 'clb' routing)                                                               0.040     6.057
| (OPIN:78597 side: (TOP,) (17,16))                                                   0.000     6.057
| (CHANX:156401 L4 length:4 (17,16)->(14,16))                                         0.208     6.265
| (CHANY:189324 L4 length:4 (16,17)->(16,20))                                         0.208     6.473
| (CHANY:189388 L16 length:12 (16,18)->(16,29))                                       0.313     6.786
| (CHANX:170732 L4 length:4 (17,29)->(20,29))                                         0.208     6.994
| (IPIN:80584 side: (BOTTOM,) (17,30))                                                0.130     7.124
| (intra 'io' routing)                                                                0.014     7.138
out:out[3].outpad[0] (.output at (17,30))                                             0.000     7.138
data arrival time                                                                               7.138

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.138
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.138


#Path 65
Startpoint: rows36[24][1].Q[0] (.latch at (13,19) clocked by clk)
Endpoint  : out:out[1].outpad[0] (.output at (17,30) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows36[24][1].clk[0] (.latch at (13,19))                                              0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows36[24][1].Q[0] (.latch at (13,19)) [clock-to-output]                              0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:60560 side: (RIGHT,) (13,19))                                                 0.000     0.143
| (CHANY:186092 L4 length:4 (13,19)->(13,22))                                         0.208     0.351
| (CHANX:160667 L4 length:4 (13,20)->(10,20))                                         0.208     0.558
| (IPIN:50965 side: (TOP,) (11,20))                                                   0.130     0.688
| (intra 'clb' routing)                                                               0.075     0.763
n12528.in[4] (.names at (11,20))                                                      0.000     0.763
| (primitive '.names' combinational delay)                                            0.180     0.943
n12528.out[0] (.names at (11,20))                                                     0.000     0.943
| (intra 'clb' routing)                                                               0.040     0.983
| (OPIN:51039 side: (BOTTOM,) (11,20))                                                0.000     0.983
| (CHANX:159594 L4 length:4 (11,19)->(14,19))                                         0.208     1.190
| (CHANY:186715 L16 length:16 (14,19)->(14,4))                                        0.313     1.503
| (CHANX:150960 L16 length:15 (15,11)->(29,11))                                       0.313     1.816
| (CHANX:151072 L4 length:4 (19,11)->(22,11))                                         0.208     2.024
| (IPIN:96207 side: (TOP,) (21,11))                                                   0.130     2.154
| (intra 'clb' routing)                                                               0.075     2.229
CONV_55_DSP_17.out_data[1].in[1] (.names at (21,11))                                  0.000     2.229
| (primitive '.names' combinational delay)                                            0.153     2.382
CONV_55_DSP_17.out_data[1].out[0] (.names at (21,11))                                 0.000     2.382
| (intra 'clb' routing)                                                               0.040     2.422
| (OPIN:96264 side: (RIGHT,) (21,11))                                                 0.000     2.422
| (CHANY:194602 L4 length:4 (21,11)->(21,14))                                         0.208     2.630
| (CHANX:154327 L4 length:4 (21,14)->(18,14))                                         0.208     2.838
| (CHANX:154191 L4 length:4 (17,14)->(14,14))                                         0.208     3.046
| (IPIN:78365 side: (BOTTOM,) (17,15))                                                0.130     3.176
| (intra 'clb' routing)                                                               0.206     3.382
sum50_adder_sumout_cout[2].a[0] (adder at (17,15))                                    0.000     3.382
| (primitive 'adder' combinational delay)                                             0.049     3.431
sum50_adder_sumout_cout[2].cout[0] (adder at (17,15))                                 0.000     3.431
| (intra 'clb' routing)                                                               0.000     3.431
sum50_adder_sumout_cout[3].cin[0] (adder at (17,15))                                  0.000     3.431
| (primitive 'adder' combinational delay)                                             0.026     3.457
sum50_adder_sumout_cout[3].cout[0] (adder at (17,15))                                 0.000     3.457
| (intra 'clb' routing)                                                               0.000     3.457
sum50_adder_sumout_cout[4].cin[0] (adder at (17,15))                                  0.000     3.457
| (primitive 'adder' combinational delay)                                             0.026     3.483
sum50_adder_sumout_cout[4].cout[0] (adder at (17,15))                                 0.000     3.483
| (intra 'clb' routing)                                                               0.000     3.483
sum50_adder_sumout_cout[5].cin[0] (adder at (17,15))                                  0.000     3.483
| (primitive 'adder' combinational delay)                                             0.026     3.508
sum50_adder_sumout_cout[5].cout[0] (adder at (17,15))                                 0.000     3.508
| (intra 'clb' routing)                                                               0.000     3.508
sum50_adder_sumout_cout[6].cin[0] (adder at (17,15))                                  0.000     3.508
| (primitive 'adder' combinational delay)                                             0.026     3.534
sum50_adder_sumout_cout[6].cout[0] (adder at (17,15))                                 0.000     3.534
| (intra 'clb' routing)                                                               0.000     3.534
sum50_adder_sumout_cout[7].cin[0] (adder at (17,15))                                  0.000     3.534
| (primitive 'adder' combinational delay)                                             0.026     3.559
sum50_adder_sumout_cout[7].cout[0] (adder at (17,15))                                 0.000     3.559
| (intra 'clb' routing)                                                               0.000     3.559
sum50_adder_sumout_cout[8].cin[0] (adder at (17,15))                                  0.000     3.559
| (primitive 'adder' combinational delay)                                             0.026     3.585
sum50_adder_sumout_cout[8].cout[0] (adder at (17,15))                                 0.000     3.585
| (intra 'clb' routing)                                                               0.000     3.585
sum50_adder_sumout_cout[9].cin[0] (adder at (17,15))                                  0.000     3.585
| (primitive 'adder' combinational delay)                                             0.026     3.610
sum50_adder_sumout_cout[9].cout[0] (adder at (17,15))                                 0.000     3.610
| (intra 'clb' routing)                                                               0.000     3.610
sum50_adder_sumout_cout[10].cin[0] (adder at (17,15))                                 0.000     3.610
| (primitive 'adder' combinational delay)                                             0.026     3.636
sum50_adder_sumout_cout[10].cout[0] (adder at (17,15))                                0.000     3.636
| (intra 'clb' routing)                                                               0.000     3.636
sum50_adder_sumout_cout[11].cin[0] (adder at (17,15))                                 0.000     3.636
| (primitive 'adder' combinational delay)                                             0.026     3.661
sum50_adder_sumout_cout[11].cout[0] (adder at (17,15))                                0.000     3.661
| (intra 'clb' routing)                                                               0.000     3.661
sum50_adder_sumout_cout[12].cin[0] (adder at (17,15))                                 0.000     3.661
| (primitive 'adder' combinational delay)                                             0.026     3.687
sum50_adder_sumout_cout[12].cout[0] (adder at (17,15))                                0.000     3.687
| (intra 'clb' routing)                                                               0.000     3.687
sum50_adder_sumout_cout[13].cin[0] (adder at (17,15))                                 0.000     3.687
| (primitive 'adder' combinational delay)                                             0.026     3.713
sum50_adder_sumout_cout[13].cout[0] (adder at (17,15))                                0.000     3.713
| (intra 'clb' routing)                                                               0.000     3.713
sum50_adder_sumout_cout[14].cin[0] (adder at (17,15))                                 0.000     3.713
| (primitive 'adder' combinational delay)                                             0.026     3.738
sum50_adder_sumout_cout[14].cout[0] (adder at (17,15))                                0.000     3.738
| (intra 'clb' routing)                                                               0.000     3.738
sum50_adder_sumout_cout[15].cin[0] (adder at (17,15))                                 0.000     3.738
| (primitive 'adder' combinational delay)                                             0.026     3.764
sum50_adder_sumout_cout[15].cout[0] (adder at (17,15))                                0.000     3.764
| (intra 'clb' routing)                                                               0.000     3.764
sum50_adder_sumout_cout[16].cin[0] (adder at (17,15))                                 0.000     3.764
| (primitive 'adder' combinational delay)                                             0.026     3.789
sum50_adder_sumout_cout[16].cout[0] (adder at (17,15))                                0.000     3.789
| (intra 'clb' routing)                                                               0.000     3.789
sum50_adder_sumout_cout[17].cin[0] (adder at (17,15))                                 0.000     3.789
| (primitive 'adder' combinational delay)                                             0.035     3.825
sum50_adder_sumout_cout[17].sumout[0] (adder at (17,15))                              0.000     3.825
| (intra 'clb' routing)                                                               0.040     3.865
| (OPIN:78431 side: (TOP,) (17,15))                                                   0.000     3.865
| (CHANX:155414 L4 length:4 (17,15)->(20,15))                                         0.208     4.072
| (CHANY:192481 L4 length:4 (19,15)->(19,12))                                         0.208     4.280
| (CHANX:153155 L4 length:4 (19,13)->(16,13))                                         0.208     4.488
| (IPIN:78223 side: (BOTTOM,) (17,14))                                                0.130     4.618
| (intra 'clb' routing)                                                               0.206     4.825
C3_RELU_6.in_adder_sumout_cout[17].a[0] (adder at (17,14))                            0.000     4.825
| (primitive 'adder' combinational delay)                                             0.049     4.874
C3_RELU_6.in_adder_sumout_cout[17].cout[0] (adder at (17,14))                         0.000     4.874
| (intra 'clb' routing)                                                               0.000     4.874
C3_RELU_6.in_adder_sumout_cout[18].cin[0] (adder at (17,14))                          0.000     4.874
| (primitive 'adder' combinational delay)                                             0.035     4.910
C3_RELU_6.in_adder_sumout_cout[18].sumout[0] (adder at (17,14))                       0.000     4.910
| (intra 'clb' routing)                                                               0.040     4.949
| (OPIN:78291 side: (BOTTOM,) (17,14))                                                0.000     4.949
| (CHANX:153186 L4 length:4 (17,13)->(20,13))                                         0.208     5.157
| (CHANY:190332 L4 length:4 (17,14)->(17,17))                                         0.208     5.365
| (IPIN:78522 side: (RIGHT,) (17,16))                                                 0.130     5.495
| (intra 'clb' routing)                                                               0.075     5.570
n11578.in[0] (.names at (17,16))                                                      0.000     5.570
| (primitive '.names' combinational delay)                                            0.180     5.749
n11578.out[0] (.names at (17,16))                                                     0.000     5.749
| (intra 'clb' routing)                                                               0.115     5.864
out[1].in[4] (.names at (17,16))                                                      0.000     5.864
| (primitive '.names' combinational delay)                                            0.153     6.017
out[1].out[0] (.names at (17,16))                                                     0.000     6.017
| (intra 'clb' routing)                                                               0.040     6.057
| (OPIN:78574 side: (RIGHT,) (17,16))                                                 0.000     6.057
| (CHANY:190396 L4 length:4 (17,16)->(17,19))                                         0.208     6.265
| (CHANY:190522 L16 length:11 (17,19)->(17,29))                                       0.313     6.578
| (CHANY:190792 L4 length:3 (17,27)->(17,29))                                         0.208     6.786
| (CHANX:170619 L4 length:4 (17,29)->(14,29))                                         0.208     6.994
| (IPIN:80581 side: (BOTTOM,) (17,30))                                                0.130     7.124
| (intra 'io' routing)                                                                0.014     7.138
out:out[1].outpad[0] (.output at (17,30))                                             0.000     7.138
data arrival time                                                                               7.138

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.138
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.138


#Path 66
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[11].outpad[0] (.output at (14,0) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_28.out_data[3].in[5] (.names at (7,11))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_28.out_data[3].out[0] (.names at (7,11))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:31234 side: (LEFT,) (7,11))                                                        0.000     1.267
| (CHANY:178079 L4 length:4 (6,11)->(6,8))                                                 0.208     1.474
| (CHANX:148494 L4 length:4 (7,9)->(10,9))                                                 0.208     1.682
| (CHANY:182500 L4 length:4 (10,10)->(10,13))                                              0.208     1.890
| (IPIN:49642 side: (LEFT,) (11,11))                                                       0.130     2.020
| (intra 'clb' routing)                                                                    0.206     2.227
CONV_55_DSP_28.out_data_adder_a_cout[4].a[0] (adder at (11,11))                           -0.000     2.227
| (primitive 'adder' combinational delay)                                                  0.069     2.295
CONV_55_DSP_28.out_data_adder_a_cout[4].sumout[0] (adder at (11,11))                       0.000     2.295
| (intra 'clb' routing)                                                                    0.040     2.335
| (OPIN:49688 side: (RIGHT,) (11,11))                                                      0.000     2.335
| (CHANY:183650 L4 length:4 (11,11)->(11,14))                                              0.208     2.543
| (CHANX:150838 L4 length:4 (12,11)->(15,11))                                              0.208     2.751
| (CHANY:184623 L4 length:4 (12,11)->(12,8))                                               0.208     2.959
| (IPIN:59354 side: (LEFT,) (13,11))                                                       0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_10_adder_sumout_cout[4].a[0] (adder at (13,11))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_10_adder_sumout_cout[4].cout[0] (adder at (13,11))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_10_adder_sumout_cout[5].cin[0] (adder at (13,11))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.026     3.370
sum_10_adder_sumout_cout[5].cout[0] (adder at (13,11))                                     0.000     3.370
| (intra 'clb' routing)                                                                    0.000     3.370
sum_10_adder_sumout_cout[6].cin[0] (adder at (13,11))                                      0.000     3.370
| (primitive 'adder' combinational delay)                                                  0.026     3.396
sum_10_adder_sumout_cout[6].cout[0] (adder at (13,11))                                     0.000     3.396
| (intra 'clb' routing)                                                                    0.000     3.396
sum_10_adder_sumout_cout[7].cin[0] (adder at (13,11))                                      0.000     3.396
| (primitive 'adder' combinational delay)                                                  0.026     3.421
sum_10_adder_sumout_cout[7].cout[0] (adder at (13,11))                                     0.000     3.421
| (intra 'clb' routing)                                                                    0.000     3.421
sum_10_adder_sumout_cout[8].cin[0] (adder at (13,11))                                      0.000     3.421
| (primitive 'adder' combinational delay)                                                  0.026     3.447
sum_10_adder_sumout_cout[8].cout[0] (adder at (13,11))                                     0.000     3.447
| (intra 'clb' routing)                                                                    0.000     3.447
sum_10_adder_sumout_cout[9].cin[0] (adder at (13,11))                                      0.000     3.447
| (primitive 'adder' combinational delay)                                                  0.026     3.473
sum_10_adder_sumout_cout[9].cout[0] (adder at (13,11))                                     0.000     3.473
| (intra 'clb' routing)                                                                    0.000     3.473
sum_10_adder_sumout_cout[10].cin[0] (adder at (13,11))                                     0.000     3.473
| (primitive 'adder' combinational delay)                                                  0.026     3.498
sum_10_adder_sumout_cout[10].cout[0] (adder at (13,11))                                    0.000     3.498
| (intra 'clb' routing)                                                                    0.000     3.498
sum_10_adder_sumout_cout[11].cin[0] (adder at (13,11))                                     0.000     3.498
| (primitive 'adder' combinational delay)                                                  0.026     3.524
sum_10_adder_sumout_cout[11].cout[0] (adder at (13,11))                                    0.000     3.524
| (intra 'clb' routing)                                                                    0.000     3.524
sum_10_adder_sumout_cout[12].cin[0] (adder at (13,11))                                     0.000     3.524
| (primitive 'adder' combinational delay)                                                  0.026     3.549
sum_10_adder_sumout_cout[12].cout[0] (adder at (13,11))                                    0.000     3.549
| (intra 'clb' routing)                                                                    0.000     3.549
sum_10_adder_sumout_cout[13].cin[0] (adder at (13,11))                                     0.000     3.549
| (primitive 'adder' combinational delay)                                                  0.026     3.575
sum_10_adder_sumout_cout[13].cout[0] (adder at (13,11))                                    0.000     3.575
| (intra 'clb' routing)                                                                    0.000     3.575
sum_10_adder_sumout_cout[14].cin[0] (adder at (13,11))                                     0.000     3.575
| (primitive 'adder' combinational delay)                                                  0.035     3.610
sum_10_adder_sumout_cout[14].sumout[0] (adder at (13,11))                                  0.000     3.610
| (intra 'clb' routing)                                                                    0.040     3.650
| (OPIN:59397 side: (BOTTOM,) (13,11))                                                     0.000     3.650
| (CHANX:149788 L4 length:4 (13,10)->(16,10))                                              0.208     3.858
| (CHANY:188030 L4 length:4 (15,11)->(15,14))                                              0.208     4.066
| (CHANX:150825 L4 length:4 (15,11)->(12,11))                                              0.208     4.274
| (IPIN:68211 side: (BOTTOM,) (15,12))                                                     0.130     4.404
| (intra 'clb' routing)                                                                    0.206     4.610
C3_RELU_8.in_adder_sumout_cout[14].a[0] (adder at (15,12))                                 0.000     4.610
| (primitive 'adder' combinational delay)                                                  0.049     4.660
C3_RELU_8.in_adder_sumout_cout[14].cout[0] (adder at (15,12))                              0.000     4.660
| (intra 'clb' routing)                                                                    0.000     4.660
C3_RELU_8.in_adder_sumout_cout[15].cin[0] (adder at (15,12))                               0.000     4.660
| (primitive 'adder' combinational delay)                                                  0.026     4.685
C3_RELU_8.in_adder_sumout_cout[15].cout[0] (adder at (15,12))                              0.000     4.685
| (intra 'clb' routing)                                                                    0.000     4.685
C3_RELU_8.in_adder_sumout_cout[16].cin[0] (adder at (15,12))                               0.000     4.685
| (primitive 'adder' combinational delay)                                                  0.026     4.711
C3_RELU_8.in_adder_sumout_cout[16].cout[0] (adder at (15,12))                              0.000     4.711
| (intra 'clb' routing)                                                                    0.000     4.711
C3_RELU_8.in_adder_sumout_cout[17].cin[0] (adder at (15,12))                               0.000     4.711
| (primitive 'adder' combinational delay)                                                  0.026     4.736
C3_RELU_8.in_adder_sumout_cout[17].cout[0] (adder at (15,12))                              0.000     4.736
| (intra 'clb' routing)                                                                    0.000     4.736
C3_RELU_8.in_adder_sumout_cout[18].cin[0] (adder at (15,12))                               0.000     4.736
| (primitive 'adder' combinational delay)                                                  0.035     4.772
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder at (15,12))                            0.000     4.772
| (intra 'clb' routing)                                                                    0.040     4.812
| (OPIN:68287 side: (BOTTOM,) (15,12))                                                     0.000     4.812
| (CHANX:150833 L4 length:4 (15,11)->(12,11))                                              0.208     5.019
| (CHANY:186988 L4 length:4 (14,12)->(14,15))                                              0.208     5.227
| (IPIN:68402 side: (LEFT,) (15,13))                                                       0.130     5.357
| (intra 'clb' routing)                                                                    0.075     5.432
n11710.in[0] (.names at (15,13))                                                           0.000     5.432
| (primitive '.names' combinational delay)                                                 0.180     5.612
n11710.out[0] (.names at (15,13))                                                          0.000     5.612
| (intra 'clb' routing)                                                                    0.115     5.726
out2[11].in[4] (.names at (15,13))                                                         0.000     5.726
| (primitive '.names' combinational delay)                                                 0.180     5.906
out2[11].out[0] (.names at (15,13))                                                        0.000     5.906
| (intra 'clb' routing)                                                                    0.040     5.946
| (OPIN:68444 side: (RIGHT,) (15,13))                                                      0.000     5.946
| (CHANY:188011 L4 length:4 (15,13)->(15,10))                                              0.208     6.154
| (CHANY:187869 L4 length:4 (15,9)->(15,6))                                                0.208     6.361
| (CHANY:187739 L4 length:4 (15,5)->(15,2))                                                0.208     6.569
| (CHANY:187567 L4 length:1 (15,1)->(15,1))                                                0.208     6.777
| (CHANX:138817 L4 length:4 (15,0)->(12,0))                                                0.208     6.985
| (IPIN:62195 side: (TOP,) (14,0))                                                         0.130     7.115
| (intra 'io' routing)                                                                     0.014     7.129
out:out2[11].outpad[0] (.output at (14,0))                                                 0.000     7.129
data arrival time                                                                                    7.129

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -7.129
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.129


#Path 67
Startpoint: rows36[24][1].Q[0] (.latch at (13,19) clocked by clk)
Endpoint  : out:out[10].outpad[0] (.output at (30,18) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows36[24][1].clk[0] (.latch at (13,19))                                              0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows36[24][1].Q[0] (.latch at (13,19)) [clock-to-output]                              0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:60560 side: (RIGHT,) (13,19))                                                 0.000     0.143
| (CHANY:186092 L4 length:4 (13,19)->(13,22))                                         0.208     0.351
| (CHANX:160667 L4 length:4 (13,20)->(10,20))                                         0.208     0.558
| (IPIN:50965 side: (TOP,) (11,20))                                                   0.130     0.688
| (intra 'clb' routing)                                                               0.075     0.763
n12528.in[4] (.names at (11,20))                                                      0.000     0.763
| (primitive '.names' combinational delay)                                            0.180     0.943
n12528.out[0] (.names at (11,20))                                                     0.000     0.943
| (intra 'clb' routing)                                                               0.040     0.983
| (OPIN:51039 side: (BOTTOM,) (11,20))                                                0.000     0.983
| (CHANX:159594 L4 length:4 (11,19)->(14,19))                                         0.208     1.190
| (CHANY:186715 L16 length:16 (14,19)->(14,4))                                        0.313     1.503
| (CHANX:150960 L16 length:15 (15,11)->(29,11))                                       0.313     1.816
| (CHANX:151072 L4 length:4 (19,11)->(22,11))                                         0.208     2.024
| (IPIN:96207 side: (TOP,) (21,11))                                                   0.130     2.154
| (intra 'clb' routing)                                                               0.075     2.229
CONV_55_DSP_17.out_data[1].in[1] (.names at (21,11))                                  0.000     2.229
| (primitive '.names' combinational delay)                                            0.153     2.382
CONV_55_DSP_17.out_data[1].out[0] (.names at (21,11))                                 0.000     2.382
| (intra 'clb' routing)                                                               0.040     2.422
| (OPIN:96264 side: (RIGHT,) (21,11))                                                 0.000     2.422
| (CHANY:194602 L4 length:4 (21,11)->(21,14))                                         0.208     2.630
| (CHANX:154327 L4 length:4 (21,14)->(18,14))                                         0.208     2.838
| (CHANX:154191 L4 length:4 (17,14)->(14,14))                                         0.208     3.046
| (IPIN:78365 side: (BOTTOM,) (17,15))                                                0.130     3.176
| (intra 'clb' routing)                                                               0.206     3.382
sum50_adder_sumout_cout[2].a[0] (adder at (17,15))                                    0.000     3.382
| (primitive 'adder' combinational delay)                                             0.049     3.431
sum50_adder_sumout_cout[2].cout[0] (adder at (17,15))                                 0.000     3.431
| (intra 'clb' routing)                                                               0.000     3.431
sum50_adder_sumout_cout[3].cin[0] (adder at (17,15))                                  0.000     3.431
| (primitive 'adder' combinational delay)                                             0.026     3.457
sum50_adder_sumout_cout[3].cout[0] (adder at (17,15))                                 0.000     3.457
| (intra 'clb' routing)                                                               0.000     3.457
sum50_adder_sumout_cout[4].cin[0] (adder at (17,15))                                  0.000     3.457
| (primitive 'adder' combinational delay)                                             0.026     3.483
sum50_adder_sumout_cout[4].cout[0] (adder at (17,15))                                 0.000     3.483
| (intra 'clb' routing)                                                               0.000     3.483
sum50_adder_sumout_cout[5].cin[0] (adder at (17,15))                                  0.000     3.483
| (primitive 'adder' combinational delay)                                             0.026     3.508
sum50_adder_sumout_cout[5].cout[0] (adder at (17,15))                                 0.000     3.508
| (intra 'clb' routing)                                                               0.000     3.508
sum50_adder_sumout_cout[6].cin[0] (adder at (17,15))                                  0.000     3.508
| (primitive 'adder' combinational delay)                                             0.026     3.534
sum50_adder_sumout_cout[6].cout[0] (adder at (17,15))                                 0.000     3.534
| (intra 'clb' routing)                                                               0.000     3.534
sum50_adder_sumout_cout[7].cin[0] (adder at (17,15))                                  0.000     3.534
| (primitive 'adder' combinational delay)                                             0.026     3.559
sum50_adder_sumout_cout[7].cout[0] (adder at (17,15))                                 0.000     3.559
| (intra 'clb' routing)                                                               0.000     3.559
sum50_adder_sumout_cout[8].cin[0] (adder at (17,15))                                  0.000     3.559
| (primitive 'adder' combinational delay)                                             0.026     3.585
sum50_adder_sumout_cout[8].cout[0] (adder at (17,15))                                 0.000     3.585
| (intra 'clb' routing)                                                               0.000     3.585
sum50_adder_sumout_cout[9].cin[0] (adder at (17,15))                                  0.000     3.585
| (primitive 'adder' combinational delay)                                             0.026     3.610
sum50_adder_sumout_cout[9].cout[0] (adder at (17,15))                                 0.000     3.610
| (intra 'clb' routing)                                                               0.000     3.610
sum50_adder_sumout_cout[10].cin[0] (adder at (17,15))                                 0.000     3.610
| (primitive 'adder' combinational delay)                                             0.026     3.636
sum50_adder_sumout_cout[10].cout[0] (adder at (17,15))                                0.000     3.636
| (intra 'clb' routing)                                                               0.000     3.636
sum50_adder_sumout_cout[11].cin[0] (adder at (17,15))                                 0.000     3.636
| (primitive 'adder' combinational delay)                                             0.026     3.661
sum50_adder_sumout_cout[11].cout[0] (adder at (17,15))                                0.000     3.661
| (intra 'clb' routing)                                                               0.000     3.661
sum50_adder_sumout_cout[12].cin[0] (adder at (17,15))                                 0.000     3.661
| (primitive 'adder' combinational delay)                                             0.026     3.687
sum50_adder_sumout_cout[12].cout[0] (adder at (17,15))                                0.000     3.687
| (intra 'clb' routing)                                                               0.000     3.687
sum50_adder_sumout_cout[13].cin[0] (adder at (17,15))                                 0.000     3.687
| (primitive 'adder' combinational delay)                                             0.026     3.713
sum50_adder_sumout_cout[13].cout[0] (adder at (17,15))                                0.000     3.713
| (intra 'clb' routing)                                                               0.000     3.713
sum50_adder_sumout_cout[14].cin[0] (adder at (17,15))                                 0.000     3.713
| (primitive 'adder' combinational delay)                                             0.026     3.738
sum50_adder_sumout_cout[14].cout[0] (adder at (17,15))                                0.000     3.738
| (intra 'clb' routing)                                                               0.000     3.738
sum50_adder_sumout_cout[15].cin[0] (adder at (17,15))                                 0.000     3.738
| (primitive 'adder' combinational delay)                                             0.026     3.764
sum50_adder_sumout_cout[15].cout[0] (adder at (17,15))                                0.000     3.764
| (intra 'clb' routing)                                                               0.000     3.764
sum50_adder_sumout_cout[16].cin[0] (adder at (17,15))                                 0.000     3.764
| (primitive 'adder' combinational delay)                                             0.026     3.789
sum50_adder_sumout_cout[16].cout[0] (adder at (17,15))                                0.000     3.789
| (intra 'clb' routing)                                                               0.000     3.789
sum50_adder_sumout_cout[17].cin[0] (adder at (17,15))                                 0.000     3.789
| (primitive 'adder' combinational delay)                                             0.035     3.825
sum50_adder_sumout_cout[17].sumout[0] (adder at (17,15))                              0.000     3.825
| (intra 'clb' routing)                                                               0.040     3.865
| (OPIN:78431 side: (TOP,) (17,15))                                                   0.000     3.865
| (CHANX:155414 L4 length:4 (17,15)->(20,15))                                         0.208     4.072
| (CHANY:192481 L4 length:4 (19,15)->(19,12))                                         0.208     4.280
| (CHANX:153155 L4 length:4 (19,13)->(16,13))                                         0.208     4.488
| (IPIN:78223 side: (BOTTOM,) (17,14))                                                0.130     4.618
| (intra 'clb' routing)                                                               0.206     4.825
C3_RELU_6.in_adder_sumout_cout[17].a[0] (adder at (17,14))                            0.000     4.825
| (primitive 'adder' combinational delay)                                             0.049     4.874
C3_RELU_6.in_adder_sumout_cout[17].cout[0] (adder at (17,14))                         0.000     4.874
| (intra 'clb' routing)                                                               0.000     4.874
C3_RELU_6.in_adder_sumout_cout[18].cin[0] (adder at (17,14))                          0.000     4.874
| (primitive 'adder' combinational delay)                                             0.035     4.910
C3_RELU_6.in_adder_sumout_cout[18].sumout[0] (adder at (17,14))                       0.000     4.910
| (intra 'clb' routing)                                                               0.040     4.949
| (OPIN:78291 side: (BOTTOM,) (17,14))                                                0.000     4.949
| (CHANX:153186 L4 length:4 (17,13)->(20,13))                                         0.208     5.157
| (CHANY:192542 L4 length:4 (19,14)->(19,17))                                         0.208     5.365
| (IPIN:88080 side: (RIGHT,) (19,15))                                                 0.130     5.495
| (intra 'clb' routing)                                                               0.075     5.570
n11611.in[0] (.names at (19,15))                                                      0.000     5.570
| (primitive '.names' combinational delay)                                            0.180     5.749
n11611.out[0] (.names at (19,15))                                                     0.000     5.749
| (intra 'clb' routing)                                                               0.115     5.864
out[10].in[4] (.names at (19,15))                                                     0.000     5.864
| (primitive '.names' combinational delay)                                            0.180     6.044
out[10].out[0] (.names at (19,15))                                                    0.000     6.044
| (intra 'clb' routing)                                                               0.040     6.083
| (OPIN:88151 side: (TOP,) (19,15))                                                   0.000     6.083
| (CHANX:155464 L4 length:4 (19,15)->(22,15))                                         0.208     6.291
| (CHANX:155606 L4 length:4 (23,15)->(26,15))                                         0.208     6.499
| (CHANX:155742 L4 length:3 (27,15)->(29,15))                                         0.208     6.707
| (CHANY:203524 L4 length:4 (29,16)->(29,19))                                         0.208     6.915
| (IPIN:137772 side: (LEFT,) (30,18))                                                 0.130     7.045
| (intra 'io' routing)                                                                0.014     7.059
out:out[10].outpad[0] (.output at (30,18))                                            0.000     7.059
data arrival time                                                                               7.059

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.059
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.059


#Path 68
Startpoint: rows35[24][0].Q[0] (.latch at (17,9) clocked by clk)
Endpoint  : out:out[7].outpad[0] (.output at (16,0) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows35[24][0].clk[0] (.latch at (17,9))                                               0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows35[24][0].Q[0] (.latch at (17,9)) [clock-to-output]                               0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:77512 side: (RIGHT,) (17,9))                                                  0.000     0.143
| (CHANY:190055 L4 length:4 (17,9)->(17,6))                                           0.208     0.351
| (CHANX:146547 L4 length:4 (17,7)->(14,7))                                           0.208     0.558
| (CHANX:146415 L4 length:4 (13,7)->(10,7))                                           0.208     0.766
| (IPIN:58703 side: (TOP,) (13,7))                                                    0.130     0.896
| (intra 'clb' routing)                                                               0.075     0.971
n12506.in[4] (.names at (13,7))                                                       0.000     0.971
| (primitive '.names' combinational delay)                                            0.180     1.151
n12506.out[0] (.names at (13,7))                                                      0.000     1.151
| (intra 'clb' routing)                                                               0.040     1.190
| (OPIN:58798 side: (LEFT,) (13,7))                                                   0.000     1.190
| (CHANY:184614 L4 length:4 (12,7)->(12,10))                                          0.208     1.398
| (CHANX:149782 L4 length:4 (13,10)->(16,10))                                         0.208     1.606
| (CHANX:149904 L4 length:4 (17,10)->(20,10))                                         0.208     1.814
| (IPIN:87513 side: (BOTTOM,) (19,11))                                                0.130     1.944
| (intra 'clb' routing)                                                               0.075     2.019
CONV_55_DSP_14.out_data[0].in[1] (.names at (19,11))                                 -0.000     2.019
| (primitive '.names' combinational delay)                                            0.153     2.172
CONV_55_DSP_14.out_data[0].out[0] (.names at (19,11))                                 0.000     2.172
| (intra 'clb' routing)                                                               0.040     2.212
| (OPIN:87536 side: (RIGHT,) (19,11))                                                 0.000     2.212
| (CHANY:192424 L4 length:4 (19,11)->(19,14))                                         0.208     2.420
| (CHANY:192560 L4 length:4 (19,15)->(19,18))                                         0.208     2.628
| (IPIN:88562 side: (RIGHT,) (19,18))                                                 0.130     2.758
| (intra 'clb' routing)                                                               0.206     2.964
sum21_adder_sumout_cout[1].a[0] (adder at (19,18))                                    0.000     2.964
| (primitive 'adder' combinational delay)                                             0.049     3.014
sum21_adder_sumout_cout[1].cout[0] (adder at (19,18))                                 0.000     3.014
| (intra 'clb' routing)                                                               0.000     3.014
sum21_adder_sumout_cout[2].cin[0] (adder at (19,18))                                  0.000     3.014
| (primitive 'adder' combinational delay)                                             0.035     3.049
sum21_adder_sumout_cout[2].sumout[0] (adder at (19,18))                               0.000     3.049
| (intra 'clb' routing)                                                               0.040     3.089
| (OPIN:88597 side: (TOP,) (19,18))                                                   0.000     3.089
| (CHANX:158649 L4 length:4 (19,18)->(16,18))                                         0.208     3.297
| (CHANY:191469 L4 length:4 (18,18)->(18,15))                                         0.208     3.505
| (CHANX:156580 L4 length:4 (19,16)->(22,16))                                         0.208     3.713
| (IPIN:88393 side: (BOTTOM,) (19,17))                                                0.130     3.843
| (intra 'clb' routing)                                                               0.206     4.049
C3_RELU_3.in_adder_sumout_cout[2].b[0] (adder at (19,17))                             0.000     4.049
| (primitive 'adder' combinational delay)                                             0.049     4.098
C3_RELU_3.in_adder_sumout_cout[2].cout[0] (adder at (19,17))                          0.000     4.098
| (intra 'clb' routing)                                                               0.000     4.098
C3_RELU_3.in_adder_sumout_cout[3].cin[0] (adder at (19,17))                           0.000     4.098
| (primitive 'adder' combinational delay)                                             0.026     4.124
C3_RELU_3.in_adder_sumout_cout[3].cout[0] (adder at (19,17))                          0.000     4.124
| (intra 'clb' routing)                                                               0.000     4.124
C3_RELU_3.in_adder_sumout_cout[4].cin[0] (adder at (19,17))                           0.000     4.124
| (primitive 'adder' combinational delay)                                             0.026     4.149
C3_RELU_3.in_adder_sumout_cout[4].cout[0] (adder at (19,17))                          0.000     4.149
| (intra 'clb' routing)                                                               0.000     4.149
C3_RELU_3.in_adder_sumout_cout[5].cin[0] (adder at (19,17))                           0.000     4.149
| (primitive 'adder' combinational delay)                                             0.026     4.175
C3_RELU_3.in_adder_sumout_cout[5].cout[0] (adder at (19,17))                          0.000     4.175
| (intra 'clb' routing)                                                               0.000     4.175
C3_RELU_3.in_adder_sumout_cout[6].cin[0] (adder at (19,17))                           0.000     4.175
| (primitive 'adder' combinational delay)                                             0.026     4.201
C3_RELU_3.in_adder_sumout_cout[6].cout[0] (adder at (19,17))                          0.000     4.201
| (intra 'clb' routing)                                                               0.000     4.201
C3_RELU_3.in_adder_sumout_cout[7].cin[0] (adder at (19,17))                           0.000     4.201
| (primitive 'adder' combinational delay)                                             0.026     4.226
C3_RELU_3.in_adder_sumout_cout[7].cout[0] (adder at (19,17))                          0.000     4.226
| (intra 'clb' routing)                                                               0.000     4.226
C3_RELU_3.in_adder_sumout_cout[8].cin[0] (adder at (19,17))                           0.000     4.226
| (primitive 'adder' combinational delay)                                             0.026     4.252
C3_RELU_3.in_adder_sumout_cout[8].cout[0] (adder at (19,17))                          0.000     4.252
| (intra 'clb' routing)                                                               0.000     4.252
C3_RELU_3.in_adder_sumout_cout[9].cin[0] (adder at (19,17))                           0.000     4.252
| (primitive 'adder' combinational delay)                                             0.026     4.277
C3_RELU_3.in_adder_sumout_cout[9].cout[0] (adder at (19,17))                          0.000     4.277
| (intra 'clb' routing)                                                               0.000     4.277
C3_RELU_3.in_adder_sumout_cout[10].cin[0] (adder at (19,17))                          0.000     4.277
| (primitive 'adder' combinational delay)                                             0.026     4.303
C3_RELU_3.in_adder_sumout_cout[10].cout[0] (adder at (19,17))                         0.000     4.303
| (intra 'clb' routing)                                                               0.000     4.303
C3_RELU_3.in_adder_sumout_cout[11].cin[0] (adder at (19,17))                          0.000     4.303
| (primitive 'adder' combinational delay)                                             0.026     4.328
C3_RELU_3.in_adder_sumout_cout[11].cout[0] (adder at (19,17))                         0.000     4.328
| (intra 'clb' routing)                                                               0.000     4.328
C3_RELU_3.in_adder_sumout_cout[12].cin[0] (adder at (19,17))                          0.000     4.328
| (primitive 'adder' combinational delay)                                             0.026     4.354
C3_RELU_3.in_adder_sumout_cout[12].cout[0] (adder at (19,17))                         0.000     4.354
| (intra 'clb' routing)                                                               0.000     4.354
C3_RELU_3.in_adder_sumout_cout[13].cin[0] (adder at (19,17))                          0.000     4.354
| (primitive 'adder' combinational delay)                                             0.026     4.379
C3_RELU_3.in_adder_sumout_cout[13].cout[0] (adder at (19,17))                         0.000     4.379
| (intra 'clb' routing)                                                               0.000     4.379
C3_RELU_3.in_adder_sumout_cout[14].cin[0] (adder at (19,17))                          0.000     4.379
| (primitive 'adder' combinational delay)                                             0.026     4.405
C3_RELU_3.in_adder_sumout_cout[14].cout[0] (adder at (19,17))                         0.000     4.405
| (intra 'clb' routing)                                                               0.000     4.405
C3_RELU_3.in_adder_sumout_cout[15].cin[0] (adder at (19,17))                          0.000     4.405
| (primitive 'adder' combinational delay)                                             0.026     4.431
C3_RELU_3.in_adder_sumout_cout[15].cout[0] (adder at (19,17))                         0.000     4.431
| (intra 'clb' routing)                                                               0.000     4.431
C3_RELU_3.in_adder_sumout_cout[16].cin[0] (adder at (19,17))                          0.000     4.431
| (primitive 'adder' combinational delay)                                             0.026     4.456
C3_RELU_3.in_adder_sumout_cout[16].cout[0] (adder at (19,17))                         0.000     4.456
| (intra 'clb' routing)                                                               0.000     4.456
C3_RELU_3.in_adder_sumout_cout[17].cin[0] (adder at (19,17))                          0.000     4.456
| (primitive 'adder' combinational delay)                                             0.026     4.482
C3_RELU_3.in_adder_sumout_cout[17].cout[0] (adder at (19,17))                         0.000     4.482
| (intra 'clb' routing)                                                               0.000     4.482
C3_RELU_3.in_adder_sumout_cout[18].cin[0] (adder at (19,17))                          0.000     4.482
| (primitive 'adder' combinational delay)                                             0.035     4.517
C3_RELU_3.in_adder_sumout_cout[18].sumout[0] (adder at (19,17))                       0.000     4.517
| (intra 'clb' routing)                                                               0.040     4.557
| (OPIN:88445 side: (BOTTOM,) (19,17))                                                0.000     4.557
| (CHANX:156451 L4 length:4 (19,16)->(16,16))                                         0.208     4.765
| (IPIN:78545 side: (TOP,) (17,16))                                                   0.130     4.895
| (intra 'clb' routing)                                                               0.075     4.970
n11599.in[0] (.names at (17,16))                                                      0.000     4.970
| (primitive '.names' combinational delay)                                            0.153     5.123
n11599.out[0] (.names at (17,16))                                                     0.000     5.123
| (intra 'clb' routing)                                                               0.040     5.163
| (OPIN:78578 side: (RIGHT,) (17,16))                                                 0.000     5.163
| (CHANY:190293 L4 length:4 (17,16)->(17,13))                                         0.208     5.371
| (CHANX:153107 L4 length:4 (17,13)->(14,13))                                         0.208     5.579
| (IPIN:68355 side: (TOP,) (15,13))                                                   0.130     5.709
| (intra 'clb' routing)                                                               0.075     5.783
out[7].in[4] (.names at (15,13))                                                      0.000     5.783
| (primitive '.names' combinational delay)                                            0.153     5.937
out[7].out[0] (.names at (15,13))                                                     0.000     5.937
| (intra 'clb' routing)                                                               0.040     5.976
| (OPIN:68420 side: (RIGHT,) (15,13))                                                 0.000     5.976
| (CHANY:188003 L4 length:4 (15,13)->(15,10))                                         0.208     6.184
| (CHANY:187875 L4 length:4 (15,9)->(15,6))                                           0.208     6.392
| (CHANY:187703 L16 length:5 (15,5)->(15,1))                                          0.313     6.705
| (CHANX:138938 L4 length:4 (16,0)->(19,0))                                           0.208     6.913
| (IPIN:70937 side: (TOP,) (16,0))                                                    0.130     7.043
| (intra 'io' routing)                                                                0.014     7.057
out:out[7].outpad[0] (.output at (16,0))                                              0.000     7.057
data arrival time                                                                               7.057

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -7.057
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.057


#Path 69
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[7].outpad[0] (.output at (16,0) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_28.out_data[3].in[5] (.names at (7,11))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_28.out_data[3].out[0] (.names at (7,11))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:31234 side: (LEFT,) (7,11))                                                        0.000     1.267
| (CHANY:178079 L4 length:4 (6,11)->(6,8))                                                 0.208     1.474
| (CHANX:148494 L4 length:4 (7,9)->(10,9))                                                 0.208     1.682
| (CHANY:182500 L4 length:4 (10,10)->(10,13))                                              0.208     1.890
| (IPIN:49642 side: (LEFT,) (11,11))                                                       0.130     2.020
| (intra 'clb' routing)                                                                    0.206     2.227
CONV_55_DSP_28.out_data_adder_a_cout[4].a[0] (adder at (11,11))                           -0.000     2.227
| (primitive 'adder' combinational delay)                                                  0.069     2.295
CONV_55_DSP_28.out_data_adder_a_cout[4].sumout[0] (adder at (11,11))                       0.000     2.295
| (intra 'clb' routing)                                                                    0.040     2.335
| (OPIN:49688 side: (RIGHT,) (11,11))                                                      0.000     2.335
| (CHANY:183650 L4 length:4 (11,11)->(11,14))                                              0.208     2.543
| (CHANX:150838 L4 length:4 (12,11)->(15,11))                                              0.208     2.751
| (CHANY:184623 L4 length:4 (12,11)->(12,8))                                               0.208     2.959
| (IPIN:59354 side: (LEFT,) (13,11))                                                       0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_10_adder_sumout_cout[4].a[0] (adder at (13,11))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_10_adder_sumout_cout[4].cout[0] (adder at (13,11))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_10_adder_sumout_cout[5].cin[0] (adder at (13,11))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.026     3.370
sum_10_adder_sumout_cout[5].cout[0] (adder at (13,11))                                     0.000     3.370
| (intra 'clb' routing)                                                                    0.000     3.370
sum_10_adder_sumout_cout[6].cin[0] (adder at (13,11))                                      0.000     3.370
| (primitive 'adder' combinational delay)                                                  0.026     3.396
sum_10_adder_sumout_cout[6].cout[0] (adder at (13,11))                                     0.000     3.396
| (intra 'clb' routing)                                                                    0.000     3.396
sum_10_adder_sumout_cout[7].cin[0] (adder at (13,11))                                      0.000     3.396
| (primitive 'adder' combinational delay)                                                  0.026     3.421
sum_10_adder_sumout_cout[7].cout[0] (adder at (13,11))                                     0.000     3.421
| (intra 'clb' routing)                                                                    0.000     3.421
sum_10_adder_sumout_cout[8].cin[0] (adder at (13,11))                                      0.000     3.421
| (primitive 'adder' combinational delay)                                                  0.026     3.447
sum_10_adder_sumout_cout[8].cout[0] (adder at (13,11))                                     0.000     3.447
| (intra 'clb' routing)                                                                    0.000     3.447
sum_10_adder_sumout_cout[9].cin[0] (adder at (13,11))                                      0.000     3.447
| (primitive 'adder' combinational delay)                                                  0.026     3.473
sum_10_adder_sumout_cout[9].cout[0] (adder at (13,11))                                     0.000     3.473
| (intra 'clb' routing)                                                                    0.000     3.473
sum_10_adder_sumout_cout[10].cin[0] (adder at (13,11))                                     0.000     3.473
| (primitive 'adder' combinational delay)                                                  0.026     3.498
sum_10_adder_sumout_cout[10].cout[0] (adder at (13,11))                                    0.000     3.498
| (intra 'clb' routing)                                                                    0.000     3.498
sum_10_adder_sumout_cout[11].cin[0] (adder at (13,11))                                     0.000     3.498
| (primitive 'adder' combinational delay)                                                  0.026     3.524
sum_10_adder_sumout_cout[11].cout[0] (adder at (13,11))                                    0.000     3.524
| (intra 'clb' routing)                                                                    0.000     3.524
sum_10_adder_sumout_cout[12].cin[0] (adder at (13,11))                                     0.000     3.524
| (primitive 'adder' combinational delay)                                                  0.026     3.549
sum_10_adder_sumout_cout[12].cout[0] (adder at (13,11))                                    0.000     3.549
| (intra 'clb' routing)                                                                    0.000     3.549
sum_10_adder_sumout_cout[13].cin[0] (adder at (13,11))                                     0.000     3.549
| (primitive 'adder' combinational delay)                                                  0.026     3.575
sum_10_adder_sumout_cout[13].cout[0] (adder at (13,11))                                    0.000     3.575
| (intra 'clb' routing)                                                                    0.000     3.575
sum_10_adder_sumout_cout[14].cin[0] (adder at (13,11))                                     0.000     3.575
| (primitive 'adder' combinational delay)                                                  0.035     3.610
sum_10_adder_sumout_cout[14].sumout[0] (adder at (13,11))                                  0.000     3.610
| (intra 'clb' routing)                                                                    0.040     3.650
| (OPIN:59397 side: (BOTTOM,) (13,11))                                                     0.000     3.650
| (CHANX:149788 L4 length:4 (13,10)->(16,10))                                              0.208     3.858
| (CHANY:188030 L4 length:4 (15,11)->(15,14))                                              0.208     4.066
| (CHANX:150825 L4 length:4 (15,11)->(12,11))                                              0.208     4.274
| (IPIN:68211 side: (BOTTOM,) (15,12))                                                     0.130     4.404
| (intra 'clb' routing)                                                                    0.206     4.610
C3_RELU_8.in_adder_sumout_cout[14].a[0] (adder at (15,12))                                 0.000     4.610
| (primitive 'adder' combinational delay)                                                  0.049     4.660
C3_RELU_8.in_adder_sumout_cout[14].cout[0] (adder at (15,12))                              0.000     4.660
| (intra 'clb' routing)                                                                    0.000     4.660
C3_RELU_8.in_adder_sumout_cout[15].cin[0] (adder at (15,12))                               0.000     4.660
| (primitive 'adder' combinational delay)                                                  0.026     4.685
C3_RELU_8.in_adder_sumout_cout[15].cout[0] (adder at (15,12))                              0.000     4.685
| (intra 'clb' routing)                                                                    0.000     4.685
C3_RELU_8.in_adder_sumout_cout[16].cin[0] (adder at (15,12))                               0.000     4.685
| (primitive 'adder' combinational delay)                                                  0.026     4.711
C3_RELU_8.in_adder_sumout_cout[16].cout[0] (adder at (15,12))                              0.000     4.711
| (intra 'clb' routing)                                                                    0.000     4.711
C3_RELU_8.in_adder_sumout_cout[17].cin[0] (adder at (15,12))                               0.000     4.711
| (primitive 'adder' combinational delay)                                                  0.026     4.736
C3_RELU_8.in_adder_sumout_cout[17].cout[0] (adder at (15,12))                              0.000     4.736
| (intra 'clb' routing)                                                                    0.000     4.736
C3_RELU_8.in_adder_sumout_cout[18].cin[0] (adder at (15,12))                               0.000     4.736
| (primitive 'adder' combinational delay)                                                  0.035     4.772
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder at (15,12))                            0.000     4.772
| (intra 'clb' routing)                                                                    0.040     4.812
| (OPIN:68287 side: (BOTTOM,) (15,12))                                                     0.000     4.812
| (CHANX:150833 L4 length:4 (15,11)->(12,11))                                              0.208     5.019
| (CHANY:186988 L4 length:4 (14,12)->(14,15))                                              0.208     5.227
| (IPIN:68402 side: (LEFT,) (15,13))                                                       0.130     5.357
| (intra 'clb' routing)                                                                    0.075     5.432
n11701.in[0] (.names at (15,13))                                                           0.000     5.432
| (primitive '.names' combinational delay)                                                 0.180     5.612
n11701.out[0] (.names at (15,13))                                                          0.000     5.612
| (intra 'clb' routing)                                                                    0.115     5.726
out2[7].in[4] (.names at (15,13))                                                          0.000     5.726
| (primitive '.names' combinational delay)                                                 0.180     5.906
out2[7].out[0] (.names at (15,13))                                                         0.000     5.906
| (intra 'clb' routing)                                                                    0.040     5.946
| (OPIN:68441 side: (BOTTOM,) (15,13))                                                     0.000     5.946
| (CHANX:152038 L4 length:4 (15,12)->(18,12))                                              0.208     6.154
| (CHANY:191269 L4 length:4 (18,12)->(18,9))                                               0.208     6.361
| (CHANY:191013 L16 length:8 (18,8)->(18,1))                                               0.313     6.674
| (CHANX:138923 L4 length:4 (18,0)->(15,0))                                                0.208     6.882
| (IPIN:70934 side: (TOP,) (16,0))                                                         0.130     7.012
| (intra 'io' routing)                                                                     0.014     7.026
out:out2[7].outpad[0] (.output at (16,0))                                                  0.000     7.026
data arrival time                                                                                    7.026

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -7.026
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.026


#Path 70
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[3].outpad[0] (.output at (17,30) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_28.out_data[3].in[5] (.names at (7,11))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_28.out_data[3].out[0] (.names at (7,11))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:31234 side: (LEFT,) (7,11))                                                        0.000     1.267
| (CHANY:178079 L4 length:4 (6,11)->(6,8))                                                 0.208     1.474
| (CHANX:148494 L4 length:4 (7,9)->(10,9))                                                 0.208     1.682
| (CHANY:182500 L4 length:4 (10,10)->(10,13))                                              0.208     1.890
| (IPIN:49642 side: (LEFT,) (11,11))                                                       0.130     2.020
| (intra 'clb' routing)                                                                    0.206     2.227
CONV_55_DSP_28.out_data_adder_a_cout[4].a[0] (adder at (11,11))                           -0.000     2.227
| (primitive 'adder' combinational delay)                                                  0.069     2.295
CONV_55_DSP_28.out_data_adder_a_cout[4].sumout[0] (adder at (11,11))                       0.000     2.295
| (intra 'clb' routing)                                                                    0.040     2.335
| (OPIN:49688 side: (RIGHT,) (11,11))                                                      0.000     2.335
| (CHANY:183650 L4 length:4 (11,11)->(11,14))                                              0.208     2.543
| (CHANX:150838 L4 length:4 (12,11)->(15,11))                                              0.208     2.751
| (CHANY:184623 L4 length:4 (12,11)->(12,8))                                               0.208     2.959
| (IPIN:59354 side: (LEFT,) (13,11))                                                       0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_10_adder_sumout_cout[4].a[0] (adder at (13,11))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_10_adder_sumout_cout[4].cout[0] (adder at (13,11))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_10_adder_sumout_cout[5].cin[0] (adder at (13,11))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.026     3.370
sum_10_adder_sumout_cout[5].cout[0] (adder at (13,11))                                     0.000     3.370
| (intra 'clb' routing)                                                                    0.000     3.370
sum_10_adder_sumout_cout[6].cin[0] (adder at (13,11))                                      0.000     3.370
| (primitive 'adder' combinational delay)                                                  0.026     3.396
sum_10_adder_sumout_cout[6].cout[0] (adder at (13,11))                                     0.000     3.396
| (intra 'clb' routing)                                                                    0.000     3.396
sum_10_adder_sumout_cout[7].cin[0] (adder at (13,11))                                      0.000     3.396
| (primitive 'adder' combinational delay)                                                  0.026     3.421
sum_10_adder_sumout_cout[7].cout[0] (adder at (13,11))                                     0.000     3.421
| (intra 'clb' routing)                                                                    0.000     3.421
sum_10_adder_sumout_cout[8].cin[0] (adder at (13,11))                                      0.000     3.421
| (primitive 'adder' combinational delay)                                                  0.026     3.447
sum_10_adder_sumout_cout[8].cout[0] (adder at (13,11))                                     0.000     3.447
| (intra 'clb' routing)                                                                    0.000     3.447
sum_10_adder_sumout_cout[9].cin[0] (adder at (13,11))                                      0.000     3.447
| (primitive 'adder' combinational delay)                                                  0.026     3.473
sum_10_adder_sumout_cout[9].cout[0] (adder at (13,11))                                     0.000     3.473
| (intra 'clb' routing)                                                                    0.000     3.473
sum_10_adder_sumout_cout[10].cin[0] (adder at (13,11))                                     0.000     3.473
| (primitive 'adder' combinational delay)                                                  0.026     3.498
sum_10_adder_sumout_cout[10].cout[0] (adder at (13,11))                                    0.000     3.498
| (intra 'clb' routing)                                                                    0.000     3.498
sum_10_adder_sumout_cout[11].cin[0] (adder at (13,11))                                     0.000     3.498
| (primitive 'adder' combinational delay)                                                  0.026     3.524
sum_10_adder_sumout_cout[11].cout[0] (adder at (13,11))                                    0.000     3.524
| (intra 'clb' routing)                                                                    0.000     3.524
sum_10_adder_sumout_cout[12].cin[0] (adder at (13,11))                                     0.000     3.524
| (primitive 'adder' combinational delay)                                                  0.026     3.549
sum_10_adder_sumout_cout[12].cout[0] (adder at (13,11))                                    0.000     3.549
| (intra 'clb' routing)                                                                    0.000     3.549
sum_10_adder_sumout_cout[13].cin[0] (adder at (13,11))                                     0.000     3.549
| (primitive 'adder' combinational delay)                                                  0.026     3.575
sum_10_adder_sumout_cout[13].cout[0] (adder at (13,11))                                    0.000     3.575
| (intra 'clb' routing)                                                                    0.000     3.575
sum_10_adder_sumout_cout[14].cin[0] (adder at (13,11))                                     0.000     3.575
| (primitive 'adder' combinational delay)                                                  0.035     3.610
sum_10_adder_sumout_cout[14].sumout[0] (adder at (13,11))                                  0.000     3.610
| (intra 'clb' routing)                                                                    0.040     3.650
| (OPIN:59397 side: (BOTTOM,) (13,11))                                                     0.000     3.650
| (CHANX:149788 L4 length:4 (13,10)->(16,10))                                              0.208     3.858
| (CHANY:188030 L4 length:4 (15,11)->(15,14))                                              0.208     4.066
| (CHANX:150825 L4 length:4 (15,11)->(12,11))                                              0.208     4.274
| (IPIN:68211 side: (BOTTOM,) (15,12))                                                     0.130     4.404
| (intra 'clb' routing)                                                                    0.206     4.610
C3_RELU_8.in_adder_sumout_cout[14].a[0] (adder at (15,12))                                 0.000     4.610
| (primitive 'adder' combinational delay)                                                  0.049     4.660
C3_RELU_8.in_adder_sumout_cout[14].cout[0] (adder at (15,12))                              0.000     4.660
| (intra 'clb' routing)                                                                    0.000     4.660
C3_RELU_8.in_adder_sumout_cout[15].cin[0] (adder at (15,12))                               0.000     4.660
| (primitive 'adder' combinational delay)                                                  0.026     4.685
C3_RELU_8.in_adder_sumout_cout[15].cout[0] (adder at (15,12))                              0.000     4.685
| (intra 'clb' routing)                                                                    0.000     4.685
C3_RELU_8.in_adder_sumout_cout[16].cin[0] (adder at (15,12))                               0.000     4.685
| (primitive 'adder' combinational delay)                                                  0.026     4.711
C3_RELU_8.in_adder_sumout_cout[16].cout[0] (adder at (15,12))                              0.000     4.711
| (intra 'clb' routing)                                                                    0.000     4.711
C3_RELU_8.in_adder_sumout_cout[17].cin[0] (adder at (15,12))                               0.000     4.711
| (primitive 'adder' combinational delay)                                                  0.026     4.736
C3_RELU_8.in_adder_sumout_cout[17].cout[0] (adder at (15,12))                              0.000     4.736
| (intra 'clb' routing)                                                                    0.000     4.736
C3_RELU_8.in_adder_sumout_cout[18].cin[0] (adder at (15,12))                               0.000     4.736
| (primitive 'adder' combinational delay)                                                  0.035     4.772
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder at (15,12))                            0.000     4.772
| (intra 'clb' routing)                                                                    0.040     4.812
| (OPIN:68287 side: (BOTTOM,) (15,12))                                                     0.000     4.812
| (CHANX:150833 L4 length:4 (15,11)->(12,11))                                              0.208     5.019
| (CHANY:185868 L4 length:4 (13,12)->(13,15))                                              0.208     5.227
| (CHANX:155318 L4 length:4 (14,15)->(17,15))                                              0.208     5.435
| (IPIN:78531 side: (BOTTOM,) (17,16))                                                     0.130     5.565
| (intra 'clb' routing)                                                                    0.075     5.640
n11690.in[0] (.names at (17,16))                                                           0.000     5.640
| (primitive '.names' combinational delay)                                                 0.180     5.820
n11690.out[0] (.names at (17,16))                                                          0.000     5.820
| (intra 'clb' routing)                                                                    0.115     5.934
out2[3].in[0] (.names at (17,16))                                                          0.000     5.934
| (primitive '.names' combinational delay)                                                 0.153     6.087
out2[3].out[0] (.names at (17,16))                                                         0.000     6.087
| (intra 'clb' routing)                                                                    0.040     6.127
| (OPIN:78598 side: (RIGHT,) (17,16))                                                      0.000     6.127
| (CHANY:190406 L4 length:4 (17,16)->(17,19))                                              0.208     6.335
| (CHANY:190558 L16 length:10 (17,20)->(17,29))                                            0.313     6.648
| (CHANX:170625 L4 length:4 (17,29)->(14,29))                                              0.208     6.856
| (IPIN:80578 side: (BOTTOM,) (17,30))                                                     0.130     6.986
| (intra 'io' routing)                                                                     0.014     7.000
out:out2[3].outpad[0] (.output at (17,30))                                                 0.000     7.000
data arrival time                                                                                    7.000

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -7.000
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.000


#Path 71
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[8].outpad[0] (.output at (15,0) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_33.out_data[1].in[5] (.names at (19,7))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_33.out_data[1].out[0] (.names at (19,7))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:86949 side: (BOTTOM,) (19,7))                                                      0.000     1.267
| (CHANX:145513 L4 length:4 (19,6)->(16,6))                                                0.208     1.474
| (CHANY:190110 L4 length:4 (17,7)->(17,10))                                               0.208     1.682
| (CHANY:190226 L4 length:4 (17,11)->(17,14))                                              0.208     1.890
| (CHANY:190360 L4 length:4 (17,15)->(17,18))                                              0.208     2.098
| (IPIN:78814 side: (RIGHT,) (17,18))                                                      0.130     2.228
| (intra 'clb' routing)                                                                    0.206     2.435
CONV_55_DSP_33.out_data_adder_b_cout[2].b[0] (adder at (17,18))                           -0.000     2.435
| (primitive 'adder' combinational delay)                                                  0.069     2.503
CONV_55_DSP_33.out_data_adder_b_cout[2].sumout[0] (adder at (17,18))                       0.000     2.503
| (intra 'clb' routing)                                                                    0.040     2.543
| (OPIN:78893 side: (TOP,) (17,18))                                                        0.000     2.543
| (CHANX:158581 L4 length:4 (17,18)->(14,18))                                              0.208     2.751
| (CHANY:189277 L4 length:4 (16,18)->(16,15))                                              0.208     2.959
| (IPIN:78710 side: (LEFT,) (17,17))                                                       0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_20_adder_sumout_cout[2].a[0] (adder at (17,17))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_20_adder_sumout_cout[2].cout[0] (adder at (17,17))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_20_adder_sumout_cout[3].cin[0] (adder at (17,17))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.035     3.380
sum_20_adder_sumout_cout[3].sumout[0] (adder at (17,17))                                   0.000     3.380
| (intra 'clb' routing)                                                                    0.040     3.420
| (OPIN:78724 side: (RIGHT,) (17,17))                                                      0.000     3.420
| (CHANY:190337 L4 length:4 (17,17)->(17,14))                                              0.208     3.628
| (CHANX:154189 L4 length:4 (17,14)->(14,14))                                              0.208     3.836
| (CHANY:188176 L4 length:4 (15,15)->(15,18))                                              0.208     4.044
| (CHANX:155231 L4 length:4 (15,15)->(12,15))                                              0.208     4.252
| (IPIN:68815 side: (BOTTOM,) (15,16))                                                     0.130     4.382
| (intra 'clb' routing)                                                                    0.206     4.588
C3_RELU_9.in_adder_sumout_cout[3].a[0] (adder at (15,16))                                  0.000     4.588
| (primitive 'adder' combinational delay)                                                  0.049     4.637
C3_RELU_9.in_adder_sumout_cout[3].cout[0] (adder at (15,16))                               0.000     4.637
| (intra 'clb' routing)                                                                    0.000     4.637
C3_RELU_9.in_adder_sumout_cout[4].cin[0] (adder at (15,16))                                0.000     4.637
| (primitive 'adder' combinational delay)                                                  0.026     4.663
C3_RELU_9.in_adder_sumout_cout[4].cout[0] (adder at (15,16))                               0.000     4.663
| (intra 'clb' routing)                                                                    0.000     4.663
C3_RELU_9.in_adder_sumout_cout[5].cin[0] (adder at (15,16))                                0.000     4.663
| (primitive 'adder' combinational delay)                                                  0.026     4.689
C3_RELU_9.in_adder_sumout_cout[5].cout[0] (adder at (15,16))                               0.000     4.689
| (intra 'clb' routing)                                                                    0.000     4.689
C3_RELU_9.in_adder_sumout_cout[6].cin[0] (adder at (15,16))                                0.000     4.689
| (primitive 'adder' combinational delay)                                                  0.026     4.714
C3_RELU_9.in_adder_sumout_cout[6].cout[0] (adder at (15,16))                               0.000     4.714
| (intra 'clb' routing)                                                                    0.000     4.714
C3_RELU_9.in_adder_sumout_cout[7].cin[0] (adder at (15,16))                                0.000     4.714
| (primitive 'adder' combinational delay)                                                  0.026     4.740
C3_RELU_9.in_adder_sumout_cout[7].cout[0] (adder at (15,16))                               0.000     4.740
| (intra 'clb' routing)                                                                    0.000     4.740
C3_RELU_9.in_adder_sumout_cout[8].cin[0] (adder at (15,16))                                0.000     4.740
| (primitive 'adder' combinational delay)                                                  0.026     4.765
C3_RELU_9.in_adder_sumout_cout[8].cout[0] (adder at (15,16))                               0.000     4.765
| (intra 'clb' routing)                                                                    0.000     4.765
C3_RELU_9.in_adder_sumout_cout[9].cin[0] (adder at (15,16))                                0.000     4.765
| (primitive 'adder' combinational delay)                                                  0.026     4.791
C3_RELU_9.in_adder_sumout_cout[9].cout[0] (adder at (15,16))                               0.000     4.791
| (intra 'clb' routing)                                                                    0.000     4.791
C3_RELU_9.in_adder_sumout_cout[10].cin[0] (adder at (15,16))                               0.000     4.791
| (primitive 'adder' combinational delay)                                                  0.026     4.816
C3_RELU_9.in_adder_sumout_cout[10].cout[0] (adder at (15,16))                              0.000     4.816
| (intra 'clb' routing)                                                                    0.000     4.816
C3_RELU_9.in_adder_sumout_cout[11].cin[0] (adder at (15,16))                               0.000     4.816
| (primitive 'adder' combinational delay)                                                  0.026     4.842
C3_RELU_9.in_adder_sumout_cout[11].cout[0] (adder at (15,16))                              0.000     4.842
| (intra 'clb' routing)                                                                    0.000     4.842
C3_RELU_9.in_adder_sumout_cout[12].cin[0] (adder at (15,16))                               0.000     4.842
| (primitive 'adder' combinational delay)                                                  0.026     4.867
C3_RELU_9.in_adder_sumout_cout[12].cout[0] (adder at (15,16))                              0.000     4.867
| (intra 'clb' routing)                                                                    0.000     4.867
C3_RELU_9.in_adder_sumout_cout[13].cin[0] (adder at (15,16))                               0.000     4.867
| (primitive 'adder' combinational delay)                                                  0.026     4.893
C3_RELU_9.in_adder_sumout_cout[13].cout[0] (adder at (15,16))                              0.000     4.893
| (intra 'clb' routing)                                                                    0.000     4.893
C3_RELU_9.in_adder_sumout_cout[14].cin[0] (adder at (15,16))                               0.000     4.893
| (primitive 'adder' combinational delay)                                                  0.026     4.919
C3_RELU_9.in_adder_sumout_cout[14].cout[0] (adder at (15,16))                              0.000     4.919
| (intra 'clb' routing)                                                                    0.000     4.919
C3_RELU_9.in_adder_sumout_cout[15].cin[0] (adder at (15,16))                               0.000     4.919
| (primitive 'adder' combinational delay)                                                  0.026     4.944
C3_RELU_9.in_adder_sumout_cout[15].cout[0] (adder at (15,16))                              0.000     4.944
| (intra 'clb' routing)                                                                    0.000     4.944
C3_RELU_9.in_adder_sumout_cout[16].cin[0] (adder at (15,16))                               0.000     4.944
| (primitive 'adder' combinational delay)                                                  0.026     4.970
C3_RELU_9.in_adder_sumout_cout[16].cout[0] (adder at (15,16))                              0.000     4.970
| (intra 'clb' routing)                                                                    0.000     4.970
C3_RELU_9.in_adder_sumout_cout[17].cin[0] (adder at (15,16))                               0.000     4.970
| (primitive 'adder' combinational delay)                                                  0.026     4.995
C3_RELU_9.in_adder_sumout_cout[17].cout[0] (adder at (15,16))                              0.000     4.995
| (intra 'clb' routing)                                                                    0.000     4.995
C3_RELU_9.in_adder_sumout_cout[18].cin[0] (adder at (15,16))                               0.000     4.995
| (primitive 'adder' combinational delay)                                                  0.035     5.031
C3_RELU_9.in_adder_sumout_cout[18].sumout[0] (adder at (15,16))                            0.000     5.031
| (intra 'clb' routing)                                                                    0.040     5.071
| (OPIN:68887 side: (BOTTOM,) (15,16))                                                     0.000     5.071
| (CHANX:155227 L4 length:4 (15,15)->(12,15))                                              0.208     5.278
| (CHANY:186989 L4 length:4 (14,15)->(14,12))                                              0.208     5.486
| (IPIN:68508 side: (LEFT,) (15,14))                                                       0.130     5.616
| (intra 'clb' routing)                                                                    0.075     5.691
out2[8].in[0] (.names at (15,14))                                                          0.000     5.691
| (primitive '.names' combinational delay)                                                 0.180     5.871
out2[8].out[0] (.names at (15,14))                                                         0.000     5.871
| (intra 'clb' routing)                                                                    0.040     5.911
| (OPIN:68594 side: (RIGHT,) (15,14))                                                      0.000     5.911
| (CHANY:188027 L4 length:4 (15,14)->(15,11))                                              0.208     6.118
| (CHANY:187891 L4 length:4 (15,10)->(15,7))                                               0.208     6.326
| (CHANY:187711 L16 length:9 (15,9)->(15,1))                                               0.313     6.639
| (CHANX:138827 L4 length:4 (15,0)->(12,0))                                                0.208     6.847
| (IPIN:66479 side: (TOP,) (15,0))                                                         0.130     6.977
| (intra 'io' routing)                                                                     0.014     6.991
out:out2[8].outpad[0] (.output at (15,0))                                                  0.000     6.991
data arrival time                                                                                    6.991

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -6.991
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -6.991


#Path 72
Startpoint: _lo3490.Q[0] (.latch at (13,12) clocked by clk)
Endpoint  : out:out2[2].outpad[0] (.output at (15,0) clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                                             0.000     0.000
| (intra 'io' routing)                                                                     0.042     0.042
| (inter-block routing:global net)                                                         0.000     0.042
| (intra 'clb' routing)                                                                    0.000     0.042
_lo3490.clk[0] (.latch at (13,12))                                                         0.000     0.042
| (primitive '.latch' Tcq_max)                                                             0.060     0.103
_lo3490.Q[0] (.latch at (13,12)) [clock-to-output]                                         0.000     0.103
| (intra 'clb' routing)                                                                    0.040     0.143
| (inter-block routing:global net)                                                         0.000     0.143
| (intra 'clb' routing)                                                                    0.075     0.217
n12417.in[0] (.names at (15,10))                                                           0.000     0.217
| (primitive '.names' combinational delay)                                                 0.153     0.371
n12417.out[0] (.names at (15,10))                                                          0.000     0.371
| (intra 'clb' routing)                                                                    0.115     0.485
n12416.in[5] (.names at (15,10))                                                           0.000     0.485
| (primitive '.names' combinational delay)                                                 0.180     0.665
n12416.out[0] (.names at (15,10))                                                          0.000     0.665
| (intra 'clb' routing)                                                                    0.040     0.705
| (inter-block routing:global net)                                                         0.000     0.705
| (intra 'clb' routing)                                                                    0.075     0.779
n12415.in[2] (.names at (17,10))                                                           0.000     0.779
| (primitive '.names' combinational delay)                                                 0.153     0.933
n12415.out[0] (.names at (17,10))                                                          0.000     0.933
| (intra 'clb' routing)                                                                    0.040     0.972
| (inter-block routing:global net)                                                         0.000     0.972
| (intra 'clb' routing)                                                                    0.075     1.047
CONV_55_DSP_33.out_data[1].in[5] (.names at (19,7))                                        0.000     1.047
| (primitive '.names' combinational delay)                                                 0.180     1.227
CONV_55_DSP_33.out_data[1].out[0] (.names at (19,7))                                       0.000     1.227
| (intra 'clb' routing)                                                                    0.040     1.267
| (OPIN:86949 side: (BOTTOM,) (19,7))                                                      0.000     1.267
| (CHANX:145513 L4 length:4 (19,6)->(16,6))                                                0.208     1.474
| (CHANY:190110 L4 length:4 (17,7)->(17,10))                                               0.208     1.682
| (CHANY:190226 L4 length:4 (17,11)->(17,14))                                              0.208     1.890
| (CHANY:190360 L4 length:4 (17,15)->(17,18))                                              0.208     2.098
| (IPIN:78814 side: (RIGHT,) (17,18))                                                      0.130     2.228
| (intra 'clb' routing)                                                                    0.206     2.435
CONV_55_DSP_33.out_data_adder_b_cout[2].b[0] (adder at (17,18))                           -0.000     2.435
| (primitive 'adder' combinational delay)                                                  0.069     2.503
CONV_55_DSP_33.out_data_adder_b_cout[2].sumout[0] (adder at (17,18))                       0.000     2.503
| (intra 'clb' routing)                                                                    0.040     2.543
| (OPIN:78893 side: (TOP,) (17,18))                                                        0.000     2.543
| (CHANX:158581 L4 length:4 (17,18)->(14,18))                                              0.208     2.751
| (CHANY:189277 L4 length:4 (16,18)->(16,15))                                              0.208     2.959
| (IPIN:78710 side: (LEFT,) (17,17))                                                       0.130     3.089
| (intra 'clb' routing)                                                                    0.206     3.295
sum_20_adder_sumout_cout[2].a[0] (adder at (17,17))                                        0.000     3.295
| (primitive 'adder' combinational delay)                                                  0.049     3.345
sum_20_adder_sumout_cout[2].cout[0] (adder at (17,17))                                     0.000     3.345
| (intra 'clb' routing)                                                                    0.000     3.345
sum_20_adder_sumout_cout[3].cin[0] (adder at (17,17))                                      0.000     3.345
| (primitive 'adder' combinational delay)                                                  0.035     3.380
sum_20_adder_sumout_cout[3].sumout[0] (adder at (17,17))                                   0.000     3.380
| (intra 'clb' routing)                                                                    0.040     3.420
| (OPIN:78724 side: (RIGHT,) (17,17))                                                      0.000     3.420
| (CHANY:190337 L4 length:4 (17,17)->(17,14))                                              0.208     3.628
| (CHANX:154189 L4 length:4 (17,14)->(14,14))                                              0.208     3.836
| (CHANY:188176 L4 length:4 (15,15)->(15,18))                                              0.208     4.044
| (CHANX:155231 L4 length:4 (15,15)->(12,15))                                              0.208     4.252
| (IPIN:68815 side: (BOTTOM,) (15,16))                                                     0.130     4.382
| (intra 'clb' routing)                                                                    0.206     4.588
C3_RELU_9.in_adder_sumout_cout[3].a[0] (adder at (15,16))                                  0.000     4.588
| (primitive 'adder' combinational delay)                                                  0.049     4.637
C3_RELU_9.in_adder_sumout_cout[3].cout[0] (adder at (15,16))                               0.000     4.637
| (intra 'clb' routing)                                                                    0.000     4.637
C3_RELU_9.in_adder_sumout_cout[4].cin[0] (adder at (15,16))                                0.000     4.637
| (primitive 'adder' combinational delay)                                                  0.026     4.663
C3_RELU_9.in_adder_sumout_cout[4].cout[0] (adder at (15,16))                               0.000     4.663
| (intra 'clb' routing)                                                                    0.000     4.663
C3_RELU_9.in_adder_sumout_cout[5].cin[0] (adder at (15,16))                                0.000     4.663
| (primitive 'adder' combinational delay)                                                  0.026     4.689
C3_RELU_9.in_adder_sumout_cout[5].cout[0] (adder at (15,16))                               0.000     4.689
| (intra 'clb' routing)                                                                    0.000     4.689
C3_RELU_9.in_adder_sumout_cout[6].cin[0] (adder at (15,16))                                0.000     4.689
| (primitive 'adder' combinational delay)                                                  0.026     4.714
C3_RELU_9.in_adder_sumout_cout[6].cout[0] (adder at (15,16))                               0.000     4.714
| (intra 'clb' routing)                                                                    0.000     4.714
C3_RELU_9.in_adder_sumout_cout[7].cin[0] (adder at (15,16))                                0.000     4.714
| (primitive 'adder' combinational delay)                                                  0.026     4.740
C3_RELU_9.in_adder_sumout_cout[7].cout[0] (adder at (15,16))                               0.000     4.740
| (intra 'clb' routing)                                                                    0.000     4.740
C3_RELU_9.in_adder_sumout_cout[8].cin[0] (adder at (15,16))                                0.000     4.740
| (primitive 'adder' combinational delay)                                                  0.026     4.765
C3_RELU_9.in_adder_sumout_cout[8].cout[0] (adder at (15,16))                               0.000     4.765
| (intra 'clb' routing)                                                                    0.000     4.765
C3_RELU_9.in_adder_sumout_cout[9].cin[0] (adder at (15,16))                                0.000     4.765
| (primitive 'adder' combinational delay)                                                  0.026     4.791
C3_RELU_9.in_adder_sumout_cout[9].cout[0] (adder at (15,16))                               0.000     4.791
| (intra 'clb' routing)                                                                    0.000     4.791
C3_RELU_9.in_adder_sumout_cout[10].cin[0] (adder at (15,16))                               0.000     4.791
| (primitive 'adder' combinational delay)                                                  0.026     4.816
C3_RELU_9.in_adder_sumout_cout[10].cout[0] (adder at (15,16))                              0.000     4.816
| (intra 'clb' routing)                                                                    0.000     4.816
C3_RELU_9.in_adder_sumout_cout[11].cin[0] (adder at (15,16))                               0.000     4.816
| (primitive 'adder' combinational delay)                                                  0.026     4.842
C3_RELU_9.in_adder_sumout_cout[11].cout[0] (adder at (15,16))                              0.000     4.842
| (intra 'clb' routing)                                                                    0.000     4.842
C3_RELU_9.in_adder_sumout_cout[12].cin[0] (adder at (15,16))                               0.000     4.842
| (primitive 'adder' combinational delay)                                                  0.026     4.867
C3_RELU_9.in_adder_sumout_cout[12].cout[0] (adder at (15,16))                              0.000     4.867
| (intra 'clb' routing)                                                                    0.000     4.867
C3_RELU_9.in_adder_sumout_cout[13].cin[0] (adder at (15,16))                               0.000     4.867
| (primitive 'adder' combinational delay)                                                  0.026     4.893
C3_RELU_9.in_adder_sumout_cout[13].cout[0] (adder at (15,16))                              0.000     4.893
| (intra 'clb' routing)                                                                    0.000     4.893
C3_RELU_9.in_adder_sumout_cout[14].cin[0] (adder at (15,16))                               0.000     4.893
| (primitive 'adder' combinational delay)                                                  0.026     4.919
C3_RELU_9.in_adder_sumout_cout[14].cout[0] (adder at (15,16))                              0.000     4.919
| (intra 'clb' routing)                                                                    0.000     4.919
C3_RELU_9.in_adder_sumout_cout[15].cin[0] (adder at (15,16))                               0.000     4.919
| (primitive 'adder' combinational delay)                                                  0.026     4.944
C3_RELU_9.in_adder_sumout_cout[15].cout[0] (adder at (15,16))                              0.000     4.944
| (intra 'clb' routing)                                                                    0.000     4.944
C3_RELU_9.in_adder_sumout_cout[16].cin[0] (adder at (15,16))                               0.000     4.944
| (primitive 'adder' combinational delay)                                                  0.026     4.970
C3_RELU_9.in_adder_sumout_cout[16].cout[0] (adder at (15,16))                              0.000     4.970
| (intra 'clb' routing)                                                                    0.000     4.970
C3_RELU_9.in_adder_sumout_cout[17].cin[0] (adder at (15,16))                               0.000     4.970
| (primitive 'adder' combinational delay)                                                  0.026     4.995
C3_RELU_9.in_adder_sumout_cout[17].cout[0] (adder at (15,16))                              0.000     4.995
| (intra 'clb' routing)                                                                    0.000     4.995
C3_RELU_9.in_adder_sumout_cout[18].cin[0] (adder at (15,16))                               0.000     4.995
| (primitive 'adder' combinational delay)                                                  0.035     5.031
C3_RELU_9.in_adder_sumout_cout[18].sumout[0] (adder at (15,16))                            0.000     5.031
| (intra 'clb' routing)                                                                    0.040     5.071
| (OPIN:68887 side: (BOTTOM,) (15,16))                                                     0.000     5.071
| (CHANX:155221 L4 length:4 (15,15)->(12,15))                                              0.208     5.278
| (CHANY:186971 L4 length:4 (14,15)->(14,12))                                              0.208     5.486
| (IPIN:68548 side: (LEFT,) (15,14))                                                       0.130     5.616
| (intra 'clb' routing)                                                                    0.075     5.691
out2[2].in[0] (.names at (15,14))                                                          0.000     5.691
| (primitive '.names' combinational delay)                                                 0.180     5.871
out2[2].out[0] (.names at (15,14))                                                         0.000     5.871
| (intra 'clb' routing)                                                                    0.040     5.911
| (OPIN:68591 side: (BOTTOM,) (15,14))                                                     0.000     5.911
| (CHANX:153021 L4 length:4 (15,13)->(12,13))                                              0.208     6.118
| (CHANY:185807 L4 length:4 (13,13)->(13,10))                                              0.208     6.326
| (CHANY:185509 L16 length:9 (13,9)->(13,1))                                               0.313     6.639
| (CHANX:138870 L4 length:4 (14,0)->(17,0))                                                0.208     6.847
| (IPIN:66491 side: (TOP,) (15,0))                                                         0.130     6.977
| (intra 'io' routing)                                                                     0.014     6.991
out:out2[2].outpad[0] (.output at (15,0))                                                  0.000     6.991
data arrival time                                                                                    6.991

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -6.991
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -6.991


#Path 73
Startpoint: rows36[24][1].Q[0] (.latch at (13,19) clocked by clk)
Endpoint  : out:out[12].outpad[0] (.output at (30,16) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows36[24][1].clk[0] (.latch at (13,19))                                              0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows36[24][1].Q[0] (.latch at (13,19)) [clock-to-output]                              0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:60560 side: (RIGHT,) (13,19))                                                 0.000     0.143
| (CHANY:186092 L4 length:4 (13,19)->(13,22))                                         0.208     0.351
| (CHANX:160667 L4 length:4 (13,20)->(10,20))                                         0.208     0.558
| (IPIN:50965 side: (TOP,) (11,20))                                                   0.130     0.688
| (intra 'clb' routing)                                                               0.075     0.763
n12528.in[4] (.names at (11,20))                                                      0.000     0.763
| (primitive '.names' combinational delay)                                            0.180     0.943
n12528.out[0] (.names at (11,20))                                                     0.000     0.943
| (intra 'clb' routing)                                                               0.040     0.983
| (OPIN:51039 side: (BOTTOM,) (11,20))                                                0.000     0.983
| (CHANX:159594 L4 length:4 (11,19)->(14,19))                                         0.208     1.190
| (CHANY:186715 L16 length:16 (14,19)->(14,4))                                        0.313     1.503
| (CHANX:150960 L16 length:15 (15,11)->(29,11))                                       0.313     1.816
| (CHANX:151072 L4 length:4 (19,11)->(22,11))                                         0.208     2.024
| (IPIN:96207 side: (TOP,) (21,11))                                                   0.130     2.154
| (intra 'clb' routing)                                                               0.075     2.229
CONV_55_DSP_17.out_data[1].in[1] (.names at (21,11))                                  0.000     2.229
| (primitive '.names' combinational delay)                                            0.153     2.382
CONV_55_DSP_17.out_data[1].out[0] (.names at (21,11))                                 0.000     2.382
| (intra 'clb' routing)                                                               0.040     2.422
| (OPIN:96264 side: (RIGHT,) (21,11))                                                 0.000     2.422
| (CHANY:194602 L4 length:4 (21,11)->(21,14))                                         0.208     2.630
| (CHANX:154327 L4 length:4 (21,14)->(18,14))                                         0.208     2.838
| (CHANX:154191 L4 length:4 (17,14)->(14,14))                                         0.208     3.046
| (IPIN:78365 side: (BOTTOM,) (17,15))                                                0.130     3.176
| (intra 'clb' routing)                                                               0.206     3.382
sum50_adder_sumout_cout[2].a[0] (adder at (17,15))                                    0.000     3.382
| (primitive 'adder' combinational delay)                                             0.049     3.431
sum50_adder_sumout_cout[2].cout[0] (adder at (17,15))                                 0.000     3.431
| (intra 'clb' routing)                                                               0.000     3.431
sum50_adder_sumout_cout[3].cin[0] (adder at (17,15))                                  0.000     3.431
| (primitive 'adder' combinational delay)                                             0.026     3.457
sum50_adder_sumout_cout[3].cout[0] (adder at (17,15))                                 0.000     3.457
| (intra 'clb' routing)                                                               0.000     3.457
sum50_adder_sumout_cout[4].cin[0] (adder at (17,15))                                  0.000     3.457
| (primitive 'adder' combinational delay)                                             0.026     3.483
sum50_adder_sumout_cout[4].cout[0] (adder at (17,15))                                 0.000     3.483
| (intra 'clb' routing)                                                               0.000     3.483
sum50_adder_sumout_cout[5].cin[0] (adder at (17,15))                                  0.000     3.483
| (primitive 'adder' combinational delay)                                             0.026     3.508
sum50_adder_sumout_cout[5].cout[0] (adder at (17,15))                                 0.000     3.508
| (intra 'clb' routing)                                                               0.000     3.508
sum50_adder_sumout_cout[6].cin[0] (adder at (17,15))                                  0.000     3.508
| (primitive 'adder' combinational delay)                                             0.026     3.534
sum50_adder_sumout_cout[6].cout[0] (adder at (17,15))                                 0.000     3.534
| (intra 'clb' routing)                                                               0.000     3.534
sum50_adder_sumout_cout[7].cin[0] (adder at (17,15))                                  0.000     3.534
| (primitive 'adder' combinational delay)                                             0.026     3.559
sum50_adder_sumout_cout[7].cout[0] (adder at (17,15))                                 0.000     3.559
| (intra 'clb' routing)                                                               0.000     3.559
sum50_adder_sumout_cout[8].cin[0] (adder at (17,15))                                  0.000     3.559
| (primitive 'adder' combinational delay)                                             0.026     3.585
sum50_adder_sumout_cout[8].cout[0] (adder at (17,15))                                 0.000     3.585
| (intra 'clb' routing)                                                               0.000     3.585
sum50_adder_sumout_cout[9].cin[0] (adder at (17,15))                                  0.000     3.585
| (primitive 'adder' combinational delay)                                             0.026     3.610
sum50_adder_sumout_cout[9].cout[0] (adder at (17,15))                                 0.000     3.610
| (intra 'clb' routing)                                                               0.000     3.610
sum50_adder_sumout_cout[10].cin[0] (adder at (17,15))                                 0.000     3.610
| (primitive 'adder' combinational delay)                                             0.026     3.636
sum50_adder_sumout_cout[10].cout[0] (adder at (17,15))                                0.000     3.636
| (intra 'clb' routing)                                                               0.000     3.636
sum50_adder_sumout_cout[11].cin[0] (adder at (17,15))                                 0.000     3.636
| (primitive 'adder' combinational delay)                                             0.026     3.661
sum50_adder_sumout_cout[11].cout[0] (adder at (17,15))                                0.000     3.661
| (intra 'clb' routing)                                                               0.000     3.661
sum50_adder_sumout_cout[12].cin[0] (adder at (17,15))                                 0.000     3.661
| (primitive 'adder' combinational delay)                                             0.026     3.687
sum50_adder_sumout_cout[12].cout[0] (adder at (17,15))                                0.000     3.687
| (intra 'clb' routing)                                                               0.000     3.687
sum50_adder_sumout_cout[13].cin[0] (adder at (17,15))                                 0.000     3.687
| (primitive 'adder' combinational delay)                                             0.026     3.713
sum50_adder_sumout_cout[13].cout[0] (adder at (17,15))                                0.000     3.713
| (intra 'clb' routing)                                                               0.000     3.713
sum50_adder_sumout_cout[14].cin[0] (adder at (17,15))                                 0.000     3.713
| (primitive 'adder' combinational delay)                                             0.026     3.738
sum50_adder_sumout_cout[14].cout[0] (adder at (17,15))                                0.000     3.738
| (intra 'clb' routing)                                                               0.000     3.738
sum50_adder_sumout_cout[15].cin[0] (adder at (17,15))                                 0.000     3.738
| (primitive 'adder' combinational delay)                                             0.026     3.764
sum50_adder_sumout_cout[15].cout[0] (adder at (17,15))                                0.000     3.764
| (intra 'clb' routing)                                                               0.000     3.764
sum50_adder_sumout_cout[16].cin[0] (adder at (17,15))                                 0.000     3.764
| (primitive 'adder' combinational delay)                                             0.026     3.789
sum50_adder_sumout_cout[16].cout[0] (adder at (17,15))                                0.000     3.789
| (intra 'clb' routing)                                                               0.000     3.789
sum50_adder_sumout_cout[17].cin[0] (adder at (17,15))                                 0.000     3.789
| (primitive 'adder' combinational delay)                                             0.035     3.825
sum50_adder_sumout_cout[17].sumout[0] (adder at (17,15))                              0.000     3.825
| (intra 'clb' routing)                                                               0.040     3.865
| (OPIN:78431 side: (TOP,) (17,15))                                                   0.000     3.865
| (CHANX:155414 L4 length:4 (17,15)->(20,15))                                         0.208     4.072
| (CHANY:192481 L4 length:4 (19,15)->(19,12))                                         0.208     4.280
| (CHANX:153155 L4 length:4 (19,13)->(16,13))                                         0.208     4.488
| (IPIN:78223 side: (BOTTOM,) (17,14))                                                0.130     4.618
| (intra 'clb' routing)                                                               0.206     4.825
C3_RELU_6.in_adder_sumout_cout[17].a[0] (adder at (17,14))                            0.000     4.825
| (primitive 'adder' combinational delay)                                             0.049     4.874
C3_RELU_6.in_adder_sumout_cout[17].cout[0] (adder at (17,14))                         0.000     4.874
| (intra 'clb' routing)                                                               0.000     4.874
C3_RELU_6.in_adder_sumout_cout[18].cin[0] (adder at (17,14))                          0.000     4.874
| (primitive 'adder' combinational delay)                                             0.035     4.910
C3_RELU_6.in_adder_sumout_cout[18].sumout[0] (adder at (17,14))                       0.000     4.910
| (intra 'clb' routing)                                                               0.040     4.949
| (OPIN:78291 side: (BOTTOM,) (17,14))                                                0.000     4.949
| (CHANX:153194 L4 length:4 (17,13)->(20,13))                                         0.208     5.157
| (CHANY:192540 L4 length:4 (19,14)->(19,17))                                         0.208     5.365
| (IPIN:88246 side: (RIGHT,) (19,16))                                                 0.130     5.495
| (intra 'clb' routing)                                                               0.075     5.570
n11618.in[0] (.names at (19,16))                                                      0.000     5.570
| (primitive '.names' combinational delay)                                            0.180     5.749
n11618.out[0] (.names at (19,16))                                                     0.000     5.749
| (intra 'clb' routing)                                                               0.115     5.864
out[12].in[4] (.names at (19,16))                                                     0.000     5.864
| (primitive '.names' combinational delay)                                            0.180     6.044
out[12].out[0] (.names at (19,16))                                                    0.000     6.044
| (intra 'clb' routing)                                                               0.040     6.083
| (OPIN:88305 side: (TOP,) (19,16))                                                   0.000     6.083
| (CHANX:156576 L4 length:4 (19,16)->(22,16))                                         0.208     6.291
| (CHANX:156686 L16 length:8 (22,16)->(29,16))                                        0.313     6.604
| (CHANY:203439 L4 length:4 (29,16)->(29,13))                                         0.208     6.812
| (IPIN:137661 side: (LEFT,) (30,16))                                                 0.130     6.942
| (intra 'io' routing)                                                                0.014     6.956
out:out[12].outpad[0] (.output at (30,16))                                            0.000     6.956
data arrival time                                                                               6.956

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -6.956
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -6.956


#Path 74
Startpoint: rows36[24][1].Q[0] (.latch at (13,19) clocked by clk)
Endpoint  : out:out[5].outpad[0] (.output at (18,0) clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.042     0.042
| (inter-block routing:global net)                                                    0.000     0.042
| (intra 'clb' routing)                                                               0.000     0.042
rows36[24][1].clk[0] (.latch at (13,19))                                              0.000     0.042
| (primitive '.latch' Tcq_max)                                                        0.060     0.103
rows36[24][1].Q[0] (.latch at (13,19)) [clock-to-output]                              0.000     0.103
| (intra 'clb' routing)                                                               0.040     0.143
| (OPIN:60560 side: (RIGHT,) (13,19))                                                 0.000     0.143
| (CHANY:186092 L4 length:4 (13,19)->(13,22))                                         0.208     0.351
| (CHANX:160667 L4 length:4 (13,20)->(10,20))                                         0.208     0.558
| (IPIN:50965 side: (TOP,) (11,20))                                                   0.130     0.688
| (intra 'clb' routing)                                                               0.075     0.763
n12528.in[4] (.names at (11,20))                                                      0.000     0.763
| (primitive '.names' combinational delay)                                            0.180     0.943
n12528.out[0] (.names at (11,20))                                                     0.000     0.943
| (intra 'clb' routing)                                                               0.040     0.983
| (OPIN:51039 side: (BOTTOM,) (11,20))                                                0.000     0.983
| (CHANX:159594 L4 length:4 (11,19)->(14,19))                                         0.208     1.190
| (CHANY:186715 L16 length:16 (14,19)->(14,4))                                        0.313     1.503
| (CHANX:150960 L16 length:15 (15,11)->(29,11))                                       0.313     1.816
| (CHANX:151072 L4 length:4 (19,11)->(22,11))                                         0.208     2.024
| (IPIN:96207 side: (TOP,) (21,11))                                                   0.130     2.154
| (intra 'clb' routing)                                                               0.075     2.229
CONV_55_DSP_17.out_data[1].in[1] (.names at (21,11))                                  0.000     2.229
| (primitive '.names' combinational delay)                                            0.153     2.382
CONV_55_DSP_17.out_data[1].out[0] (.names at (21,11))                                 0.000     2.382
| (intra 'clb' routing)                                                               0.040     2.422
| (OPIN:96264 side: (RIGHT,) (21,11))                                                 0.000     2.422
| (CHANY:194602 L4 length:4 (21,11)->(21,14))                                         0.208     2.630
| (CHANX:154327 L4 length:4 (21,14)->(18,14))                                         0.208     2.838
| (CHANX:154191 L4 length:4 (17,14)->(14,14))                                         0.208     3.046
| (IPIN:78365 side: (BOTTOM,) (17,15))                                                0.130     3.176
| (intra 'clb' routing)                                                               0.206     3.382
sum50_adder_sumout_cout[2].a[0] (adder at (17,15))                                    0.000     3.382
| (primitive 'adder' combinational delay)                                             0.049     3.431
sum50_adder_sumout_cout[2].cout[0] (adder at (17,15))                                 0.000     3.431
| (intra 'clb' routing)                                                               0.000     3.431
sum50_adder_sumout_cout[3].cin[0] (adder at (17,15))                                  0.000     3.431
| (primitive 'adder' combinational delay)                                             0.026     3.457
sum50_adder_sumout_cout[3].cout[0] (adder at (17,15))                                 0.000     3.457
| (intra 'clb' routing)                                                               0.000     3.457
sum50_adder_sumout_cout[4].cin[0] (adder at (17,15))                                  0.000     3.457
| (primitive 'adder' combinational delay)                                             0.026     3.483
sum50_adder_sumout_cout[4].cout[0] (adder at (17,15))                                 0.000     3.483
| (intra 'clb' routing)                                                               0.000     3.483
sum50_adder_sumout_cout[5].cin[0] (adder at (17,15))                                  0.000     3.483
| (primitive 'adder' combinational delay)                                             0.026     3.508
sum50_adder_sumout_cout[5].cout[0] (adder at (17,15))                                 0.000     3.508
| (intra 'clb' routing)                                                               0.000     3.508
sum50_adder_sumout_cout[6].cin[0] (adder at (17,15))                                  0.000     3.508
| (primitive 'adder' combinational delay)                                             0.026     3.534
sum50_adder_sumout_cout[6].cout[0] (adder at (17,15))                                 0.000     3.534
| (intra 'clb' routing)                                                               0.000     3.534
sum50_adder_sumout_cout[7].cin[0] (adder at (17,15))                                  0.000     3.534
| (primitive 'adder' combinational delay)                                             0.026     3.559
sum50_adder_sumout_cout[7].cout[0] (adder at (17,15))                                 0.000     3.559
| (intra 'clb' routing)                                                               0.000     3.559
sum50_adder_sumout_cout[8].cin[0] (adder at (17,15))                                  0.000     3.559
| (primitive 'adder' combinational delay)                                             0.026     3.585
sum50_adder_sumout_cout[8].cout[0] (adder at (17,15))                                 0.000     3.585
| (intra 'clb' routing)                                                               0.000     3.585
sum50_adder_sumout_cout[9].cin[0] (adder at (17,15))                                  0.000     3.585
| (primitive 'adder' combinational delay)                                             0.026     3.610
sum50_adder_sumout_cout[9].cout[0] (adder at (17,15))                                 0.000     3.610
| (intra 'clb' routing)                                                               0.000     3.610
sum50_adder_sumout_cout[10].cin[0] (adder at (17,15))                                 0.000     3.610
| (primitive 'adder' combinational delay)                                             0.026     3.636
sum50_adder_sumout_cout[10].cout[0] (adder at (17,15))                                0.000     3.636
| (intra 'clb' routing)                                                               0.000     3.636
sum50_adder_sumout_cout[11].cin[0] (adder at (17,15))                                 0.000     3.636
| (primitive 'adder' combinational delay)                                             0.026     3.661
sum50_adder_sumout_cout[11].cout[0] (adder at (17,15))                                0.000     3.661
| (intra 'clb' routing)                                                               0.000     3.661
sum50_adder_sumout_cout[12].cin[0] (adder at (17,15))                                 0.000     3.661
| (primitive 'adder' combinational delay)                                             0.026     3.687
sum50_adder_sumout_cout[12].cout[0] (adder at (17,15))                                0.000     3.687
| (intra 'clb' routing)                                                               0.000     3.687
sum50_adder_sumout_cout[13].cin[0] (adder at (17,15))                                 0.000     3.687
| (primitive 'adder' combinational delay)                                             0.026     3.713
sum50_adder_sumout_cout[13].cout[0] (adder at (17,15))                                0.000     3.713
| (intra 'clb' routing)                                                               0.000     3.713
sum50_adder_sumout_cout[14].cin[0] (adder at (17,15))                                 0.000     3.713
| (primitive 'adder' combinational delay)                                             0.026     3.738
sum50_adder_sumout_cout[14].cout[0] (adder at (17,15))                                0.000     3.738
| (intra 'clb' routing)                                                               0.000     3.738
sum50_adder_sumout_cout[15].cin[0] (adder at (17,15))                                 0.000     3.738
| (primitive 'adder' combinational delay)                                             0.026     3.764
sum50_adder_sumout_cout[15].cout[0] (adder at (17,15))                                0.000     3.764
| (intra 'clb' routing)                                                               0.000     3.764
sum50_adder_sumout_cout[16].cin[0] (adder at (17,15))                                 0.000     3.764
| (primitive 'adder' combinational delay)                                             0.026     3.789
sum50_adder_sumout_cout[16].cout[0] (adder at (17,15))                                0.000     3.789
| (intra 'clb' routing)                                                               0.000     3.789
sum50_adder_sumout_cout[17].cin[0] (adder at (17,15))                                 0.000     3.789
| (primitive 'adder' combinational delay)                                             0.035     3.825
sum50_adder_sumout_cout[17].sumout[0] (adder at (17,15))                              0.000     3.825
| (intra 'clb' routing)                                                               0.040     3.865
| (OPIN:78431 side: (TOP,) (17,15))                                                   0.000     3.865
| (CHANX:155414 L4 length:4 (17,15)->(20,15))                                         0.208     4.072
| (CHANY:192481 L4 length:4 (19,15)->(19,12))                                         0.208     4.280
| (CHANX:153155 L4 length:4 (19,13)->(16,13))                                         0.208     4.488
| (IPIN:78223 side: (BOTTOM,) (17,14))                                                0.130     4.618
| (intra 'clb' routing)                                                               0.206     4.825
C3_RELU_6.in_adder_sumout_cout[17].a[0] (adder at (17,14))                            0.000     4.825
| (primitive 'adder' combinational delay)                                             0.049     4.874
C3_RELU_6.in_adder_sumout_cout[17].cout[0] (adder at (17,14))                         0.000     4.874
| (intra 'clb' routing)                                                               0.000     4.874
C3_RELU_6.in_adder_sumout_cout[18].cin[0] (adder at (17,14))                          0.000     4.874
| (primitive 'adder' combinational delay)                                             0.035     4.910
C3_RELU_6.in_adder_sumout_cout[18].sumout[0] (adder at (17,14))                       0.000     4.910
| (intra 'clb' routing)                                                               0.040     4.949
| (OPIN:78291 side: (BOTTOM,) (17,14))                                                0.000     4.949
| (CHANX:153194 L4 length:4 (17,13)->(20,13))                                         0.208     5.157
| (IPIN:78071 side: (TOP,) (17,13))                                                   0.130     5.287
| (intra 'clb' routing)                                                               0.075     5.362
n11591.in[0] (.names at (17,13))                                                      0.000     5.362
| (primitive '.names' combinational delay)                                            0.180     5.542
n11591.out[0] (.names at (17,13))                                                     0.000     5.542
| (intra 'clb' routing)                                                               0.115     5.656
out[5].in[2] (.names at (17,13))                                                      0.000     5.656
| (primitive '.names' combinational delay)                                            0.153     5.809
out[5].out[0] (.names at (17,13))                                                     0.000     5.809
| (intra 'clb' routing)                                                               0.040     5.849
| (OPIN:78150 side: (LEFT,) (17,13))                                                  0.000     5.849
| (CHANY:189119 L4 length:4 (16,13)->(16,10))                                         0.208     6.057
| (CHANY:188975 L4 length:4 (16,9)->(16,6))                                           0.208     6.265
| (CHANY:188807 L16 length:6 (16,6)->(16,1))                                          0.313     6.578
| (CHANX:138990 L4 length:4 (17,0)->(20,0))                                           0.208     6.786
| (IPIN:80641 side: (TOP,) (18,0))                                                    0.130     6.916
| (intra 'io' routing)                                                                0.014     6.930
out:out[5].outpad[0] (.output at (18,0))                                              0.000     6.930
data arrival time                                                                               6.930

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -6.930
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -6.930


#Path 75
Startpoint: S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13) clocked by clk)
Endpoint  : rows31[20][2].D[0] (.latch at (11,14) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
S2_op[0].S2_POOL.row1[1][7].clk[0] (.latch at (7,13))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                              0.060     0.103
S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                     0.040     0.143
| (OPIN:31525 side: (BOTTOM,) (7,13))                                       0.000     0.143
| (CHANX:151657 L4 length:4 (7,12)->(4,12))                                 0.208     0.351
| (IPIN:31453 side: (BOTTOM,) (7,13))                                       0.130     0.480
| (intra 'clb' routing)                                                     0.075     0.555
n11855.in[0] (.names at (7,13))                                             0.000     0.555
| (primitive '.names' combinational delay)                                  0.153     0.708
n11855.out[0] (.names at (7,13))                                            0.000     0.708
| (intra 'clb' routing)                                                     0.040     0.748
| (OPIN:31520 side: (RIGHT,) (7,13))                                        0.000     0.748
| (CHANY:179332 L4 length:4 (7,13)->(7,16))                                 0.208     0.956
| (CHANX:153994 L4 length:4 (8,14)->(11,14))                                0.208     1.164
| (IPIN:50089 side: (TOP,) (11,14))                                         0.130     1.294
| (intra 'clb' routing)                                                     0.075     1.369
n11849.in[5] (.names at (11,14))                                            0.000     1.369
| (primitive '.names' combinational delay)                                  0.180     1.548
n11849.out[0] (.names at (11,14))                                           0.000     1.548
| (intra 'clb' routing)                                                     0.040     1.588
| (OPIN:50143 side: (BOTTOM,) (11,14))                                      0.000     1.588
| (CHANX:152891 L4 length:4 (11,13)->(8,13))                                0.208     1.796
| (CHANY:181558 L4 length:4 (9,14)->(9,17))                                 0.208     2.004
| (IPIN:40674 side: (RIGHT,) (9,16))                                        0.130     2.134
| (intra 'clb' routing)                                                     0.075     2.209
n11848.in[0] (.names at (9,16))                                             0.000     2.209
| (primitive '.names' combinational delay)                                  0.180     2.388
n11848.out[0] (.names at (9,16))                                            0.000     2.388
| (intra 'clb' routing)                                                     0.040     2.428
| (OPIN:40709 side: (TOP,) (9,16))                                          0.000     2.428
| (CHANX:156137 L4 length:4 (9,16)->(6,16))                                 0.208     2.636
| (CHANY:180437 L4 length:4 (8,16)->(8,13))                                 0.208     2.844
| (IPIN:40364 side: (LEFT,) (9,14))                                         0.130     2.974
| (intra 'clb' routing)                                                     0.075     3.049
n11896.in[0] (.names at (9,14))                                             0.000     3.049
| (primitive '.names' combinational delay)                                  0.180     3.228
n11896.out[0] (.names at (9,14))                                            0.000     3.228
| (intra 'clb' routing)                                                     0.040     3.268
| (OPIN:40435 side: (BOTTOM,) (9,14))                                       0.000     3.268
| (CHANX:152934 L4 length:4 (9,13)->(12,13))                                0.208     3.476
| (CHANY:181568 L4 length:4 (9,14)->(9,17))                                 0.208     3.684
| (IPIN:40548 side: (RIGHT,) (9,15))                                        0.130     3.814
| (intra 'clb' routing)                                                     0.075     3.889
n11894.in[3] (.names at (9,15))                                             0.000     3.889
| (primitive '.names' combinational delay)                                  0.180     4.068
n11894.out[0] (.names at (9,15))                                            0.000     4.068
| (intra 'clb' routing)                                                     0.040     4.108
| (OPIN:40590 side: (LEFT,) (9,15))                                         0.000     4.108
| (CHANY:180391 L4 length:4 (8,15)->(8,12))                                 0.208     4.316
| (CHANX:152797 L4 length:4 (8,13)->(5,13))                                 0.208     4.524
| (IPIN:31631 side: (BOTTOM,) (7,14))                                       0.130     4.654
| (intra 'clb' routing)                                                     0.075     4.729
n11901.in[3] (.names at (7,14))                                             0.000     4.729
| (primitive '.names' combinational delay)                                  0.180     4.908
n11901.out[0] (.names at (7,14))                                            0.000     4.908
| (intra 'clb' routing)                                                     0.040     4.948
| (OPIN:31684 side: (LEFT,) (7,14))                                         0.000     4.948
| (CHANY:178169 L4 length:4 (6,14)->(6,11))                                 0.208     5.156
| (CHANX:152866 L4 length:4 (7,13)->(10,13))                                0.208     5.364
| (CHANY:182658 L4 length:4 (10,14)->(10,17))                               0.208     5.572
| (IPIN:50214 side: (LEFT,) (11,15))                                        0.130     5.702
| (intra 'clb' routing)                                                     0.075     5.777
n11825.in[2] (.names at (11,15))                                            0.000     5.777
| (primitive '.names' combinational delay)                                  0.180     5.956
n11825.out[0] (.names at (11,15))                                           0.000     5.956
| (intra 'clb' routing)                                                     0.040     5.996
| (OPIN:50263 side: (TOP,) (11,15))                                         0.000     5.996
| (CHANX:155202 L4 length:4 (11,15)->(14,15))                               0.208     6.204
| (CHANY:183667 L4 length:4 (11,15)->(11,12))                               0.208     6.412
| (IPIN:50102 side: (RIGHT,) (11,14))                                       0.130     6.542
| (intra 'clb' routing)                                                     0.075     6.617
_n33288.in[2] (.names at (11,14))                                           0.000     6.617
| (primitive '.names' combinational delay)                                  0.153     6.770
_n33288.out[0] (.names at (11,14))                                          0.000     6.770
| (intra 'clb' routing)                                                     0.019     6.789
rows31[20][2].D[0] (.latch at (11,14))                                      0.000     6.789
data arrival time                                                                     6.789

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
rows31[20][2].clk[0] (.latch at (11,14))                                    0.000     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.019     0.024
data required time                                                                    0.024
-------------------------------------------------------------------------------------------
data required time                                                                    0.024
data arrival time                                                                    -6.789
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -6.765


#Path 76
Startpoint: S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13) clocked by clk)
Endpoint  : rows31[20][4].D[0] (.latch at (9,16) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
S2_op[0].S2_POOL.row1[1][7].clk[0] (.latch at (7,13))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                              0.060     0.103
S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                     0.040     0.143
| (OPIN:31525 side: (BOTTOM,) (7,13))                                       0.000     0.143
| (CHANX:151657 L4 length:4 (7,12)->(4,12))                                 0.208     0.351
| (IPIN:31453 side: (BOTTOM,) (7,13))                                       0.130     0.480
| (intra 'clb' routing)                                                     0.075     0.555
n11855.in[0] (.names at (7,13))                                             0.000     0.555
| (primitive '.names' combinational delay)                                  0.153     0.708
n11855.out[0] (.names at (7,13))                                            0.000     0.708
| (intra 'clb' routing)                                                     0.040     0.748
| (OPIN:31520 side: (RIGHT,) (7,13))                                        0.000     0.748
| (CHANY:179332 L4 length:4 (7,13)->(7,16))                                 0.208     0.956
| (CHANX:153994 L4 length:4 (8,14)->(11,14))                                0.208     1.164
| (IPIN:50089 side: (TOP,) (11,14))                                         0.130     1.294
| (intra 'clb' routing)                                                     0.075     1.369
n11849.in[5] (.names at (11,14))                                            0.000     1.369
| (primitive '.names' combinational delay)                                  0.180     1.548
n11849.out[0] (.names at (11,14))                                           0.000     1.548
| (intra 'clb' routing)                                                     0.040     1.588
| (OPIN:50143 side: (BOTTOM,) (11,14))                                      0.000     1.588
| (CHANX:152891 L4 length:4 (11,13)->(8,13))                                0.208     1.796
| (CHANY:181558 L4 length:4 (9,14)->(9,17))                                 0.208     2.004
| (IPIN:40674 side: (RIGHT,) (9,16))                                        0.130     2.134
| (intra 'clb' routing)                                                     0.075     2.209
n11848.in[0] (.names at (9,16))                                             0.000     2.209
| (primitive '.names' combinational delay)                                  0.180     2.388
n11848.out[0] (.names at (9,16))                                            0.000     2.388
| (intra 'clb' routing)                                                     0.040     2.428
| (OPIN:40709 side: (TOP,) (9,16))                                          0.000     2.428
| (CHANX:156137 L4 length:4 (9,16)->(6,16))                                 0.208     2.636
| (CHANY:180437 L4 length:4 (8,16)->(8,13))                                 0.208     2.844
| (IPIN:40364 side: (LEFT,) (9,14))                                         0.130     2.974
| (intra 'clb' routing)                                                     0.075     3.049
n11896.in[0] (.names at (9,14))                                             0.000     3.049
| (primitive '.names' combinational delay)                                  0.180     3.228
n11896.out[0] (.names at (9,14))                                            0.000     3.228
| (intra 'clb' routing)                                                     0.040     3.268
| (OPIN:40435 side: (BOTTOM,) (9,14))                                       0.000     3.268
| (CHANX:152934 L4 length:4 (9,13)->(12,13))                                0.208     3.476
| (CHANY:181568 L4 length:4 (9,14)->(9,17))                                 0.208     3.684
| (IPIN:40548 side: (RIGHT,) (9,15))                                        0.130     3.814
| (intra 'clb' routing)                                                     0.075     3.889
n11894.in[3] (.names at (9,15))                                             0.000     3.889
| (primitive '.names' combinational delay)                                  0.180     4.068
n11894.out[0] (.names at (9,15))                                            0.000     4.068
| (intra 'clb' routing)                                                     0.040     4.108
| (OPIN:40590 side: (LEFT,) (9,15))                                         0.000     4.108
| (CHANY:180391 L4 length:4 (8,15)->(8,12))                                 0.208     4.316
| (CHANX:152797 L4 length:4 (8,13)->(5,13))                                 0.208     4.524
| (IPIN:31631 side: (BOTTOM,) (7,14))                                       0.130     4.654
| (intra 'clb' routing)                                                     0.075     4.729
n11901.in[3] (.names at (7,14))                                             0.000     4.729
| (primitive '.names' combinational delay)                                  0.180     4.908
n11901.out[0] (.names at (7,14))                                            0.000     4.908
| (intra 'clb' routing)                                                     0.040     4.948
| (OPIN:31684 side: (LEFT,) (7,14))                                         0.000     4.948
| (CHANY:178169 L4 length:4 (6,14)->(6,11))                                 0.208     5.156
| (CHANX:152866 L4 length:4 (7,13)->(10,13))                                0.208     5.364
| (CHANY:182658 L4 length:4 (10,14)->(10,17))                               0.208     5.572
| (IPIN:50214 side: (LEFT,) (11,15))                                        0.130     5.702
| (intra 'clb' routing)                                                     0.075     5.777
n11825.in[2] (.names at (11,15))                                            0.000     5.777
| (primitive '.names' combinational delay)                                  0.180     5.956
n11825.out[0] (.names at (11,15))                                           0.000     5.956
| (intra 'clb' routing)                                                     0.040     5.996
| (OPIN:50263 side: (TOP,) (11,15))                                         0.000     5.996
| (CHANX:155097 L4 length:4 (11,15)->(8,15))                                0.208     6.204
| (IPIN:40655 side: (BOTTOM,) (9,16))                                       0.130     6.334
| (intra 'clb' routing)                                                     0.075     6.409
_n33278.in[2] (.names at (9,16))                                            0.000     6.409
| (primitive '.names' combinational delay)                                  0.153     6.562
_n33278.out[0] (.names at (9,16))                                           0.000     6.562
| (intra 'clb' routing)                                                     0.019     6.581
rows31[20][4].D[0] (.latch at (9,16))                                       0.000     6.581
data arrival time                                                                     6.581

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
rows31[20][4].clk[0] (.latch at (9,16))                                     0.000     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.019     0.024
data required time                                                                    0.024
-------------------------------------------------------------------------------------------
data required time                                                                    0.024
data arrival time                                                                    -6.581
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -6.557


#Path 77
Startpoint: S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13) clocked by clk)
Endpoint  : rows31[20][5].D[0] (.latch at (9,15) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
S2_op[0].S2_POOL.row1[1][7].clk[0] (.latch at (7,13))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                              0.060     0.103
S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                     0.040     0.143
| (OPIN:31525 side: (BOTTOM,) (7,13))                                       0.000     0.143
| (CHANX:151657 L4 length:4 (7,12)->(4,12))                                 0.208     0.351
| (IPIN:31453 side: (BOTTOM,) (7,13))                                       0.130     0.480
| (intra 'clb' routing)                                                     0.075     0.555
n11855.in[0] (.names at (7,13))                                             0.000     0.555
| (primitive '.names' combinational delay)                                  0.153     0.708
n11855.out[0] (.names at (7,13))                                            0.000     0.708
| (intra 'clb' routing)                                                     0.040     0.748
| (OPIN:31520 side: (RIGHT,) (7,13))                                        0.000     0.748
| (CHANY:179332 L4 length:4 (7,13)->(7,16))                                 0.208     0.956
| (CHANX:153994 L4 length:4 (8,14)->(11,14))                                0.208     1.164
| (IPIN:50089 side: (TOP,) (11,14))                                         0.130     1.294
| (intra 'clb' routing)                                                     0.075     1.369
n11849.in[5] (.names at (11,14))                                            0.000     1.369
| (primitive '.names' combinational delay)                                  0.180     1.548
n11849.out[0] (.names at (11,14))                                           0.000     1.548
| (intra 'clb' routing)                                                     0.040     1.588
| (OPIN:50143 side: (BOTTOM,) (11,14))                                      0.000     1.588
| (CHANX:152891 L4 length:4 (11,13)->(8,13))                                0.208     1.796
| (CHANY:181558 L4 length:4 (9,14)->(9,17))                                 0.208     2.004
| (IPIN:40674 side: (RIGHT,) (9,16))                                        0.130     2.134
| (intra 'clb' routing)                                                     0.075     2.209
n11848.in[0] (.names at (9,16))                                             0.000     2.209
| (primitive '.names' combinational delay)                                  0.180     2.388
n11848.out[0] (.names at (9,16))                                            0.000     2.388
| (intra 'clb' routing)                                                     0.040     2.428
| (OPIN:40709 side: (TOP,) (9,16))                                          0.000     2.428
| (CHANX:156137 L4 length:4 (9,16)->(6,16))                                 0.208     2.636
| (CHANY:180437 L4 length:4 (8,16)->(8,13))                                 0.208     2.844
| (IPIN:40364 side: (LEFT,) (9,14))                                         0.130     2.974
| (intra 'clb' routing)                                                     0.075     3.049
n11896.in[0] (.names at (9,14))                                             0.000     3.049
| (primitive '.names' combinational delay)                                  0.180     3.228
n11896.out[0] (.names at (9,14))                                            0.000     3.228
| (intra 'clb' routing)                                                     0.040     3.268
| (OPIN:40435 side: (BOTTOM,) (9,14))                                       0.000     3.268
| (CHANX:152934 L4 length:4 (9,13)->(12,13))                                0.208     3.476
| (CHANY:181568 L4 length:4 (9,14)->(9,17))                                 0.208     3.684
| (IPIN:40548 side: (RIGHT,) (9,15))                                        0.130     3.814
| (intra 'clb' routing)                                                     0.075     3.889
n11894.in[3] (.names at (9,15))                                             0.000     3.889
| (primitive '.names' combinational delay)                                  0.180     4.068
n11894.out[0] (.names at (9,15))                                            0.000     4.068
| (intra 'clb' routing)                                                     0.040     4.108
| (OPIN:40590 side: (LEFT,) (9,15))                                         0.000     4.108
| (CHANY:180391 L4 length:4 (8,15)->(8,12))                                 0.208     4.316
| (CHANX:152797 L4 length:4 (8,13)->(5,13))                                 0.208     4.524
| (IPIN:31631 side: (BOTTOM,) (7,14))                                       0.130     4.654
| (intra 'clb' routing)                                                     0.075     4.729
n11901.in[3] (.names at (7,14))                                             0.000     4.729
| (primitive '.names' combinational delay)                                  0.180     4.908
n11901.out[0] (.names at (7,14))                                            0.000     4.908
| (intra 'clb' routing)                                                     0.040     4.948
| (OPIN:31684 side: (LEFT,) (7,14))                                         0.000     4.948
| (CHANY:178169 L4 length:4 (6,14)->(6,11))                                 0.208     5.156
| (CHANX:152866 L4 length:4 (7,13)->(10,13))                                0.208     5.364
| (CHANY:182658 L4 length:4 (10,14)->(10,17))                               0.208     5.572
| (IPIN:50214 side: (LEFT,) (11,15))                                        0.130     5.702
| (intra 'clb' routing)                                                     0.075     5.777
n11825.in[2] (.names at (11,15))                                            0.000     5.777
| (primitive '.names' combinational delay)                                  0.180     5.956
n11825.out[0] (.names at (11,15))                                           0.000     5.956
| (intra 'clb' routing)                                                     0.040     5.996
| (OPIN:50263 side: (TOP,) (11,15))                                         0.000     5.996
| (CHANX:155101 L4 length:4 (11,15)->(8,15))                                0.208     6.204
| (IPIN:40539 side: (TOP,) (9,15))                                          0.130     6.334
| (intra 'clb' routing)                                                     0.075     6.409
_n33273.in[2] (.names at (9,15))                                            0.000     6.409
| (primitive '.names' combinational delay)                                  0.153     6.562
_n33273.out[0] (.names at (9,15))                                           0.000     6.562
| (intra 'clb' routing)                                                     0.019     6.581
rows31[20][5].D[0] (.latch at (9,15))                                       0.000     6.581
data arrival time                                                                     6.581

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
rows31[20][5].clk[0] (.latch at (9,15))                                     0.000     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.019     0.024
data required time                                                                    0.024
-------------------------------------------------------------------------------------------
data required time                                                                    0.024
data arrival time                                                                    -6.581
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -6.557


#Path 78
Startpoint: C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4) clocked by clk)
Endpoint  : rows34[20][0].D[0] (.latch at (17,5) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
C1_rb[3].C1_RB.rb[1][8].clk[0] (.latch at (17,4))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                          0.060     0.103
C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                 0.040     0.143
| (OPIN:76798 side: (RIGHT,) (17,4))                                    0.000     0.143
| (CHANY:189865 L4 length:4 (17,4)->(17,1))                             0.208     0.351
| (CHANX:142157 L4 length:4 (17,3)->(14,3))                             0.208     0.558
| (IPIN:67051 side: (BOTTOM,) (15,4))                                   0.130     0.688
| (intra 'clb' routing)                                                 0.075     0.763
n12104.in[0] (.names at (15,4))                                         0.000     0.763
| (primitive '.names' combinational delay)                              0.180     0.943
n12104.out[0] (.names at (15,4))                                        0.000     0.943
| (intra 'clb' routing)                                                 0.040     0.983
| (OPIN:67090 side: (RIGHT,) (15,4))                                    0.000     0.983
| (CHANY:187613 L4 length:4 (15,4)->(15,1))                             0.208     1.190
| (CHANX:142228 L4 length:4 (16,3)->(19,3))                             0.208     1.398
| (IPIN:76735 side: (BOTTOM,) (17,4))                                   0.130     1.528
| (intra 'clb' routing)                                                 0.075     1.603
n12102.in[1] (.names at (17,4))                                         0.000     1.603
| (primitive '.names' combinational delay)                              0.180     1.783
n12102.out[0] (.names at (17,4))                                        0.000     1.783
| (intra 'clb' routing)                                                 0.115     1.897
n12101.in[5] (.names at (17,4))                                         0.000     1.897
| (primitive '.names' combinational delay)                              0.180     2.077
n12101.out[0] (.names at (17,4))                                        0.000     2.077
| (intra 'clb' routing)                                                 0.040     2.117
| (OPIN:76762 side: (RIGHT,) (17,4))                                    0.000     2.117
| (CHANY:189986 L4 length:4 (17,4)->(17,7))                             0.208     2.325
| (CHANX:144504 L4 length:4 (18,5)->(21,5))                             0.208     2.532
| (IPIN:86575 side: (TOP,) (19,5))                                      0.130     2.662
| (intra 'clb' routing)                                                 0.075     2.737
n12100.in[1] (.names at (19,5))                                         0.000     2.737
| (primitive '.names' combinational delay)                              0.153     2.890
n12100.out[0] (.names at (19,5))                                        0.000     2.890
| (intra 'clb' routing)                                                 0.040     2.930
| (OPIN:86623 side: (TOP,) (19,5))                                      0.000     2.930
| (CHANX:144421 L4 length:4 (19,5)->(16,5))                             0.208     3.138
| (CHANY:189945 L4 length:4 (17,5)->(17,2))                             0.208     3.346
| (IPIN:76604 side: (RIGHT,) (17,3))                                    0.130     3.476
| (intra 'clb' routing)                                                 0.075     3.551
n12099.in[4] (.names at (17,3))                                         0.000     3.551
| (primitive '.names' combinational delay)                              0.180     3.730
n12099.out[0] (.names at (17,3))                                        0.000     3.730
| (intra 'clb' routing)                                                 0.040     3.770
| (OPIN:76645 side: (BOTTOM,) (17,3))                                   0.000     3.770
| (CHANX:141172 L4 length:4 (17,2)->(20,2))                             0.208     3.978
| (CHANY:191080 L4 length:4 (18,3)->(18,6))                             0.208     4.186
| (IPIN:86614 side: (LEFT,) (19,5))                                     0.130     4.316
| (intra 'clb' routing)                                                 0.075     4.391
n12098.in[4] (.names at (19,5))                                         0.000     4.391
| (primitive '.names' combinational delay)                              0.153     4.544
n12098.out[0] (.names at (19,5))                                        0.000     4.544
| (intra 'clb' routing)                                                 0.040     4.584
| (OPIN:86643 side: (TOP,) (19,5))                                      0.000     4.584
| (CHANX:144427 L4 length:4 (19,5)->(16,5))                             0.208     4.792
| (CHANX:144295 L4 length:4 (15,5)->(12,5))                             0.208     5.000
| (CHANY:186629 L4 length:4 (14,5)->(14,2))                             0.208     5.208
| (IPIN:67020 side: (LEFT,) (15,4))                                     0.130     5.338
| (intra 'clb' routing)                                                 0.075     5.412
n12154.in[0] (.names at (15,4))                                         0.000     5.412
| (primitive '.names' combinational delay)                              0.153     5.566
n12154.out[0] (.names at (15,4))                                        0.000     5.566
| (intra 'clb' routing)                                                 0.040     5.605
| (OPIN:67095 side: (BOTTOM,) (15,4))                                   0.000     5.605
| (CHANX:142212 L4 length:4 (15,3)->(18,3))                             0.208     5.813
| (CHANY:189992 L4 length:4 (17,4)->(17,7))                             0.208     6.021
| (IPIN:76868 side: (RIGHT,) (17,5))                                    0.130     6.151
| (intra 'clb' routing)                                                 0.075     6.226
_n33964.in[5] (.names at (17,5))                                        0.000     6.226
| (primitive '.names' combinational delay)                              0.180     6.406
_n33964.out[0] (.names at (17,5))                                       0.000     6.406
| (intra 'clb' routing)                                                 0.019     6.425
rows34[20][0].D[0] (.latch at (17,5))                                   0.000     6.425
data arrival time                                                                 6.425

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
rows34[20][0].clk[0] (.latch at (17,5))                                 0.000     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.019     0.024
data required time                                                                0.024
---------------------------------------------------------------------------------------
data required time                                                                0.024
data arrival time                                                                -6.425
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -6.401


#Path 79
Startpoint: S2_op[4].S2_POOL.row1[1][9].Q[0] (.latch at (13,6) clocked by clk)
Endpoint  : rows35[20][1].D[0] (.latch at (15,10) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
S2_op[4].S2_POOL.row1[1][9].clk[0] (.latch at (13,6))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                              0.060     0.103
S2_op[4].S2_POOL.row1[1][9].Q[0] (.latch at (13,6)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                     0.040     0.143
| (OPIN:58625 side: (TOP,) (13,6))                                          0.000     0.143
| (CHANX:145307 L4 length:4 (13,6)->(10,6))                                 0.208     0.351
| (CHANY:184479 L4 length:4 (12,6)->(12,3))                                 0.208     0.558
| (IPIN:58422 side: (LEFT,) (13,5))                                         0.130     0.688
| (intra 'clb' routing)                                                     0.075     0.763
n12208.in[1] (.names at (13,5))                                             0.000     0.763
| (primitive '.names' combinational delay)                                  0.180     0.943
n12208.out[0] (.names at (13,5))                                            0.000     0.943
| (intra 'clb' routing)                                                     0.040     0.983
| (OPIN:58493 side: (BOTTOM,) (13,5))                                       0.000     0.983
| (CHANX:143131 L4 length:4 (13,4)->(10,4))                                 0.208     1.190
| (CHANY:184550 L4 length:4 (12,5)->(12,8))                                 0.208     1.398
| (IPIN:58580 side: (LEFT,) (13,6))                                         0.130     1.528
| (intra 'clb' routing)                                                     0.075     1.603
n12205.in[4] (.names at (13,6))                                             0.000     1.603
| (primitive '.names' combinational delay)                                  0.180     1.783
n12205.out[0] (.names at (13,6))                                            0.000     1.783
| (intra 'clb' routing)                                                     0.040     1.823
| (OPIN:58646 side: (RIGHT,) (13,6))                                        0.000     1.823
| (CHANY:185672 L4 length:4 (13,6)->(13,9))                                 0.208     2.030
| (CHANX:148714 L4 length:4 (14,9)->(17,9))                                 0.208     2.238
| (CHANY:188020 L4 length:4 (15,10)->(15,13))                               0.208     2.446
| (IPIN:67934 side: (RIGHT,) (15,10))                                       0.130     2.576
| (intra 'clb' routing)                                                     0.075     2.651
n12204.in[5] (.names at (15,10))                                            0.000     2.651
| (primitive '.names' combinational delay)                                  0.180     2.831
n12204.out[0] (.names at (15,10))                                           0.000     2.831
| (intra 'clb' routing)                                                     0.040     2.870
| (OPIN:67964 side: (LEFT,) (15,10))                                        0.000     2.870
| (CHANY:186813 L4 length:4 (14,10)->(14,7))                                0.208     3.078
| (CHANX:147519 L4 length:4 (14,8)->(11,8))                                 0.208     3.286
| (IPIN:59025 side: (BOTTOM,) (13,9))                                       0.130     3.416
| (intra 'clb' routing)                                                     0.075     3.491
n12247.in[2] (.names at (13,9))                                             0.000     3.491
| (primitive '.names' combinational delay)                                  0.153     3.644
n12247.out[0] (.names at (13,9))                                            0.000     3.644
| (intra 'clb' routing)                                                     0.040     3.684
| (OPIN:59060 side: (RIGHT,) (13,9))                                        0.000     3.684
| (CHANY:185651 L4 length:4 (13,9)->(13,6))                                 0.208     3.892
| (CHANX:147640 L4 length:4 (14,8)->(17,8))                                 0.208     4.100
| (IPIN:67761 side: (BOTTOM,) (15,9))                                       0.130     4.230
| (intra 'clb' routing)                                                     0.075     4.305
n12245.in[4] (.names at (15,9))                                             0.000     4.305
| (primitive '.names' combinational delay)                                  0.180     4.484
n12245.out[0] (.names at (15,9))                                            0.000     4.484
| (intra 'clb' routing)                                                     0.115     4.599
n12194.in[3] (.names at (15,9))                                             0.000     4.599
| (primitive '.names' combinational delay)                                  0.180     4.778
n12194.out[0] (.names at (15,9))                                            0.000     4.778
| (intra 'clb' routing)                                                     0.040     4.818
| (OPIN:67847 side: (TOP,) (15,9))                                          0.000     4.818
| (CHANX:148661 L4 length:4 (15,9)->(12,9))                                 0.208     5.026
| (CHANY:185675 L4 length:4 (13,9)->(13,6))                                 0.208     5.234
| (IPIN:58744 side: (RIGHT,) (13,7))                                        0.130     5.364
| (intra 'clb' routing)                                                     0.075     5.439
n12193.in[0] (.names at (13,7))                                             0.000     5.439
| (primitive '.names' combinational delay)                                  0.153     5.592
n12193.out[0] (.names at (13,7))                                            0.000     5.592
| (intra 'clb' routing)                                                     0.040     5.632
| (OPIN:58789 side: (BOTTOM,) (13,7))                                       0.000     5.632
| (CHANX:145398 L4 length:4 (13,6)->(16,6))                                 0.208     5.840
| (CHANY:186790 L4 length:4 (14,7)->(14,10))                                0.208     6.048
| (IPIN:67908 side: (LEFT,) (15,10))                                        0.130     6.178
| (intra 'clb' routing)                                                     0.075     6.252
_n34565.in[0] (.names at (15,10))                                           0.000     6.252
| (primitive '.names' combinational delay)                                  0.153     6.406
_n34565.out[0] (.names at (15,10))                                          0.000     6.406
| (intra 'clb' routing)                                                     0.019     6.424
rows35[20][1].D[0] (.latch at (15,10))                                      0.000     6.424
data arrival time                                                                     6.424

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
rows35[20][1].clk[0] (.latch at (15,10))                                    0.000     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.019     0.024
data required time                                                                    0.024
-------------------------------------------------------------------------------------------
data required time                                                                    0.024
data arrival time                                                                    -6.424
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -6.401


#Path 80
Startpoint: S2_op[4].S2_POOL.row1[1][9].Q[0] (.latch at (13,6) clocked by clk)
Endpoint  : rows35[20][2].D[0] (.latch at (15,9) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
S2_op[4].S2_POOL.row1[1][9].clk[0] (.latch at (13,6))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                              0.060     0.103
S2_op[4].S2_POOL.row1[1][9].Q[0] (.latch at (13,6)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                     0.040     0.143
| (OPIN:58625 side: (TOP,) (13,6))                                          0.000     0.143
| (CHANX:145307 L4 length:4 (13,6)->(10,6))                                 0.208     0.351
| (CHANY:184479 L4 length:4 (12,6)->(12,3))                                 0.208     0.558
| (IPIN:58422 side: (LEFT,) (13,5))                                         0.130     0.688
| (intra 'clb' routing)                                                     0.075     0.763
n12208.in[1] (.names at (13,5))                                             0.000     0.763
| (primitive '.names' combinational delay)                                  0.180     0.943
n12208.out[0] (.names at (13,5))                                            0.000     0.943
| (intra 'clb' routing)                                                     0.040     0.983
| (OPIN:58493 side: (BOTTOM,) (13,5))                                       0.000     0.983
| (CHANX:143131 L4 length:4 (13,4)->(10,4))                                 0.208     1.190
| (CHANY:184550 L4 length:4 (12,5)->(12,8))                                 0.208     1.398
| (IPIN:58580 side: (LEFT,) (13,6))                                         0.130     1.528
| (intra 'clb' routing)                                                     0.075     1.603
n12205.in[4] (.names at (13,6))                                             0.000     1.603
| (primitive '.names' combinational delay)                                  0.180     1.783
n12205.out[0] (.names at (13,6))                                            0.000     1.783
| (intra 'clb' routing)                                                     0.040     1.823
| (OPIN:58646 side: (RIGHT,) (13,6))                                        0.000     1.823
| (CHANY:185672 L4 length:4 (13,6)->(13,9))                                 0.208     2.030
| (CHANX:148714 L4 length:4 (14,9)->(17,9))                                 0.208     2.238
| (CHANY:188020 L4 length:4 (15,10)->(15,13))                               0.208     2.446
| (IPIN:67934 side: (RIGHT,) (15,10))                                       0.130     2.576
| (intra 'clb' routing)                                                     0.075     2.651
n12204.in[5] (.names at (15,10))                                            0.000     2.651
| (primitive '.names' combinational delay)                                  0.180     2.831
n12204.out[0] (.names at (15,10))                                           0.000     2.831
| (intra 'clb' routing)                                                     0.040     2.870
| (OPIN:67964 side: (LEFT,) (15,10))                                        0.000     2.870
| (CHANY:186813 L4 length:4 (14,10)->(14,7))                                0.208     3.078
| (CHANX:147519 L4 length:4 (14,8)->(11,8))                                 0.208     3.286
| (IPIN:59025 side: (BOTTOM,) (13,9))                                       0.130     3.416
| (intra 'clb' routing)                                                     0.075     3.491
n12247.in[2] (.names at (13,9))                                             0.000     3.491
| (primitive '.names' combinational delay)                                  0.153     3.644
n12247.out[0] (.names at (13,9))                                            0.000     3.644
| (intra 'clb' routing)                                                     0.040     3.684
| (OPIN:59060 side: (RIGHT,) (13,9))                                        0.000     3.684
| (CHANY:185651 L4 length:4 (13,9)->(13,6))                                 0.208     3.892
| (CHANX:147640 L4 length:4 (14,8)->(17,8))                                 0.208     4.100
| (IPIN:67761 side: (BOTTOM,) (15,9))                                       0.130     4.230
| (intra 'clb' routing)                                                     0.075     4.305
n12245.in[4] (.names at (15,9))                                             0.000     4.305
| (primitive '.names' combinational delay)                                  0.180     4.484
n12245.out[0] (.names at (15,9))                                            0.000     4.484
| (intra 'clb' routing)                                                     0.115     4.599
n12194.in[3] (.names at (15,9))                                             0.000     4.599
| (primitive '.names' combinational delay)                                  0.180     4.778
n12194.out[0] (.names at (15,9))                                            0.000     4.778
| (intra 'clb' routing)                                                     0.040     4.818
| (OPIN:67847 side: (TOP,) (15,9))                                          0.000     4.818
| (CHANX:148661 L4 length:4 (15,9)->(12,9))                                 0.208     5.026
| (CHANY:185675 L4 length:4 (13,9)->(13,6))                                 0.208     5.234
| (IPIN:58744 side: (RIGHT,) (13,7))                                        0.130     5.364
| (intra 'clb' routing)                                                     0.075     5.439
n12193.in[0] (.names at (13,7))                                             0.000     5.439
| (primitive '.names' combinational delay)                                  0.153     5.592
n12193.out[0] (.names at (13,7))                                            0.000     5.592
| (intra 'clb' routing)                                                     0.040     5.632
| (OPIN:58789 side: (BOTTOM,) (13,7))                                       0.000     5.632
| (CHANX:145402 L4 length:4 (13,6)->(16,6))                                 0.208     5.840
| (CHANY:186804 L4 length:4 (14,7)->(14,10))                                0.208     6.048
| (IPIN:67762 side: (LEFT,) (15,9))                                         0.130     6.178
| (intra 'clb' routing)                                                     0.075     6.252
_n34560.in[0] (.names at (15,9))                                            0.000     6.252
| (primitive '.names' combinational delay)                                  0.153     6.406
_n34560.out[0] (.names at (15,9))                                           0.000     6.406
| (intra 'clb' routing)                                                     0.019     6.424
rows35[20][2].D[0] (.latch at (15,9))                                       0.000     6.424
data arrival time                                                                     6.424

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
rows35[20][2].clk[0] (.latch at (15,9))                                     0.000     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.019     0.024
data required time                                                                    0.024
-------------------------------------------------------------------------------------------
data required time                                                                    0.024
data arrival time                                                                    -6.424
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -6.401


#Path 81
Startpoint: S2_op[4].S2_POOL.row1[1][9].Q[0] (.latch at (13,6) clocked by clk)
Endpoint  : rows35[20][3].D[0] (.latch at (15,8) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
S2_op[4].S2_POOL.row1[1][9].clk[0] (.latch at (13,6))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                              0.060     0.103
S2_op[4].S2_POOL.row1[1][9].Q[0] (.latch at (13,6)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                     0.040     0.143
| (OPIN:58625 side: (TOP,) (13,6))                                          0.000     0.143
| (CHANX:145307 L4 length:4 (13,6)->(10,6))                                 0.208     0.351
| (CHANY:184479 L4 length:4 (12,6)->(12,3))                                 0.208     0.558
| (IPIN:58422 side: (LEFT,) (13,5))                                         0.130     0.688
| (intra 'clb' routing)                                                     0.075     0.763
n12208.in[1] (.names at (13,5))                                             0.000     0.763
| (primitive '.names' combinational delay)                                  0.180     0.943
n12208.out[0] (.names at (13,5))                                            0.000     0.943
| (intra 'clb' routing)                                                     0.040     0.983
| (OPIN:58493 side: (BOTTOM,) (13,5))                                       0.000     0.983
| (CHANX:143131 L4 length:4 (13,4)->(10,4))                                 0.208     1.190
| (CHANY:184550 L4 length:4 (12,5)->(12,8))                                 0.208     1.398
| (IPIN:58580 side: (LEFT,) (13,6))                                         0.130     1.528
| (intra 'clb' routing)                                                     0.075     1.603
n12205.in[4] (.names at (13,6))                                             0.000     1.603
| (primitive '.names' combinational delay)                                  0.180     1.783
n12205.out[0] (.names at (13,6))                                            0.000     1.783
| (intra 'clb' routing)                                                     0.040     1.823
| (OPIN:58646 side: (RIGHT,) (13,6))                                        0.000     1.823
| (CHANY:185672 L4 length:4 (13,6)->(13,9))                                 0.208     2.030
| (CHANX:148714 L4 length:4 (14,9)->(17,9))                                 0.208     2.238
| (CHANY:188020 L4 length:4 (15,10)->(15,13))                               0.208     2.446
| (IPIN:67934 side: (RIGHT,) (15,10))                                       0.130     2.576
| (intra 'clb' routing)                                                     0.075     2.651
n12204.in[5] (.names at (15,10))                                            0.000     2.651
| (primitive '.names' combinational delay)                                  0.180     2.831
n12204.out[0] (.names at (15,10))                                           0.000     2.831
| (intra 'clb' routing)                                                     0.040     2.870
| (OPIN:67964 side: (LEFT,) (15,10))                                        0.000     2.870
| (CHANY:186813 L4 length:4 (14,10)->(14,7))                                0.208     3.078
| (CHANX:147519 L4 length:4 (14,8)->(11,8))                                 0.208     3.286
| (IPIN:59025 side: (BOTTOM,) (13,9))                                       0.130     3.416
| (intra 'clb' routing)                                                     0.075     3.491
n12247.in[2] (.names at (13,9))                                             0.000     3.491
| (primitive '.names' combinational delay)                                  0.153     3.644
n12247.out[0] (.names at (13,9))                                            0.000     3.644
| (intra 'clb' routing)                                                     0.040     3.684
| (OPIN:59060 side: (RIGHT,) (13,9))                                        0.000     3.684
| (CHANY:185651 L4 length:4 (13,9)->(13,6))                                 0.208     3.892
| (CHANX:147640 L4 length:4 (14,8)->(17,8))                                 0.208     4.100
| (IPIN:67761 side: (BOTTOM,) (15,9))                                       0.130     4.230
| (intra 'clb' routing)                                                     0.075     4.305
n12245.in[4] (.names at (15,9))                                             0.000     4.305
| (primitive '.names' combinational delay)                                  0.180     4.484
n12245.out[0] (.names at (15,9))                                            0.000     4.484
| (intra 'clb' routing)                                                     0.115     4.599
n12194.in[3] (.names at (15,9))                                             0.000     4.599
| (primitive '.names' combinational delay)                                  0.180     4.778
n12194.out[0] (.names at (15,9))                                            0.000     4.778
| (intra 'clb' routing)                                                     0.040     4.818
| (OPIN:67847 side: (TOP,) (15,9))                                          0.000     4.818
| (CHANX:148661 L4 length:4 (15,9)->(12,9))                                 0.208     5.026
| (CHANY:185675 L4 length:4 (13,9)->(13,6))                                 0.208     5.234
| (IPIN:58744 side: (RIGHT,) (13,7))                                        0.130     5.364
| (intra 'clb' routing)                                                     0.075     5.439
n12193.in[0] (.names at (13,7))                                             0.000     5.439
| (primitive '.names' combinational delay)                                  0.153     5.592
n12193.out[0] (.names at (13,7))                                            0.000     5.592
| (intra 'clb' routing)                                                     0.040     5.632
| (OPIN:58789 side: (BOTTOM,) (13,7))                                       0.000     5.632
| (CHANX:145398 L4 length:4 (13,6)->(16,6))                                 0.208     5.840
| (CHANY:186790 L4 length:4 (14,7)->(14,10))                                0.208     6.048
| (IPIN:67632 side: (LEFT,) (15,8))                                         0.130     6.178
| (intra 'clb' routing)                                                     0.075     6.252
_n34555.in[0] (.names at (15,8))                                            0.000     6.252
| (primitive '.names' combinational delay)                                  0.153     6.406
_n34555.out[0] (.names at (15,8))                                           0.000     6.406
| (intra 'clb' routing)                                                     0.019     6.424
rows35[20][3].D[0] (.latch at (15,8))                                       0.000     6.424
data arrival time                                                                     6.424

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
rows35[20][3].clk[0] (.latch at (15,8))                                     0.000     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.019     0.024
data required time                                                                    0.024
-------------------------------------------------------------------------------------------
data required time                                                                    0.024
data arrival time                                                                    -6.424
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -6.401


#Path 82
Startpoint: S2_op[4].S2_POOL.row1[1][9].Q[0] (.latch at (13,6) clocked by clk)
Endpoint  : rows35[20][4].D[0] (.latch at (15,8) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
S2_op[4].S2_POOL.row1[1][9].clk[0] (.latch at (13,6))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                              0.060     0.103
S2_op[4].S2_POOL.row1[1][9].Q[0] (.latch at (13,6)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                     0.040     0.143
| (OPIN:58625 side: (TOP,) (13,6))                                          0.000     0.143
| (CHANX:145307 L4 length:4 (13,6)->(10,6))                                 0.208     0.351
| (CHANY:184479 L4 length:4 (12,6)->(12,3))                                 0.208     0.558
| (IPIN:58422 side: (LEFT,) (13,5))                                         0.130     0.688
| (intra 'clb' routing)                                                     0.075     0.763
n12208.in[1] (.names at (13,5))                                             0.000     0.763
| (primitive '.names' combinational delay)                                  0.180     0.943
n12208.out[0] (.names at (13,5))                                            0.000     0.943
| (intra 'clb' routing)                                                     0.040     0.983
| (OPIN:58493 side: (BOTTOM,) (13,5))                                       0.000     0.983
| (CHANX:143131 L4 length:4 (13,4)->(10,4))                                 0.208     1.190
| (CHANY:184550 L4 length:4 (12,5)->(12,8))                                 0.208     1.398
| (IPIN:58580 side: (LEFT,) (13,6))                                         0.130     1.528
| (intra 'clb' routing)                                                     0.075     1.603
n12205.in[4] (.names at (13,6))                                             0.000     1.603
| (primitive '.names' combinational delay)                                  0.180     1.783
n12205.out[0] (.names at (13,6))                                            0.000     1.783
| (intra 'clb' routing)                                                     0.040     1.823
| (OPIN:58646 side: (RIGHT,) (13,6))                                        0.000     1.823
| (CHANY:185672 L4 length:4 (13,6)->(13,9))                                 0.208     2.030
| (CHANX:148714 L4 length:4 (14,9)->(17,9))                                 0.208     2.238
| (CHANY:188020 L4 length:4 (15,10)->(15,13))                               0.208     2.446
| (IPIN:67934 side: (RIGHT,) (15,10))                                       0.130     2.576
| (intra 'clb' routing)                                                     0.075     2.651
n12204.in[5] (.names at (15,10))                                            0.000     2.651
| (primitive '.names' combinational delay)                                  0.180     2.831
n12204.out[0] (.names at (15,10))                                           0.000     2.831
| (intra 'clb' routing)                                                     0.040     2.870
| (OPIN:67964 side: (LEFT,) (15,10))                                        0.000     2.870
| (CHANY:186813 L4 length:4 (14,10)->(14,7))                                0.208     3.078
| (CHANX:147519 L4 length:4 (14,8)->(11,8))                                 0.208     3.286
| (IPIN:59025 side: (BOTTOM,) (13,9))                                       0.130     3.416
| (intra 'clb' routing)                                                     0.075     3.491
n12247.in[2] (.names at (13,9))                                             0.000     3.491
| (primitive '.names' combinational delay)                                  0.153     3.644
n12247.out[0] (.names at (13,9))                                            0.000     3.644
| (intra 'clb' routing)                                                     0.040     3.684
| (OPIN:59060 side: (RIGHT,) (13,9))                                        0.000     3.684
| (CHANY:185651 L4 length:4 (13,9)->(13,6))                                 0.208     3.892
| (CHANX:147640 L4 length:4 (14,8)->(17,8))                                 0.208     4.100
| (IPIN:67761 side: (BOTTOM,) (15,9))                                       0.130     4.230
| (intra 'clb' routing)                                                     0.075     4.305
n12245.in[4] (.names at (15,9))                                             0.000     4.305
| (primitive '.names' combinational delay)                                  0.180     4.484
n12245.out[0] (.names at (15,9))                                            0.000     4.484
| (intra 'clb' routing)                                                     0.115     4.599
n12194.in[3] (.names at (15,9))                                             0.000     4.599
| (primitive '.names' combinational delay)                                  0.180     4.778
n12194.out[0] (.names at (15,9))                                            0.000     4.778
| (intra 'clb' routing)                                                     0.040     4.818
| (OPIN:67847 side: (TOP,) (15,9))                                          0.000     4.818
| (CHANX:148661 L4 length:4 (15,9)->(12,9))                                 0.208     5.026
| (CHANY:185675 L4 length:4 (13,9)->(13,6))                                 0.208     5.234
| (IPIN:58744 side: (RIGHT,) (13,7))                                        0.130     5.364
| (intra 'clb' routing)                                                     0.075     5.439
n12193.in[0] (.names at (13,7))                                             0.000     5.439
| (primitive '.names' combinational delay)                                  0.153     5.592
n12193.out[0] (.names at (13,7))                                            0.000     5.592
| (intra 'clb' routing)                                                     0.040     5.632
| (OPIN:58789 side: (BOTTOM,) (13,7))                                       0.000     5.632
| (CHANX:145398 L4 length:4 (13,6)->(16,6))                                 0.208     5.840
| (CHANY:186790 L4 length:4 (14,7)->(14,10))                                0.208     6.048
| (IPIN:67632 side: (LEFT,) (15,8))                                         0.130     6.178
| (intra 'clb' routing)                                                     0.075     6.252
_n34550.in[0] (.names at (15,8))                                            0.000     6.252
| (primitive '.names' combinational delay)                                  0.153     6.406
_n34550.out[0] (.names at (15,8))                                           0.000     6.406
| (intra 'clb' routing)                                                     0.019     6.424
rows35[20][4].D[0] (.latch at (15,8))                                       0.000     6.424
data arrival time                                                                     6.424

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
rows35[20][4].clk[0] (.latch at (15,8))                                     0.000     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.019     0.024
data required time                                                                    0.024
-------------------------------------------------------------------------------------------
data required time                                                                    0.024
data arrival time                                                                    -6.424
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -6.401


#Path 83
Startpoint: S2_op[4].S2_POOL.row1[1][9].Q[0] (.latch at (13,6) clocked by clk)
Endpoint  : rows35[20][5].D[0] (.latch at (13,9) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
S2_op[4].S2_POOL.row1[1][9].clk[0] (.latch at (13,6))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                              0.060     0.103
S2_op[4].S2_POOL.row1[1][9].Q[0] (.latch at (13,6)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                     0.040     0.143
| (OPIN:58625 side: (TOP,) (13,6))                                          0.000     0.143
| (CHANX:145307 L4 length:4 (13,6)->(10,6))                                 0.208     0.351
| (CHANY:184479 L4 length:4 (12,6)->(12,3))                                 0.208     0.558
| (IPIN:58422 side: (LEFT,) (13,5))                                         0.130     0.688
| (intra 'clb' routing)                                                     0.075     0.763
n12208.in[1] (.names at (13,5))                                             0.000     0.763
| (primitive '.names' combinational delay)                                  0.180     0.943
n12208.out[0] (.names at (13,5))                                            0.000     0.943
| (intra 'clb' routing)                                                     0.040     0.983
| (OPIN:58493 side: (BOTTOM,) (13,5))                                       0.000     0.983
| (CHANX:143131 L4 length:4 (13,4)->(10,4))                                 0.208     1.190
| (CHANY:184550 L4 length:4 (12,5)->(12,8))                                 0.208     1.398
| (IPIN:58580 side: (LEFT,) (13,6))                                         0.130     1.528
| (intra 'clb' routing)                                                     0.075     1.603
n12205.in[4] (.names at (13,6))                                             0.000     1.603
| (primitive '.names' combinational delay)                                  0.180     1.783
n12205.out[0] (.names at (13,6))                                            0.000     1.783
| (intra 'clb' routing)                                                     0.040     1.823
| (OPIN:58646 side: (RIGHT,) (13,6))                                        0.000     1.823
| (CHANY:185672 L4 length:4 (13,6)->(13,9))                                 0.208     2.030
| (CHANX:148714 L4 length:4 (14,9)->(17,9))                                 0.208     2.238
| (CHANY:188020 L4 length:4 (15,10)->(15,13))                               0.208     2.446
| (IPIN:67934 side: (RIGHT,) (15,10))                                       0.130     2.576
| (intra 'clb' routing)                                                     0.075     2.651
n12204.in[5] (.names at (15,10))                                            0.000     2.651
| (primitive '.names' combinational delay)                                  0.180     2.831
n12204.out[0] (.names at (15,10))                                           0.000     2.831
| (intra 'clb' routing)                                                     0.040     2.870
| (OPIN:67964 side: (LEFT,) (15,10))                                        0.000     2.870
| (CHANY:186813 L4 length:4 (14,10)->(14,7))                                0.208     3.078
| (CHANX:147519 L4 length:4 (14,8)->(11,8))                                 0.208     3.286
| (IPIN:59025 side: (BOTTOM,) (13,9))                                       0.130     3.416
| (intra 'clb' routing)                                                     0.075     3.491
n12247.in[2] (.names at (13,9))                                             0.000     3.491
| (primitive '.names' combinational delay)                                  0.153     3.644
n12247.out[0] (.names at (13,9))                                            0.000     3.644
| (intra 'clb' routing)                                                     0.040     3.684
| (OPIN:59060 side: (RIGHT,) (13,9))                                        0.000     3.684
| (CHANY:185651 L4 length:4 (13,9)->(13,6))                                 0.208     3.892
| (CHANX:147640 L4 length:4 (14,8)->(17,8))                                 0.208     4.100
| (IPIN:67761 side: (BOTTOM,) (15,9))                                       0.130     4.230
| (intra 'clb' routing)                                                     0.075     4.305
n12245.in[4] (.names at (15,9))                                             0.000     4.305
| (primitive '.names' combinational delay)                                  0.180     4.484
n12245.out[0] (.names at (15,9))                                            0.000     4.484
| (intra 'clb' routing)                                                     0.115     4.599
n12194.in[3] (.names at (15,9))                                             0.000     4.599
| (primitive '.names' combinational delay)                                  0.180     4.778
n12194.out[0] (.names at (15,9))                                            0.000     4.778
| (intra 'clb' routing)                                                     0.040     4.818
| (OPIN:67847 side: (TOP,) (15,9))                                          0.000     4.818
| (CHANX:148661 L4 length:4 (15,9)->(12,9))                                 0.208     5.026
| (CHANY:185675 L4 length:4 (13,9)->(13,6))                                 0.208     5.234
| (IPIN:58744 side: (RIGHT,) (13,7))                                        0.130     5.364
| (intra 'clb' routing)                                                     0.075     5.439
n12193.in[0] (.names at (13,7))                                             0.000     5.439
| (primitive '.names' combinational delay)                                  0.153     5.592
n12193.out[0] (.names at (13,7))                                            0.000     5.592
| (intra 'clb' routing)                                                     0.040     5.632
| (OPIN:58789 side: (BOTTOM,) (13,7))                                       0.000     5.632
| (CHANX:145402 L4 length:4 (13,6)->(16,6))                                 0.208     5.840
| (CHANY:185706 L4 length:4 (13,7)->(13,10))                                0.208     6.048
| (IPIN:59052 side: (RIGHT,) (13,9))                                        0.130     6.178
| (intra 'clb' routing)                                                     0.075     6.252
_n34545.in[0] (.names at (13,9))                                            0.000     6.252
| (primitive '.names' combinational delay)                                  0.153     6.406
_n34545.out[0] (.names at (13,9))                                           0.000     6.406
| (intra 'clb' routing)                                                     0.019     6.424
rows35[20][5].D[0] (.latch at (13,9))                                       0.000     6.424
data arrival time                                                                     6.424

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
rows35[20][5].clk[0] (.latch at (13,9))                                     0.000     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.019     0.024
data required time                                                                    0.024
-------------------------------------------------------------------------------------------
data required time                                                                    0.024
data arrival time                                                                    -6.424
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -6.401


#Path 84
Startpoint: C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4) clocked by clk)
Endpoint  : rows34[20][1].D[0] (.latch at (19,7) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
C1_rb[3].C1_RB.rb[1][8].clk[0] (.latch at (17,4))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                          0.060     0.103
C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                 0.040     0.143
| (OPIN:76798 side: (RIGHT,) (17,4))                                    0.000     0.143
| (CHANY:189865 L4 length:4 (17,4)->(17,1))                             0.208     0.351
| (CHANX:142157 L4 length:4 (17,3)->(14,3))                             0.208     0.558
| (IPIN:67051 side: (BOTTOM,) (15,4))                                   0.130     0.688
| (intra 'clb' routing)                                                 0.075     0.763
n12104.in[0] (.names at (15,4))                                         0.000     0.763
| (primitive '.names' combinational delay)                              0.180     0.943
n12104.out[0] (.names at (15,4))                                        0.000     0.943
| (intra 'clb' routing)                                                 0.040     0.983
| (OPIN:67090 side: (RIGHT,) (15,4))                                    0.000     0.983
| (CHANY:187613 L4 length:4 (15,4)->(15,1))                             0.208     1.190
| (CHANX:142228 L4 length:4 (16,3)->(19,3))                             0.208     1.398
| (IPIN:76735 side: (BOTTOM,) (17,4))                                   0.130     1.528
| (intra 'clb' routing)                                                 0.075     1.603
n12102.in[1] (.names at (17,4))                                         0.000     1.603
| (primitive '.names' combinational delay)                              0.180     1.783
n12102.out[0] (.names at (17,4))                                        0.000     1.783
| (intra 'clb' routing)                                                 0.115     1.897
n12101.in[5] (.names at (17,4))                                         0.000     1.897
| (primitive '.names' combinational delay)                              0.180     2.077
n12101.out[0] (.names at (17,4))                                        0.000     2.077
| (intra 'clb' routing)                                                 0.040     2.117
| (OPIN:76762 side: (RIGHT,) (17,4))                                    0.000     2.117
| (CHANY:189986 L4 length:4 (17,4)->(17,7))                             0.208     2.325
| (CHANX:144504 L4 length:4 (18,5)->(21,5))                             0.208     2.532
| (IPIN:86575 side: (TOP,) (19,5))                                      0.130     2.662
| (intra 'clb' routing)                                                 0.075     2.737
n12100.in[1] (.names at (19,5))                                         0.000     2.737
| (primitive '.names' combinational delay)                              0.153     2.890
n12100.out[0] (.names at (19,5))                                        0.000     2.890
| (intra 'clb' routing)                                                 0.040     2.930
| (OPIN:86623 side: (TOP,) (19,5))                                      0.000     2.930
| (CHANX:144421 L4 length:4 (19,5)->(16,5))                             0.208     3.138
| (CHANY:189945 L4 length:4 (17,5)->(17,2))                             0.208     3.346
| (IPIN:76604 side: (RIGHT,) (17,3))                                    0.130     3.476
| (intra 'clb' routing)                                                 0.075     3.551
n12099.in[4] (.names at (17,3))                                         0.000     3.551
| (primitive '.names' combinational delay)                              0.180     3.730
n12099.out[0] (.names at (17,3))                                        0.000     3.730
| (intra 'clb' routing)                                                 0.040     3.770
| (OPIN:76645 side: (BOTTOM,) (17,3))                                   0.000     3.770
| (CHANX:141172 L4 length:4 (17,2)->(20,2))                             0.208     3.978
| (CHANY:191080 L4 length:4 (18,3)->(18,6))                             0.208     4.186
| (IPIN:86614 side: (LEFT,) (19,5))                                     0.130     4.316
| (intra 'clb' routing)                                                 0.075     4.391
n12098.in[4] (.names at (19,5))                                         0.000     4.391
| (primitive '.names' combinational delay)                              0.153     4.544
n12098.out[0] (.names at (19,5))                                        0.000     4.544
| (intra 'clb' routing)                                                 0.040     4.584
| (OPIN:86643 side: (TOP,) (19,5))                                      0.000     4.584
| (CHANX:144427 L4 length:4 (19,5)->(16,5))                             0.208     4.792
| (CHANX:144295 L4 length:4 (15,5)->(12,5))                             0.208     5.000
| (CHANY:186629 L4 length:4 (14,5)->(14,2))                             0.208     5.208
| (IPIN:67020 side: (LEFT,) (15,4))                                     0.130     5.338
| (intra 'clb' routing)                                                 0.075     5.412
n12154.in[0] (.names at (15,4))                                         0.000     5.412
| (primitive '.names' combinational delay)                              0.153     5.566
n12154.out[0] (.names at (15,4))                                        0.000     5.566
| (intra 'clb' routing)                                                 0.040     5.605
| (OPIN:67095 side: (BOTTOM,) (15,4))                                   0.000     5.605
| (CHANX:142212 L4 length:4 (15,3)->(18,3))                             0.208     5.813
| (CHANY:191110 L4 length:4 (18,4)->(18,7))                             0.208     6.021
| (IPIN:86894 side: (LEFT,) (19,7))                                     0.130     6.151
| (intra 'clb' routing)                                                 0.075     6.226
_n33959.in[4] (.names at (19,7))                                        0.000     6.226
| (primitive '.names' combinational delay)                              0.153     6.379
_n33959.out[0] (.names at (19,7))                                       0.000     6.379
| (intra 'clb' routing)                                                 0.019     6.398
rows34[20][1].D[0] (.latch at (19,7))                                   0.000     6.398
data arrival time                                                                 6.398

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
rows34[20][1].clk[0] (.latch at (19,7))                                 0.000     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.019     0.024
data required time                                                                0.024
---------------------------------------------------------------------------------------
data required time                                                                0.024
data arrival time                                                                -6.398
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -6.375


#Path 85
Startpoint: C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4) clocked by clk)
Endpoint  : rows34[20][4].D[0] (.latch at (19,6) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
C1_rb[3].C1_RB.rb[1][8].clk[0] (.latch at (17,4))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                          0.060     0.103
C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                 0.040     0.143
| (OPIN:76798 side: (RIGHT,) (17,4))                                    0.000     0.143
| (CHANY:189865 L4 length:4 (17,4)->(17,1))                             0.208     0.351
| (CHANX:142157 L4 length:4 (17,3)->(14,3))                             0.208     0.558
| (IPIN:67051 side: (BOTTOM,) (15,4))                                   0.130     0.688
| (intra 'clb' routing)                                                 0.075     0.763
n12104.in[0] (.names at (15,4))                                         0.000     0.763
| (primitive '.names' combinational delay)                              0.180     0.943
n12104.out[0] (.names at (15,4))                                        0.000     0.943
| (intra 'clb' routing)                                                 0.040     0.983
| (OPIN:67090 side: (RIGHT,) (15,4))                                    0.000     0.983
| (CHANY:187613 L4 length:4 (15,4)->(15,1))                             0.208     1.190
| (CHANX:142228 L4 length:4 (16,3)->(19,3))                             0.208     1.398
| (IPIN:76735 side: (BOTTOM,) (17,4))                                   0.130     1.528
| (intra 'clb' routing)                                                 0.075     1.603
n12102.in[1] (.names at (17,4))                                         0.000     1.603
| (primitive '.names' combinational delay)                              0.180     1.783
n12102.out[0] (.names at (17,4))                                        0.000     1.783
| (intra 'clb' routing)                                                 0.115     1.897
n12101.in[5] (.names at (17,4))                                         0.000     1.897
| (primitive '.names' combinational delay)                              0.180     2.077
n12101.out[0] (.names at (17,4))                                        0.000     2.077
| (intra 'clb' routing)                                                 0.040     2.117
| (OPIN:76762 side: (RIGHT,) (17,4))                                    0.000     2.117
| (CHANY:189986 L4 length:4 (17,4)->(17,7))                             0.208     2.325
| (CHANX:144504 L4 length:4 (18,5)->(21,5))                             0.208     2.532
| (IPIN:86575 side: (TOP,) (19,5))                                      0.130     2.662
| (intra 'clb' routing)                                                 0.075     2.737
n12100.in[1] (.names at (19,5))                                         0.000     2.737
| (primitive '.names' combinational delay)                              0.153     2.890
n12100.out[0] (.names at (19,5))                                        0.000     2.890
| (intra 'clb' routing)                                                 0.040     2.930
| (OPIN:86623 side: (TOP,) (19,5))                                      0.000     2.930
| (CHANX:144421 L4 length:4 (19,5)->(16,5))                             0.208     3.138
| (CHANY:189945 L4 length:4 (17,5)->(17,2))                             0.208     3.346
| (IPIN:76604 side: (RIGHT,) (17,3))                                    0.130     3.476
| (intra 'clb' routing)                                                 0.075     3.551
n12099.in[4] (.names at (17,3))                                         0.000     3.551
| (primitive '.names' combinational delay)                              0.180     3.730
n12099.out[0] (.names at (17,3))                                        0.000     3.730
| (intra 'clb' routing)                                                 0.040     3.770
| (OPIN:76645 side: (BOTTOM,) (17,3))                                   0.000     3.770
| (CHANX:141172 L4 length:4 (17,2)->(20,2))                             0.208     3.978
| (CHANY:191080 L4 length:4 (18,3)->(18,6))                             0.208     4.186
| (IPIN:86614 side: (LEFT,) (19,5))                                     0.130     4.316
| (intra 'clb' routing)                                                 0.075     4.391
n12098.in[4] (.names at (19,5))                                         0.000     4.391
| (primitive '.names' combinational delay)                              0.153     4.544
n12098.out[0] (.names at (19,5))                                        0.000     4.544
| (intra 'clb' routing)                                                 0.040     4.584
| (OPIN:86643 side: (TOP,) (19,5))                                      0.000     4.584
| (CHANX:144427 L4 length:4 (19,5)->(16,5))                             0.208     4.792
| (CHANX:144295 L4 length:4 (15,5)->(12,5))                             0.208     5.000
| (CHANY:186629 L4 length:4 (14,5)->(14,2))                             0.208     5.208
| (IPIN:67020 side: (LEFT,) (15,4))                                     0.130     5.338
| (intra 'clb' routing)                                                 0.075     5.412
n12154.in[0] (.names at (15,4))                                         0.000     5.412
| (primitive '.names' combinational delay)                              0.153     5.566
n12154.out[0] (.names at (15,4))                                        0.000     5.566
| (intra 'clb' routing)                                                 0.040     5.605
| (OPIN:67095 side: (BOTTOM,) (15,4))                                   0.000     5.605
| (CHANX:142218 L4 length:4 (15,3)->(18,3))                             0.208     5.813
| (CHANY:191096 L4 length:4 (18,4)->(18,7))                             0.208     6.021
| (IPIN:86760 side: (LEFT,) (19,6))                                     0.130     6.151
| (intra 'clb' routing)                                                 0.075     6.226
_n33944.in[4] (.names at (19,6))                                        0.000     6.226
| (primitive '.names' combinational delay)                              0.153     6.379
_n33944.out[0] (.names at (19,6))                                       0.000     6.379
| (intra 'clb' routing)                                                 0.019     6.398
rows34[20][4].D[0] (.latch at (19,6))                                   0.000     6.398
data arrival time                                                                 6.398

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
rows34[20][4].clk[0] (.latch at (19,6))                                 0.000     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.019     0.024
data required time                                                                0.024
---------------------------------------------------------------------------------------
data required time                                                                0.024
data arrival time                                                                -6.398
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -6.375


#Path 86
Startpoint: C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4) clocked by clk)
Endpoint  : rows34[20][2].D[0] (.latch at (19,4) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
C1_rb[3].C1_RB.rb[1][8].clk[0] (.latch at (17,4))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                          0.060     0.103
C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                 0.040     0.143
| (OPIN:76798 side: (RIGHT,) (17,4))                                    0.000     0.143
| (CHANY:189865 L4 length:4 (17,4)->(17,1))                             0.208     0.351
| (CHANX:142157 L4 length:4 (17,3)->(14,3))                             0.208     0.558
| (IPIN:67051 side: (BOTTOM,) (15,4))                                   0.130     0.688
| (intra 'clb' routing)                                                 0.075     0.763
n12104.in[0] (.names at (15,4))                                         0.000     0.763
| (primitive '.names' combinational delay)                              0.180     0.943
n12104.out[0] (.names at (15,4))                                        0.000     0.943
| (intra 'clb' routing)                                                 0.040     0.983
| (OPIN:67090 side: (RIGHT,) (15,4))                                    0.000     0.983
| (CHANY:187613 L4 length:4 (15,4)->(15,1))                             0.208     1.190
| (CHANX:142228 L4 length:4 (16,3)->(19,3))                             0.208     1.398
| (IPIN:76735 side: (BOTTOM,) (17,4))                                   0.130     1.528
| (intra 'clb' routing)                                                 0.075     1.603
n12102.in[1] (.names at (17,4))                                         0.000     1.603
| (primitive '.names' combinational delay)                              0.180     1.783
n12102.out[0] (.names at (17,4))                                        0.000     1.783
| (intra 'clb' routing)                                                 0.115     1.897
n12101.in[5] (.names at (17,4))                                         0.000     1.897
| (primitive '.names' combinational delay)                              0.180     2.077
n12101.out[0] (.names at (17,4))                                        0.000     2.077
| (intra 'clb' routing)                                                 0.040     2.117
| (OPIN:76762 side: (RIGHT,) (17,4))                                    0.000     2.117
| (CHANY:189986 L4 length:4 (17,4)->(17,7))                             0.208     2.325
| (CHANX:144504 L4 length:4 (18,5)->(21,5))                             0.208     2.532
| (IPIN:86575 side: (TOP,) (19,5))                                      0.130     2.662
| (intra 'clb' routing)                                                 0.075     2.737
n12100.in[1] (.names at (19,5))                                         0.000     2.737
| (primitive '.names' combinational delay)                              0.153     2.890
n12100.out[0] (.names at (19,5))                                        0.000     2.890
| (intra 'clb' routing)                                                 0.040     2.930
| (OPIN:86623 side: (TOP,) (19,5))                                      0.000     2.930
| (CHANX:144421 L4 length:4 (19,5)->(16,5))                             0.208     3.138
| (CHANY:189945 L4 length:4 (17,5)->(17,2))                             0.208     3.346
| (IPIN:76604 side: (RIGHT,) (17,3))                                    0.130     3.476
| (intra 'clb' routing)                                                 0.075     3.551
n12099.in[4] (.names at (17,3))                                         0.000     3.551
| (primitive '.names' combinational delay)                              0.180     3.730
n12099.out[0] (.names at (17,3))                                        0.000     3.730
| (intra 'clb' routing)                                                 0.040     3.770
| (OPIN:76645 side: (BOTTOM,) (17,3))                                   0.000     3.770
| (CHANX:141172 L4 length:4 (17,2)->(20,2))                             0.208     3.978
| (CHANY:191080 L4 length:4 (18,3)->(18,6))                             0.208     4.186
| (IPIN:86614 side: (LEFT,) (19,5))                                     0.130     4.316
| (intra 'clb' routing)                                                 0.075     4.391
n12098.in[4] (.names at (19,5))                                         0.000     4.391
| (primitive '.names' combinational delay)                              0.153     4.544
n12098.out[0] (.names at (19,5))                                        0.000     4.544
| (intra 'clb' routing)                                                 0.040     4.584
| (OPIN:86643 side: (TOP,) (19,5))                                      0.000     4.584
| (CHANX:144427 L4 length:4 (19,5)->(16,5))                             0.208     4.792
| (CHANX:144295 L4 length:4 (15,5)->(12,5))                             0.208     5.000
| (CHANY:186629 L4 length:4 (14,5)->(14,2))                             0.208     5.208
| (IPIN:67020 side: (LEFT,) (15,4))                                     0.130     5.338
| (intra 'clb' routing)                                                 0.075     5.412
n12154.in[0] (.names at (15,4))                                         0.000     5.412
| (primitive '.names' combinational delay)                              0.153     5.566
n12154.out[0] (.names at (15,4))                                        0.000     5.566
| (intra 'clb' routing)                                                 0.040     5.605
| (OPIN:67095 side: (BOTTOM,) (15,4))                                   0.000     5.605
| (CHANX:142190 L4 length:4 (15,3)->(18,3))                             0.208     5.813
| (CHANX:142344 L4 length:4 (19,3)->(22,3))                             0.208     6.021
| (IPIN:86431 side: (BOTTOM,) (19,4))                                   0.130     6.151
| (intra 'clb' routing)                                                 0.075     6.226
_n33954.in[4] (.names at (19,4))                                        0.000     6.226
| (primitive '.names' combinational delay)                              0.153     6.379
_n33954.out[0] (.names at (19,4))                                       0.000     6.379
| (intra 'clb' routing)                                                 0.019     6.398
rows34[20][2].D[0] (.latch at (19,4))                                   0.000     6.398
data arrival time                                                                 6.398

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
rows34[20][2].clk[0] (.latch at (19,4))                                 0.000     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.019     0.024
data required time                                                                0.024
---------------------------------------------------------------------------------------
data required time                                                                0.024
data arrival time                                                                -6.398
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -6.375


#Path 87
Startpoint: C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4) clocked by clk)
Endpoint  : rows34[20][3].D[0] (.latch at (19,5) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
C1_rb[3].C1_RB.rb[1][8].clk[0] (.latch at (17,4))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                          0.060     0.103
C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                 0.040     0.143
| (OPIN:76798 side: (RIGHT,) (17,4))                                    0.000     0.143
| (CHANY:189865 L4 length:4 (17,4)->(17,1))                             0.208     0.351
| (CHANX:142157 L4 length:4 (17,3)->(14,3))                             0.208     0.558
| (IPIN:67051 side: (BOTTOM,) (15,4))                                   0.130     0.688
| (intra 'clb' routing)                                                 0.075     0.763
n12104.in[0] (.names at (15,4))                                         0.000     0.763
| (primitive '.names' combinational delay)                              0.180     0.943
n12104.out[0] (.names at (15,4))                                        0.000     0.943
| (intra 'clb' routing)                                                 0.040     0.983
| (OPIN:67090 side: (RIGHT,) (15,4))                                    0.000     0.983
| (CHANY:187613 L4 length:4 (15,4)->(15,1))                             0.208     1.190
| (CHANX:142228 L4 length:4 (16,3)->(19,3))                             0.208     1.398
| (IPIN:76735 side: (BOTTOM,) (17,4))                                   0.130     1.528
| (intra 'clb' routing)                                                 0.075     1.603
n12102.in[1] (.names at (17,4))                                         0.000     1.603
| (primitive '.names' combinational delay)                              0.180     1.783
n12102.out[0] (.names at (17,4))                                        0.000     1.783
| (intra 'clb' routing)                                                 0.115     1.897
n12101.in[5] (.names at (17,4))                                         0.000     1.897
| (primitive '.names' combinational delay)                              0.180     2.077
n12101.out[0] (.names at (17,4))                                        0.000     2.077
| (intra 'clb' routing)                                                 0.040     2.117
| (OPIN:76762 side: (RIGHT,) (17,4))                                    0.000     2.117
| (CHANY:189986 L4 length:4 (17,4)->(17,7))                             0.208     2.325
| (CHANX:144504 L4 length:4 (18,5)->(21,5))                             0.208     2.532
| (IPIN:86575 side: (TOP,) (19,5))                                      0.130     2.662
| (intra 'clb' routing)                                                 0.075     2.737
n12100.in[1] (.names at (19,5))                                         0.000     2.737
| (primitive '.names' combinational delay)                              0.153     2.890
n12100.out[0] (.names at (19,5))                                        0.000     2.890
| (intra 'clb' routing)                                                 0.040     2.930
| (OPIN:86623 side: (TOP,) (19,5))                                      0.000     2.930
| (CHANX:144421 L4 length:4 (19,5)->(16,5))                             0.208     3.138
| (CHANY:189945 L4 length:4 (17,5)->(17,2))                             0.208     3.346
| (IPIN:76604 side: (RIGHT,) (17,3))                                    0.130     3.476
| (intra 'clb' routing)                                                 0.075     3.551
n12099.in[4] (.names at (17,3))                                         0.000     3.551
| (primitive '.names' combinational delay)                              0.180     3.730
n12099.out[0] (.names at (17,3))                                        0.000     3.730
| (intra 'clb' routing)                                                 0.040     3.770
| (OPIN:76645 side: (BOTTOM,) (17,3))                                   0.000     3.770
| (CHANX:141172 L4 length:4 (17,2)->(20,2))                             0.208     3.978
| (CHANY:191080 L4 length:4 (18,3)->(18,6))                             0.208     4.186
| (IPIN:86614 side: (LEFT,) (19,5))                                     0.130     4.316
| (intra 'clb' routing)                                                 0.075     4.391
n12098.in[4] (.names at (19,5))                                         0.000     4.391
| (primitive '.names' combinational delay)                              0.153     4.544
n12098.out[0] (.names at (19,5))                                        0.000     4.544
| (intra 'clb' routing)                                                 0.040     4.584
| (OPIN:86643 side: (TOP,) (19,5))                                      0.000     4.584
| (CHANX:144427 L4 length:4 (19,5)->(16,5))                             0.208     4.792
| (CHANX:144295 L4 length:4 (15,5)->(12,5))                             0.208     5.000
| (CHANY:186629 L4 length:4 (14,5)->(14,2))                             0.208     5.208
| (IPIN:67020 side: (LEFT,) (15,4))                                     0.130     5.338
| (intra 'clb' routing)                                                 0.075     5.412
n12154.in[0] (.names at (15,4))                                         0.000     5.412
| (primitive '.names' combinational delay)                              0.153     5.566
n12154.out[0] (.names at (15,4))                                        0.000     5.566
| (intra 'clb' routing)                                                 0.040     5.605
| (OPIN:67095 side: (BOTTOM,) (15,4))                                   0.000     5.605
| (CHANX:142212 L4 length:4 (15,3)->(18,3))                             0.208     5.813
| (CHANY:191110 L4 length:4 (18,4)->(18,7))                             0.208     6.021
| (IPIN:86602 side: (LEFT,) (19,5))                                     0.130     6.151
| (intra 'clb' routing)                                                 0.075     6.226
_n33949.in[4] (.names at (19,5))                                        0.000     6.226
| (primitive '.names' combinational delay)                              0.153     6.379
_n33949.out[0] (.names at (19,5))                                       0.000     6.379
| (intra 'clb' routing)                                                 0.019     6.398
rows34[20][3].D[0] (.latch at (19,5))                                   0.000     6.398
data arrival time                                                                 6.398

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
rows34[20][3].clk[0] (.latch at (19,5))                                 0.000     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.019     0.024
data required time                                                                0.024
---------------------------------------------------------------------------------------
data required time                                                                0.024
data arrival time                                                                -6.398
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -6.375


#Path 88
Startpoint: C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4) clocked by clk)
Endpoint  : rows34[20][5].D[0] (.latch at (19,6) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
C1_rb[3].C1_RB.rb[1][8].clk[0] (.latch at (17,4))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                          0.060     0.103
C1_rb[3].C1_RB.rb[1][8].Q[0] (.latch at (17,4)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                 0.040     0.143
| (OPIN:76798 side: (RIGHT,) (17,4))                                    0.000     0.143
| (CHANY:189865 L4 length:4 (17,4)->(17,1))                             0.208     0.351
| (CHANX:142157 L4 length:4 (17,3)->(14,3))                             0.208     0.558
| (IPIN:67051 side: (BOTTOM,) (15,4))                                   0.130     0.688
| (intra 'clb' routing)                                                 0.075     0.763
n12104.in[0] (.names at (15,4))                                         0.000     0.763
| (primitive '.names' combinational delay)                              0.180     0.943
n12104.out[0] (.names at (15,4))                                        0.000     0.943
| (intra 'clb' routing)                                                 0.040     0.983
| (OPIN:67090 side: (RIGHT,) (15,4))                                    0.000     0.983
| (CHANY:187613 L4 length:4 (15,4)->(15,1))                             0.208     1.190
| (CHANX:142228 L4 length:4 (16,3)->(19,3))                             0.208     1.398
| (IPIN:76735 side: (BOTTOM,) (17,4))                                   0.130     1.528
| (intra 'clb' routing)                                                 0.075     1.603
n12102.in[1] (.names at (17,4))                                         0.000     1.603
| (primitive '.names' combinational delay)                              0.180     1.783
n12102.out[0] (.names at (17,4))                                        0.000     1.783
| (intra 'clb' routing)                                                 0.115     1.897
n12101.in[5] (.names at (17,4))                                         0.000     1.897
| (primitive '.names' combinational delay)                              0.180     2.077
n12101.out[0] (.names at (17,4))                                        0.000     2.077
| (intra 'clb' routing)                                                 0.040     2.117
| (OPIN:76762 side: (RIGHT,) (17,4))                                    0.000     2.117
| (CHANY:189986 L4 length:4 (17,4)->(17,7))                             0.208     2.325
| (CHANX:144504 L4 length:4 (18,5)->(21,5))                             0.208     2.532
| (IPIN:86575 side: (TOP,) (19,5))                                      0.130     2.662
| (intra 'clb' routing)                                                 0.075     2.737
n12100.in[1] (.names at (19,5))                                         0.000     2.737
| (primitive '.names' combinational delay)                              0.153     2.890
n12100.out[0] (.names at (19,5))                                        0.000     2.890
| (intra 'clb' routing)                                                 0.040     2.930
| (OPIN:86623 side: (TOP,) (19,5))                                      0.000     2.930
| (CHANX:144421 L4 length:4 (19,5)->(16,5))                             0.208     3.138
| (CHANY:189945 L4 length:4 (17,5)->(17,2))                             0.208     3.346
| (IPIN:76604 side: (RIGHT,) (17,3))                                    0.130     3.476
| (intra 'clb' routing)                                                 0.075     3.551
n12099.in[4] (.names at (17,3))                                         0.000     3.551
| (primitive '.names' combinational delay)                              0.180     3.730
n12099.out[0] (.names at (17,3))                                        0.000     3.730
| (intra 'clb' routing)                                                 0.040     3.770
| (OPIN:76645 side: (BOTTOM,) (17,3))                                   0.000     3.770
| (CHANX:141172 L4 length:4 (17,2)->(20,2))                             0.208     3.978
| (CHANY:191080 L4 length:4 (18,3)->(18,6))                             0.208     4.186
| (IPIN:86614 side: (LEFT,) (19,5))                                     0.130     4.316
| (intra 'clb' routing)                                                 0.075     4.391
n12098.in[4] (.names at (19,5))                                         0.000     4.391
| (primitive '.names' combinational delay)                              0.153     4.544
n12098.out[0] (.names at (19,5))                                        0.000     4.544
| (intra 'clb' routing)                                                 0.040     4.584
| (OPIN:86643 side: (TOP,) (19,5))                                      0.000     4.584
| (CHANX:144427 L4 length:4 (19,5)->(16,5))                             0.208     4.792
| (CHANX:144295 L4 length:4 (15,5)->(12,5))                             0.208     5.000
| (CHANY:186629 L4 length:4 (14,5)->(14,2))                             0.208     5.208
| (IPIN:67020 side: (LEFT,) (15,4))                                     0.130     5.338
| (intra 'clb' routing)                                                 0.075     5.412
n12154.in[0] (.names at (15,4))                                         0.000     5.412
| (primitive '.names' combinational delay)                              0.153     5.566
n12154.out[0] (.names at (15,4))                                        0.000     5.566
| (intra 'clb' routing)                                                 0.040     5.605
| (OPIN:67095 side: (BOTTOM,) (15,4))                                   0.000     5.605
| (CHANX:142218 L4 length:4 (15,3)->(18,3))                             0.208     5.813
| (CHANY:191096 L4 length:4 (18,4)->(18,7))                             0.208     6.021
| (IPIN:86760 side: (LEFT,) (19,6))                                     0.130     6.151
| (intra 'clb' routing)                                                 0.075     6.226
_n33939.in[4] (.names at (19,6))                                        0.000     6.226
| (primitive '.names' combinational delay)                              0.153     6.379
_n33939.out[0] (.names at (19,6))                                       0.000     6.379
| (intra 'clb' routing)                                                 0.019     6.398
rows34[20][5].D[0] (.latch at (19,6))                                   0.000     6.398
data arrival time                                                                 6.398

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.042     0.042
| (inter-block routing:global net)                                      0.000     0.042
| (intra 'clb' routing)                                                 0.000     0.042
rows34[20][5].clk[0] (.latch at (19,6))                                 0.000     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.019     0.024
data required time                                                                0.024
---------------------------------------------------------------------------------------
data required time                                                                0.024
data arrival time                                                                -6.398
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -6.375


#Path 89
Startpoint: S2_op[5].S2_POOL.row1[0][13].Q[0] (.latch at (9,17) clocked by clk)
Endpoint  : rows36[20][3].D[0] (.latch at (11,19) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                       0.042     0.042
| (inter-block routing:global net)                                           0.000     0.042
| (intra 'clb' routing)                                                      0.000     0.042
S2_op[5].S2_POOL.row1[0][13].clk[0] (.latch at (9,17))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                               0.060     0.103
S2_op[5].S2_POOL.row1[0][13].Q[0] (.latch at (9,17)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                      0.040     0.143
| (OPIN:40873 side: (BOTTOM,) (9,17))                                        0.000     0.143
| (CHANX:156218 L4 length:4 (9,16)->(12,16))                                 0.208     0.351
| (CHANY:181672 L4 length:4 (9,17)->(9,20))                                  0.208     0.558
| (IPIN:41270 side: (RIGHT,) (9,20))                                         0.130     0.688
| (intra 'clb' routing)                                                      0.075     0.763
n12302.in[2] (.names at (9,20))                                              0.000     0.763
| (primitive '.names' combinational delay)                                   0.180     0.943
n12302.out[0] (.names at (9,20))                                             0.000     0.943
| (intra 'clb' routing)                                                      0.040     0.983
| (OPIN:41335 side: (BOTTOM,) (9,20))                                        0.000     0.983
| (CHANX:159409 L4 length:4 (9,19)->(6,19))                                  0.208     1.190
| (IPIN:41103 side: (TOP,) (9,19))                                           0.130     1.320
| (intra 'clb' routing)                                                      0.075     1.395
n12301.in[4] (.names at (9,19))                                             -0.000     1.395
| (primitive '.names' combinational delay)                                   0.180     1.575
n12301.out[0] (.names at (9,19))                                             0.000     1.575
| (intra 'clb' routing)                                                      0.040     1.615
| (OPIN:41190 side: (LEFT,) (9,19))                                          0.000     1.615
| (CHANY:180632 L4 length:4 (8,19)->(8,22))                                  0.208     1.823
| (CHANX:160632 L4 length:4 (9,20)->(12,20))                                 0.208     2.030
| (IPIN:50989 side: (TOP,) (11,20))                                          0.130     2.160
| (intra 'clb' routing)                                                      0.075     2.235
n12299.in[1] (.names at (11,20))                                             0.000     2.235
| (primitive '.names' combinational delay)                                   0.153     2.388
n12299.out[0] (.names at (11,20))                                            0.000     2.388
| (intra 'clb' routing)                                                      0.040     2.428
| (OPIN:51030 side: (RIGHT,) (11,20))                                        0.000     2.428
| (CHANY:183855 L4 length:4 (11,20)->(11,17))                                0.208     2.636
| (CHANX:158405 L4 length:4 (11,18)->(8,18))                                 0.208     2.844
| (CHANY:180654 L4 length:4 (8,19)->(8,22))                                  0.208     3.052
| (IPIN:41110 side: (LEFT,) (9,19))                                          0.130     3.182
| (intra 'clb' routing)                                                      0.075     3.257
n12291.in[2] (.names at (9,19))                                              0.000     3.257
| (primitive '.names' combinational delay)                                   0.153     3.410
n12291.out[0] (.names at (9,19))                                             0.000     3.410
| (intra 'clb' routing)                                                      0.040     3.450
| (OPIN:41167 side: (TOP,) (9,19))                                           0.000     3.450
| (CHANX:159423 L4 length:4 (9,19)->(6,19))                                  0.208     3.658
| (IPIN:41267 side: (BOTTOM,) (9,20))                                        0.130     3.788
| (intra 'clb' routing)                                                      0.075     3.862
n12367.in[4] (.names at (9,20))                                              0.000     3.862
| (primitive '.names' combinational delay)                                   0.180     4.042
n12367.out[0] (.names at (9,20))                                             0.000     4.042
| (intra 'clb' routing)                                                      0.040     4.082
| (OPIN:41333 side: (TOP,) (9,20))                                           0.000     4.082
| (CHANX:160634 L4 length:4 (9,20)->(12,20))                                 0.208     4.290
| (IPIN:41417 side: (BOTTOM,) (9,21))                                        0.130     4.420
| (intra 'clb' routing)                                                      0.075     4.494
n12357.in[2] (.names at (9,21))                                              0.000     4.494
| (primitive '.names' combinational delay)                                   0.153     4.648
n12357.out[0] (.names at (9,21))                                             0.000     4.648
| (intra 'clb' routing)                                                      0.040     4.688
| (OPIN:41482 side: (LEFT,) (9,21))                                          0.000     4.688
| (CHANY:180601 L4 length:4 (8,21)->(8,18))                                  0.208     4.895
| (CHANY:180467 L4 length:4 (8,17)->(8,14))                                  0.208     5.103
| (IPIN:40818 side: (LEFT,) (9,17))                                          0.130     5.233
| (intra 'clb' routing)                                                      0.075     5.308
n12288.in[2] (.names at (9,17))                                              0.000     5.308
| (primitive '.names' combinational delay)                                   0.180     5.488
n12288.out[0] (.names at (9,17))                                             0.000     5.488
| (intra 'clb' routing)                                                      0.040     5.528
| (OPIN:40857 side: (BOTTOM,) (9,17))                                        0.000     5.528
| (CHANX:156228 L4 length:4 (9,16)->(12,16))                                 0.208     5.735
| (CHANY:182766 L4 length:4 (10,17)->(10,20))                                0.208     5.943
| (IPIN:50818 side: (LEFT,) (11,19))                                         0.130     6.073
| (intra 'clb' routing)                                                      0.075     6.148
_n35161.in[2] (.names at (11,19))                                            0.000     6.148
| (primitive '.names' combinational delay)                                   0.153     6.301
_n35161.out[0] (.names at (11,19))                                           0.000     6.301
| (intra 'clb' routing)                                                      0.019     6.320
rows36[20][3].D[0] (.latch at (11,19))                                       0.000     6.320
data arrival time                                                                      6.320

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                       0.042     0.042
| (inter-block routing:global net)                                           0.000     0.042
| (intra 'clb' routing)                                                      0.000     0.042
rows36[20][3].clk[0] (.latch at (11,19))                                     0.000     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.019     0.024
data required time                                                                     0.024
--------------------------------------------------------------------------------------------
data required time                                                                     0.024
data arrival time                                                                     -6.320
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -6.297


#Path 90
Startpoint: S2_op[5].S2_POOL.row1[0][13].Q[0] (.latch at (9,17) clocked by clk)
Endpoint  : rows36[20][0].D[0] (.latch at (13,20) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                       0.042     0.042
| (inter-block routing:global net)                                           0.000     0.042
| (intra 'clb' routing)                                                      0.000     0.042
S2_op[5].S2_POOL.row1[0][13].clk[0] (.latch at (9,17))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                               0.060     0.103
S2_op[5].S2_POOL.row1[0][13].Q[0] (.latch at (9,17)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                      0.040     0.143
| (OPIN:40873 side: (BOTTOM,) (9,17))                                        0.000     0.143
| (CHANX:156218 L4 length:4 (9,16)->(12,16))                                 0.208     0.351
| (CHANY:181672 L4 length:4 (9,17)->(9,20))                                  0.208     0.558
| (IPIN:41270 side: (RIGHT,) (9,20))                                         0.130     0.688
| (intra 'clb' routing)                                                      0.075     0.763
n12302.in[2] (.names at (9,20))                                              0.000     0.763
| (primitive '.names' combinational delay)                                   0.180     0.943
n12302.out[0] (.names at (9,20))                                             0.000     0.943
| (intra 'clb' routing)                                                      0.040     0.983
| (OPIN:41335 side: (BOTTOM,) (9,20))                                        0.000     0.983
| (CHANX:159409 L4 length:4 (9,19)->(6,19))                                  0.208     1.190
| (IPIN:41103 side: (TOP,) (9,19))                                           0.130     1.320
| (intra 'clb' routing)                                                      0.075     1.395
n12301.in[4] (.names at (9,19))                                             -0.000     1.395
| (primitive '.names' combinational delay)                                   0.180     1.575
n12301.out[0] (.names at (9,19))                                             0.000     1.575
| (intra 'clb' routing)                                                      0.040     1.615
| (OPIN:41190 side: (LEFT,) (9,19))                                          0.000     1.615
| (CHANY:180632 L4 length:4 (8,19)->(8,22))                                  0.208     1.823
| (CHANX:160632 L4 length:4 (9,20)->(12,20))                                 0.208     2.030
| (IPIN:50989 side: (TOP,) (11,20))                                          0.130     2.160
| (intra 'clb' routing)                                                      0.075     2.235
n12299.in[1] (.names at (11,20))                                             0.000     2.235
| (primitive '.names' combinational delay)                                   0.153     2.388
n12299.out[0] (.names at (11,20))                                            0.000     2.388
| (intra 'clb' routing)                                                      0.040     2.428
| (OPIN:51030 side: (RIGHT,) (11,20))                                        0.000     2.428
| (CHANY:183855 L4 length:4 (11,20)->(11,17))                                0.208     2.636
| (CHANX:158405 L4 length:4 (11,18)->(8,18))                                 0.208     2.844
| (CHANY:180654 L4 length:4 (8,19)->(8,22))                                  0.208     3.052
| (IPIN:41110 side: (LEFT,) (9,19))                                          0.130     3.182
| (intra 'clb' routing)                                                      0.075     3.257
n12291.in[2] (.names at (9,19))                                              0.000     3.257
| (primitive '.names' combinational delay)                                   0.153     3.410
n12291.out[0] (.names at (9,19))                                             0.000     3.410
| (intra 'clb' routing)                                                      0.040     3.450
| (OPIN:41167 side: (TOP,) (9,19))                                           0.000     3.450
| (CHANX:159423 L4 length:4 (9,19)->(6,19))                                  0.208     3.658
| (IPIN:41267 side: (BOTTOM,) (9,20))                                        0.130     3.788
| (intra 'clb' routing)                                                      0.075     3.862
n12367.in[4] (.names at (9,20))                                              0.000     3.862
| (primitive '.names' combinational delay)                                   0.180     4.042
n12367.out[0] (.names at (9,20))                                             0.000     4.042
| (intra 'clb' routing)                                                      0.040     4.082
| (OPIN:41333 side: (TOP,) (9,20))                                           0.000     4.082
| (CHANX:160634 L4 length:4 (9,20)->(12,20))                                 0.208     4.290
| (IPIN:41417 side: (BOTTOM,) (9,21))                                        0.130     4.420
| (intra 'clb' routing)                                                      0.075     4.494
n12357.in[2] (.names at (9,21))                                              0.000     4.494
| (primitive '.names' combinational delay)                                   0.153     4.648
n12357.out[0] (.names at (9,21))                                             0.000     4.648
| (intra 'clb' routing)                                                      0.040     4.688
| (OPIN:41482 side: (LEFT,) (9,21))                                          0.000     4.688
| (CHANY:180601 L4 length:4 (8,21)->(8,18))                                  0.208     4.895
| (CHANY:180467 L4 length:4 (8,17)->(8,14))                                  0.208     5.103
| (IPIN:40818 side: (LEFT,) (9,17))                                          0.130     5.233
| (intra 'clb' routing)                                                      0.075     5.308
n12288.in[2] (.names at (9,17))                                              0.000     5.308
| (primitive '.names' combinational delay)                                   0.180     5.488
n12288.out[0] (.names at (9,17))                                             0.000     5.488
| (intra 'clb' routing)                                                      0.040     5.528
| (OPIN:40857 side: (BOTTOM,) (9,17))                                        0.000     5.528
| (CHANX:156228 L4 length:4 (9,16)->(12,16))                                 0.208     5.735
| (CHANY:184934 L4 length:4 (12,17)->(12,20))                                0.208     5.943
| (IPIN:60660 side: (LEFT,) (13,20))                                         0.130     6.073
| (intra 'clb' routing)                                                      0.075     6.148
_n35176.in[2] (.names at (13,20))                                            0.000     6.148
| (primitive '.names' combinational delay)                                   0.153     6.301
_n35176.out[0] (.names at (13,20))                                           0.000     6.301
| (intra 'clb' routing)                                                      0.019     6.320
rows36[20][0].D[0] (.latch at (13,20))                                       0.000     6.320
data arrival time                                                                      6.320

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                       0.042     0.042
| (inter-block routing:global net)                                           0.000     0.042
| (intra 'clb' routing)                                                      0.000     0.042
rows36[20][0].clk[0] (.latch at (13,20))                                     0.000     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.019     0.024
data required time                                                                     0.024
--------------------------------------------------------------------------------------------
data required time                                                                     0.024
data arrival time                                                                     -6.320
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -6.297


#Path 91
Startpoint: S2_op[5].S2_POOL.row1[0][13].Q[0] (.latch at (9,17) clocked by clk)
Endpoint  : rows36[20][1].D[0] (.latch at (11,20) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                       0.042     0.042
| (inter-block routing:global net)                                           0.000     0.042
| (intra 'clb' routing)                                                      0.000     0.042
S2_op[5].S2_POOL.row1[0][13].clk[0] (.latch at (9,17))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                               0.060     0.103
S2_op[5].S2_POOL.row1[0][13].Q[0] (.latch at (9,17)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                      0.040     0.143
| (OPIN:40873 side: (BOTTOM,) (9,17))                                        0.000     0.143
| (CHANX:156218 L4 length:4 (9,16)->(12,16))                                 0.208     0.351
| (CHANY:181672 L4 length:4 (9,17)->(9,20))                                  0.208     0.558
| (IPIN:41270 side: (RIGHT,) (9,20))                                         0.130     0.688
| (intra 'clb' routing)                                                      0.075     0.763
n12302.in[2] (.names at (9,20))                                              0.000     0.763
| (primitive '.names' combinational delay)                                   0.180     0.943
n12302.out[0] (.names at (9,20))                                             0.000     0.943
| (intra 'clb' routing)                                                      0.040     0.983
| (OPIN:41335 side: (BOTTOM,) (9,20))                                        0.000     0.983
| (CHANX:159409 L4 length:4 (9,19)->(6,19))                                  0.208     1.190
| (IPIN:41103 side: (TOP,) (9,19))                                           0.130     1.320
| (intra 'clb' routing)                                                      0.075     1.395
n12301.in[4] (.names at (9,19))                                             -0.000     1.395
| (primitive '.names' combinational delay)                                   0.180     1.575
n12301.out[0] (.names at (9,19))                                             0.000     1.575
| (intra 'clb' routing)                                                      0.040     1.615
| (OPIN:41190 side: (LEFT,) (9,19))                                          0.000     1.615
| (CHANY:180632 L4 length:4 (8,19)->(8,22))                                  0.208     1.823
| (CHANX:160632 L4 length:4 (9,20)->(12,20))                                 0.208     2.030
| (IPIN:50989 side: (TOP,) (11,20))                                          0.130     2.160
| (intra 'clb' routing)                                                      0.075     2.235
n12299.in[1] (.names at (11,20))                                             0.000     2.235
| (primitive '.names' combinational delay)                                   0.153     2.388
n12299.out[0] (.names at (11,20))                                            0.000     2.388
| (intra 'clb' routing)                                                      0.040     2.428
| (OPIN:51030 side: (RIGHT,) (11,20))                                        0.000     2.428
| (CHANY:183855 L4 length:4 (11,20)->(11,17))                                0.208     2.636
| (CHANX:158405 L4 length:4 (11,18)->(8,18))                                 0.208     2.844
| (CHANY:180654 L4 length:4 (8,19)->(8,22))                                  0.208     3.052
| (IPIN:41110 side: (LEFT,) (9,19))                                          0.130     3.182
| (intra 'clb' routing)                                                      0.075     3.257
n12291.in[2] (.names at (9,19))                                              0.000     3.257
| (primitive '.names' combinational delay)                                   0.153     3.410
n12291.out[0] (.names at (9,19))                                             0.000     3.410
| (intra 'clb' routing)                                                      0.040     3.450
| (OPIN:41167 side: (TOP,) (9,19))                                           0.000     3.450
| (CHANX:159423 L4 length:4 (9,19)->(6,19))                                  0.208     3.658
| (IPIN:41267 side: (BOTTOM,) (9,20))                                        0.130     3.788
| (intra 'clb' routing)                                                      0.075     3.862
n12367.in[4] (.names at (9,20))                                              0.000     3.862
| (primitive '.names' combinational delay)                                   0.180     4.042
n12367.out[0] (.names at (9,20))                                             0.000     4.042
| (intra 'clb' routing)                                                      0.040     4.082
| (OPIN:41333 side: (TOP,) (9,20))                                           0.000     4.082
| (CHANX:160634 L4 length:4 (9,20)->(12,20))                                 0.208     4.290
| (IPIN:41417 side: (BOTTOM,) (9,21))                                        0.130     4.420
| (intra 'clb' routing)                                                      0.075     4.494
n12357.in[2] (.names at (9,21))                                              0.000     4.494
| (primitive '.names' combinational delay)                                   0.153     4.648
n12357.out[0] (.names at (9,21))                                             0.000     4.648
| (intra 'clb' routing)                                                      0.040     4.688
| (OPIN:41482 side: (LEFT,) (9,21))                                          0.000     4.688
| (CHANY:180601 L4 length:4 (8,21)->(8,18))                                  0.208     4.895
| (CHANY:180467 L4 length:4 (8,17)->(8,14))                                  0.208     5.103
| (IPIN:40818 side: (LEFT,) (9,17))                                          0.130     5.233
| (intra 'clb' routing)                                                      0.075     5.308
n12288.in[2] (.names at (9,17))                                              0.000     5.308
| (primitive '.names' combinational delay)                                   0.180     5.488
n12288.out[0] (.names at (9,17))                                             0.000     5.488
| (intra 'clb' routing)                                                      0.040     5.528
| (OPIN:40857 side: (BOTTOM,) (9,17))                                        0.000     5.528
| (CHANX:156228 L4 length:4 (9,16)->(12,16))                                 0.208     5.735
| (CHANY:182766 L4 length:4 (10,17)->(10,20))                                0.208     5.943
| (IPIN:51004 side: (LEFT,) (11,20))                                         0.130     6.073
| (intra 'clb' routing)                                                      0.075     6.148
_n35171.in[2] (.names at (11,20))                                            0.000     6.148
| (primitive '.names' combinational delay)                                   0.153     6.301
_n35171.out[0] (.names at (11,20))                                           0.000     6.301
| (intra 'clb' routing)                                                      0.019     6.320
rows36[20][1].D[0] (.latch at (11,20))                                       0.000     6.320
data arrival time                                                                      6.320

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                       0.042     0.042
| (inter-block routing:global net)                                           0.000     0.042
| (intra 'clb' routing)                                                      0.000     0.042
rows36[20][1].clk[0] (.latch at (11,20))                                     0.000     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.019     0.024
data required time                                                                     0.024
--------------------------------------------------------------------------------------------
data required time                                                                     0.024
data arrival time                                                                     -6.320
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -6.297


#Path 92
Startpoint: S2_op[5].S2_POOL.row1[0][13].Q[0] (.latch at (9,17) clocked by clk)
Endpoint  : rows36[20][4].D[0] (.latch at (9,19) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                       0.042     0.042
| (inter-block routing:global net)                                           0.000     0.042
| (intra 'clb' routing)                                                      0.000     0.042
S2_op[5].S2_POOL.row1[0][13].clk[0] (.latch at (9,17))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                               0.060     0.103
S2_op[5].S2_POOL.row1[0][13].Q[0] (.latch at (9,17)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                      0.040     0.143
| (OPIN:40873 side: (BOTTOM,) (9,17))                                        0.000     0.143
| (CHANX:156218 L4 length:4 (9,16)->(12,16))                                 0.208     0.351
| (CHANY:181672 L4 length:4 (9,17)->(9,20))                                  0.208     0.558
| (IPIN:41270 side: (RIGHT,) (9,20))                                         0.130     0.688
| (intra 'clb' routing)                                                      0.075     0.763
n12302.in[2] (.names at (9,20))                                              0.000     0.763
| (primitive '.names' combinational delay)                                   0.180     0.943
n12302.out[0] (.names at (9,20))                                             0.000     0.943
| (intra 'clb' routing)                                                      0.040     0.983
| (OPIN:41335 side: (BOTTOM,) (9,20))                                        0.000     0.983
| (CHANX:159409 L4 length:4 (9,19)->(6,19))                                  0.208     1.190
| (IPIN:41103 side: (TOP,) (9,19))                                           0.130     1.320
| (intra 'clb' routing)                                                      0.075     1.395
n12301.in[4] (.names at (9,19))                                             -0.000     1.395
| (primitive '.names' combinational delay)                                   0.180     1.575
n12301.out[0] (.names at (9,19))                                             0.000     1.575
| (intra 'clb' routing)                                                      0.040     1.615
| (OPIN:41190 side: (LEFT,) (9,19))                                          0.000     1.615
| (CHANY:180632 L4 length:4 (8,19)->(8,22))                                  0.208     1.823
| (CHANX:160632 L4 length:4 (9,20)->(12,20))                                 0.208     2.030
| (IPIN:50989 side: (TOP,) (11,20))                                          0.130     2.160
| (intra 'clb' routing)                                                      0.075     2.235
n12299.in[1] (.names at (11,20))                                             0.000     2.235
| (primitive '.names' combinational delay)                                   0.153     2.388
n12299.out[0] (.names at (11,20))                                            0.000     2.388
| (intra 'clb' routing)                                                      0.040     2.428
| (OPIN:51030 side: (RIGHT,) (11,20))                                        0.000     2.428
| (CHANY:183855 L4 length:4 (11,20)->(11,17))                                0.208     2.636
| (CHANX:158405 L4 length:4 (11,18)->(8,18))                                 0.208     2.844
| (CHANY:180654 L4 length:4 (8,19)->(8,22))                                  0.208     3.052
| (IPIN:41110 side: (LEFT,) (9,19))                                          0.130     3.182
| (intra 'clb' routing)                                                      0.075     3.257
n12291.in[2] (.names at (9,19))                                              0.000     3.257
| (primitive '.names' combinational delay)                                   0.153     3.410
n12291.out[0] (.names at (9,19))                                             0.000     3.410
| (intra 'clb' routing)                                                      0.040     3.450
| (OPIN:41167 side: (TOP,) (9,19))                                           0.000     3.450
| (CHANX:159423 L4 length:4 (9,19)->(6,19))                                  0.208     3.658
| (IPIN:41267 side: (BOTTOM,) (9,20))                                        0.130     3.788
| (intra 'clb' routing)                                                      0.075     3.862
n12367.in[4] (.names at (9,20))                                              0.000     3.862
| (primitive '.names' combinational delay)                                   0.180     4.042
n12367.out[0] (.names at (9,20))                                             0.000     4.042
| (intra 'clb' routing)                                                      0.040     4.082
| (OPIN:41333 side: (TOP,) (9,20))                                           0.000     4.082
| (CHANX:160634 L4 length:4 (9,20)->(12,20))                                 0.208     4.290
| (IPIN:41417 side: (BOTTOM,) (9,21))                                        0.130     4.420
| (intra 'clb' routing)                                                      0.075     4.494
n12357.in[2] (.names at (9,21))                                              0.000     4.494
| (primitive '.names' combinational delay)                                   0.153     4.648
n12357.out[0] (.names at (9,21))                                             0.000     4.648
| (intra 'clb' routing)                                                      0.040     4.688
| (OPIN:41482 side: (LEFT,) (9,21))                                          0.000     4.688
| (CHANY:180601 L4 length:4 (8,21)->(8,18))                                  0.208     4.895
| (CHANY:180467 L4 length:4 (8,17)->(8,14))                                  0.208     5.103
| (IPIN:40818 side: (LEFT,) (9,17))                                          0.130     5.233
| (intra 'clb' routing)                                                      0.075     5.308
n12288.in[2] (.names at (9,17))                                              0.000     5.308
| (primitive '.names' combinational delay)                                   0.180     5.488
n12288.out[0] (.names at (9,17))                                             0.000     5.488
| (intra 'clb' routing)                                                      0.040     5.528
| (OPIN:40857 side: (BOTTOM,) (9,17))                                        0.000     5.528
| (CHANX:156228 L4 length:4 (9,16)->(12,16))                                 0.208     5.735
| (CHANY:181656 L4 length:4 (9,17)->(9,20))                                  0.208     5.943
| (IPIN:41120 side: (RIGHT,) (9,19))                                         0.130     6.073
| (intra 'clb' routing)                                                      0.075     6.148
_n35156.in[4] (.names at (9,19))                                             0.000     6.148
| (primitive '.names' combinational delay)                                   0.153     6.301
_n35156.out[0] (.names at (9,19))                                            0.000     6.301
| (intra 'clb' routing)                                                      0.019     6.320
rows36[20][4].D[0] (.latch at (9,19))                                        0.000     6.320
data arrival time                                                                      6.320

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                       0.042     0.042
| (inter-block routing:global net)                                           0.000     0.042
| (intra 'clb' routing)                                                      0.000     0.042
rows36[20][4].clk[0] (.latch at (9,19))                                      0.000     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.019     0.024
data required time                                                                     0.024
--------------------------------------------------------------------------------------------
data required time                                                                     0.024
data arrival time                                                                     -6.320
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -6.297


#Path 93
Startpoint: S2_op[5].S2_POOL.row1[0][13].Q[0] (.latch at (9,17) clocked by clk)
Endpoint  : rows36[20][5].D[0] (.latch at (13,20) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                       0.042     0.042
| (inter-block routing:global net)                                           0.000     0.042
| (intra 'clb' routing)                                                      0.000     0.042
S2_op[5].S2_POOL.row1[0][13].clk[0] (.latch at (9,17))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                               0.060     0.103
S2_op[5].S2_POOL.row1[0][13].Q[0] (.latch at (9,17)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                      0.040     0.143
| (OPIN:40873 side: (BOTTOM,) (9,17))                                        0.000     0.143
| (CHANX:156218 L4 length:4 (9,16)->(12,16))                                 0.208     0.351
| (CHANY:181672 L4 length:4 (9,17)->(9,20))                                  0.208     0.558
| (IPIN:41270 side: (RIGHT,) (9,20))                                         0.130     0.688
| (intra 'clb' routing)                                                      0.075     0.763
n12302.in[2] (.names at (9,20))                                              0.000     0.763
| (primitive '.names' combinational delay)                                   0.180     0.943
n12302.out[0] (.names at (9,20))                                             0.000     0.943
| (intra 'clb' routing)                                                      0.040     0.983
| (OPIN:41335 side: (BOTTOM,) (9,20))                                        0.000     0.983
| (CHANX:159409 L4 length:4 (9,19)->(6,19))                                  0.208     1.190
| (IPIN:41103 side: (TOP,) (9,19))                                           0.130     1.320
| (intra 'clb' routing)                                                      0.075     1.395
n12301.in[4] (.names at (9,19))                                             -0.000     1.395
| (primitive '.names' combinational delay)                                   0.180     1.575
n12301.out[0] (.names at (9,19))                                             0.000     1.575
| (intra 'clb' routing)                                                      0.040     1.615
| (OPIN:41190 side: (LEFT,) (9,19))                                          0.000     1.615
| (CHANY:180632 L4 length:4 (8,19)->(8,22))                                  0.208     1.823
| (CHANX:160632 L4 length:4 (9,20)->(12,20))                                 0.208     2.030
| (IPIN:50989 side: (TOP,) (11,20))                                          0.130     2.160
| (intra 'clb' routing)                                                      0.075     2.235
n12299.in[1] (.names at (11,20))                                             0.000     2.235
| (primitive '.names' combinational delay)                                   0.153     2.388
n12299.out[0] (.names at (11,20))                                            0.000     2.388
| (intra 'clb' routing)                                                      0.040     2.428
| (OPIN:51030 side: (RIGHT,) (11,20))                                        0.000     2.428
| (CHANY:183855 L4 length:4 (11,20)->(11,17))                                0.208     2.636
| (CHANX:158405 L4 length:4 (11,18)->(8,18))                                 0.208     2.844
| (CHANY:180654 L4 length:4 (8,19)->(8,22))                                  0.208     3.052
| (IPIN:41110 side: (LEFT,) (9,19))                                          0.130     3.182
| (intra 'clb' routing)                                                      0.075     3.257
n12291.in[2] (.names at (9,19))                                              0.000     3.257
| (primitive '.names' combinational delay)                                   0.153     3.410
n12291.out[0] (.names at (9,19))                                             0.000     3.410
| (intra 'clb' routing)                                                      0.040     3.450
| (OPIN:41167 side: (TOP,) (9,19))                                           0.000     3.450
| (CHANX:159423 L4 length:4 (9,19)->(6,19))                                  0.208     3.658
| (IPIN:41267 side: (BOTTOM,) (9,20))                                        0.130     3.788
| (intra 'clb' routing)                                                      0.075     3.862
n12367.in[4] (.names at (9,20))                                              0.000     3.862
| (primitive '.names' combinational delay)                                   0.180     4.042
n12367.out[0] (.names at (9,20))                                             0.000     4.042
| (intra 'clb' routing)                                                      0.040     4.082
| (OPIN:41333 side: (TOP,) (9,20))                                           0.000     4.082
| (CHANX:160634 L4 length:4 (9,20)->(12,20))                                 0.208     4.290
| (IPIN:41417 side: (BOTTOM,) (9,21))                                        0.130     4.420
| (intra 'clb' routing)                                                      0.075     4.494
n12357.in[2] (.names at (9,21))                                              0.000     4.494
| (primitive '.names' combinational delay)                                   0.153     4.648
n12357.out[0] (.names at (9,21))                                             0.000     4.648
| (intra 'clb' routing)                                                      0.040     4.688
| (OPIN:41482 side: (LEFT,) (9,21))                                          0.000     4.688
| (CHANY:180601 L4 length:4 (8,21)->(8,18))                                  0.208     4.895
| (CHANY:180467 L4 length:4 (8,17)->(8,14))                                  0.208     5.103
| (IPIN:40818 side: (LEFT,) (9,17))                                          0.130     5.233
| (intra 'clb' routing)                                                      0.075     5.308
n12288.in[2] (.names at (9,17))                                              0.000     5.308
| (primitive '.names' combinational delay)                                   0.180     5.488
n12288.out[0] (.names at (9,17))                                             0.000     5.488
| (intra 'clb' routing)                                                      0.040     5.528
| (OPIN:40857 side: (BOTTOM,) (9,17))                                        0.000     5.528
| (CHANX:156228 L4 length:4 (9,16)->(12,16))                                 0.208     5.735
| (CHANY:184934 L4 length:4 (12,17)->(12,20))                                0.208     5.943
| (IPIN:60660 side: (LEFT,) (13,20))                                         0.130     6.073
| (intra 'clb' routing)                                                      0.075     6.148
_n35151.in[2] (.names at (13,20))                                            0.000     6.148
| (primitive '.names' combinational delay)                                   0.153     6.301
_n35151.out[0] (.names at (13,20))                                           0.000     6.301
| (intra 'clb' routing)                                                      0.019     6.320
rows36[20][5].D[0] (.latch at (13,20))                                       0.000     6.320
data arrival time                                                                      6.320

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                       0.042     0.042
| (inter-block routing:global net)                                           0.000     0.042
| (intra 'clb' routing)                                                      0.000     0.042
rows36[20][5].clk[0] (.latch at (13,20))                                     0.000     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.019     0.024
data required time                                                                     0.024
--------------------------------------------------------------------------------------------
data required time                                                                     0.024
data arrival time                                                                     -6.320
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -6.297


#Path 94
Startpoint: S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13) clocked by clk)
Endpoint  : rows31[20][1].D[0] (.latch at (11,15) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
S2_op[0].S2_POOL.row1[1][7].clk[0] (.latch at (7,13))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                              0.060     0.103
S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                     0.040     0.143
| (OPIN:31525 side: (BOTTOM,) (7,13))                                       0.000     0.143
| (CHANX:151657 L4 length:4 (7,12)->(4,12))                                 0.208     0.351
| (IPIN:31453 side: (BOTTOM,) (7,13))                                       0.130     0.480
| (intra 'clb' routing)                                                     0.075     0.555
n11855.in[0] (.names at (7,13))                                             0.000     0.555
| (primitive '.names' combinational delay)                                  0.153     0.708
n11855.out[0] (.names at (7,13))                                            0.000     0.708
| (intra 'clb' routing)                                                     0.040     0.748
| (OPIN:31520 side: (RIGHT,) (7,13))                                        0.000     0.748
| (CHANY:179332 L4 length:4 (7,13)->(7,16))                                 0.208     0.956
| (CHANX:153994 L4 length:4 (8,14)->(11,14))                                0.208     1.164
| (IPIN:50089 side: (TOP,) (11,14))                                         0.130     1.294
| (intra 'clb' routing)                                                     0.075     1.369
n11849.in[5] (.names at (11,14))                                            0.000     1.369
| (primitive '.names' combinational delay)                                  0.180     1.548
n11849.out[0] (.names at (11,14))                                           0.000     1.548
| (intra 'clb' routing)                                                     0.040     1.588
| (OPIN:50143 side: (BOTTOM,) (11,14))                                      0.000     1.588
| (CHANX:152891 L4 length:4 (11,13)->(8,13))                                0.208     1.796
| (CHANY:181558 L4 length:4 (9,14)->(9,17))                                 0.208     2.004
| (IPIN:40674 side: (RIGHT,) (9,16))                                        0.130     2.134
| (intra 'clb' routing)                                                     0.075     2.209
n11848.in[0] (.names at (9,16))                                             0.000     2.209
| (primitive '.names' combinational delay)                                  0.180     2.388
n11848.out[0] (.names at (9,16))                                            0.000     2.388
| (intra 'clb' routing)                                                     0.040     2.428
| (OPIN:40709 side: (TOP,) (9,16))                                          0.000     2.428
| (CHANX:156137 L4 length:4 (9,16)->(6,16))                                 0.208     2.636
| (CHANY:180437 L4 length:4 (8,16)->(8,13))                                 0.208     2.844
| (IPIN:40364 side: (LEFT,) (9,14))                                         0.130     2.974
| (intra 'clb' routing)                                                     0.075     3.049
n11896.in[0] (.names at (9,14))                                             0.000     3.049
| (primitive '.names' combinational delay)                                  0.180     3.228
n11896.out[0] (.names at (9,14))                                            0.000     3.228
| (intra 'clb' routing)                                                     0.040     3.268
| (OPIN:40435 side: (BOTTOM,) (9,14))                                       0.000     3.268
| (CHANX:152934 L4 length:4 (9,13)->(12,13))                                0.208     3.476
| (CHANY:181568 L4 length:4 (9,14)->(9,17))                                 0.208     3.684
| (IPIN:40548 side: (RIGHT,) (9,15))                                        0.130     3.814
| (intra 'clb' routing)                                                     0.075     3.889
n11894.in[3] (.names at (9,15))                                             0.000     3.889
| (primitive '.names' combinational delay)                                  0.180     4.068
n11894.out[0] (.names at (9,15))                                            0.000     4.068
| (intra 'clb' routing)                                                     0.040     4.108
| (OPIN:40590 side: (LEFT,) (9,15))                                         0.000     4.108
| (CHANY:180391 L4 length:4 (8,15)->(8,12))                                 0.208     4.316
| (CHANX:152797 L4 length:4 (8,13)->(5,13))                                 0.208     4.524
| (IPIN:31631 side: (BOTTOM,) (7,14))                                       0.130     4.654
| (intra 'clb' routing)                                                     0.075     4.729
n11901.in[3] (.names at (7,14))                                             0.000     4.729
| (primitive '.names' combinational delay)                                  0.180     4.908
n11901.out[0] (.names at (7,14))                                            0.000     4.908
| (intra 'clb' routing)                                                     0.040     4.948
| (OPIN:31684 side: (LEFT,) (7,14))                                         0.000     4.948
| (CHANY:178169 L4 length:4 (6,14)->(6,11))                                 0.208     5.156
| (CHANX:152866 L4 length:4 (7,13)->(10,13))                                0.208     5.364
| (CHANY:182658 L4 length:4 (10,14)->(10,17))                               0.208     5.572
| (IPIN:50214 side: (LEFT,) (11,15))                                        0.130     5.702
| (intra 'clb' routing)                                                     0.075     5.777
n11825.in[2] (.names at (11,15))                                            0.000     5.777
| (primitive '.names' combinational delay)                                  0.180     5.956
n11825.out[0] (.names at (11,15))                                           0.000     5.956
| (intra 'clb' routing)                                                     0.115     6.071
_n33293.in[2] (.names at (11,15))                                           0.000     6.071
| (primitive '.names' combinational delay)                                  0.153     6.224
_n33293.out[0] (.names at (11,15))                                          0.000     6.224
| (intra 'clb' routing)                                                     0.019     6.243
rows31[20][1].D[0] (.latch at (11,15))                                      0.000     6.243
data arrival time                                                                     6.243

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
rows31[20][1].clk[0] (.latch at (11,15))                                    0.000     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.019     0.024
data required time                                                                    0.024
-------------------------------------------------------------------------------------------
data required time                                                                    0.024
data arrival time                                                                    -6.243
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -6.219


#Path 95
Startpoint: S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13) clocked by clk)
Endpoint  : rows31[20][0].D[0] (.latch at (11,15) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
S2_op[0].S2_POOL.row1[1][7].clk[0] (.latch at (7,13))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                              0.060     0.103
S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                     0.040     0.143
| (OPIN:31525 side: (BOTTOM,) (7,13))                                       0.000     0.143
| (CHANX:151657 L4 length:4 (7,12)->(4,12))                                 0.208     0.351
| (IPIN:31453 side: (BOTTOM,) (7,13))                                       0.130     0.480
| (intra 'clb' routing)                                                     0.075     0.555
n11855.in[0] (.names at (7,13))                                             0.000     0.555
| (primitive '.names' combinational delay)                                  0.153     0.708
n11855.out[0] (.names at (7,13))                                            0.000     0.708
| (intra 'clb' routing)                                                     0.040     0.748
| (OPIN:31520 side: (RIGHT,) (7,13))                                        0.000     0.748
| (CHANY:179332 L4 length:4 (7,13)->(7,16))                                 0.208     0.956
| (CHANX:153994 L4 length:4 (8,14)->(11,14))                                0.208     1.164
| (IPIN:50089 side: (TOP,) (11,14))                                         0.130     1.294
| (intra 'clb' routing)                                                     0.075     1.369
n11849.in[5] (.names at (11,14))                                            0.000     1.369
| (primitive '.names' combinational delay)                                  0.180     1.548
n11849.out[0] (.names at (11,14))                                           0.000     1.548
| (intra 'clb' routing)                                                     0.040     1.588
| (OPIN:50143 side: (BOTTOM,) (11,14))                                      0.000     1.588
| (CHANX:152891 L4 length:4 (11,13)->(8,13))                                0.208     1.796
| (CHANY:181558 L4 length:4 (9,14)->(9,17))                                 0.208     2.004
| (IPIN:40674 side: (RIGHT,) (9,16))                                        0.130     2.134
| (intra 'clb' routing)                                                     0.075     2.209
n11848.in[0] (.names at (9,16))                                             0.000     2.209
| (primitive '.names' combinational delay)                                  0.180     2.388
n11848.out[0] (.names at (9,16))                                            0.000     2.388
| (intra 'clb' routing)                                                     0.040     2.428
| (OPIN:40709 side: (TOP,) (9,16))                                          0.000     2.428
| (CHANX:156137 L4 length:4 (9,16)->(6,16))                                 0.208     2.636
| (CHANY:180437 L4 length:4 (8,16)->(8,13))                                 0.208     2.844
| (IPIN:40364 side: (LEFT,) (9,14))                                         0.130     2.974
| (intra 'clb' routing)                                                     0.075     3.049
n11896.in[0] (.names at (9,14))                                             0.000     3.049
| (primitive '.names' combinational delay)                                  0.180     3.228
n11896.out[0] (.names at (9,14))                                            0.000     3.228
| (intra 'clb' routing)                                                     0.040     3.268
| (OPIN:40435 side: (BOTTOM,) (9,14))                                       0.000     3.268
| (CHANX:152934 L4 length:4 (9,13)->(12,13))                                0.208     3.476
| (CHANY:181568 L4 length:4 (9,14)->(9,17))                                 0.208     3.684
| (IPIN:40548 side: (RIGHT,) (9,15))                                        0.130     3.814
| (intra 'clb' routing)                                                     0.075     3.889
n11894.in[3] (.names at (9,15))                                             0.000     3.889
| (primitive '.names' combinational delay)                                  0.180     4.068
n11894.out[0] (.names at (9,15))                                            0.000     4.068
| (intra 'clb' routing)                                                     0.040     4.108
| (OPIN:40590 side: (LEFT,) (9,15))                                         0.000     4.108
| (CHANY:180391 L4 length:4 (8,15)->(8,12))                                 0.208     4.316
| (CHANX:152797 L4 length:4 (8,13)->(5,13))                                 0.208     4.524
| (IPIN:31631 side: (BOTTOM,) (7,14))                                       0.130     4.654
| (intra 'clb' routing)                                                     0.075     4.729
n11901.in[3] (.names at (7,14))                                             0.000     4.729
| (primitive '.names' combinational delay)                                  0.180     4.908
n11901.out[0] (.names at (7,14))                                            0.000     4.908
| (intra 'clb' routing)                                                     0.040     4.948
| (OPIN:31684 side: (LEFT,) (7,14))                                         0.000     4.948
| (CHANY:178169 L4 length:4 (6,14)->(6,11))                                 0.208     5.156
| (CHANX:152866 L4 length:4 (7,13)->(10,13))                                0.208     5.364
| (CHANY:182658 L4 length:4 (10,14)->(10,17))                               0.208     5.572
| (IPIN:50214 side: (LEFT,) (11,15))                                        0.130     5.702
| (intra 'clb' routing)                                                     0.075     5.777
n11825.in[2] (.names at (11,15))                                            0.000     5.777
| (primitive '.names' combinational delay)                                  0.180     5.956
n11825.out[0] (.names at (11,15))                                           0.000     5.956
| (intra 'clb' routing)                                                     0.115     6.071
_n33298.in[2] (.names at (11,15))                                           0.000     6.071
| (primitive '.names' combinational delay)                                  0.153     6.224
_n33298.out[0] (.names at (11,15))                                          0.000     6.224
| (intra 'clb' routing)                                                     0.019     6.243
rows31[20][0].D[0] (.latch at (11,15))                                      0.000     6.243
data arrival time                                                                     6.243

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
rows31[20][0].clk[0] (.latch at (11,15))                                    0.000     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.019     0.024
data required time                                                                    0.024
-------------------------------------------------------------------------------------------
data required time                                                                    0.024
data arrival time                                                                    -6.243
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -6.219


#Path 96
Startpoint: S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13) clocked by clk)
Endpoint  : rows31[20][3].D[0] (.latch at (11,15) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
S2_op[0].S2_POOL.row1[1][7].clk[0] (.latch at (7,13))                       0.000     0.042
| (primitive '.latch' Tcq_max)                                              0.060     0.103
S2_op[0].S2_POOL.row1[1][7].Q[0] (.latch at (7,13)) [clock-to-output]       0.000     0.103
| (intra 'clb' routing)                                                     0.040     0.143
| (OPIN:31525 side: (BOTTOM,) (7,13))                                       0.000     0.143
| (CHANX:151657 L4 length:4 (7,12)->(4,12))                                 0.208     0.351
| (IPIN:31453 side: (BOTTOM,) (7,13))                                       0.130     0.480
| (intra 'clb' routing)                                                     0.075     0.555
n11855.in[0] (.names at (7,13))                                             0.000     0.555
| (primitive '.names' combinational delay)                                  0.153     0.708
n11855.out[0] (.names at (7,13))                                            0.000     0.708
| (intra 'clb' routing)                                                     0.040     0.748
| (OPIN:31520 side: (RIGHT,) (7,13))                                        0.000     0.748
| (CHANY:179332 L4 length:4 (7,13)->(7,16))                                 0.208     0.956
| (CHANX:153994 L4 length:4 (8,14)->(11,14))                                0.208     1.164
| (IPIN:50089 side: (TOP,) (11,14))                                         0.130     1.294
| (intra 'clb' routing)                                                     0.075     1.369
n11849.in[5] (.names at (11,14))                                            0.000     1.369
| (primitive '.names' combinational delay)                                  0.180     1.548
n11849.out[0] (.names at (11,14))                                           0.000     1.548
| (intra 'clb' routing)                                                     0.040     1.588
| (OPIN:50143 side: (BOTTOM,) (11,14))                                      0.000     1.588
| (CHANX:152891 L4 length:4 (11,13)->(8,13))                                0.208     1.796
| (CHANY:181558 L4 length:4 (9,14)->(9,17))                                 0.208     2.004
| (IPIN:40674 side: (RIGHT,) (9,16))                                        0.130     2.134
| (intra 'clb' routing)                                                     0.075     2.209
n11848.in[0] (.names at (9,16))                                             0.000     2.209
| (primitive '.names' combinational delay)                                  0.180     2.388
n11848.out[0] (.names at (9,16))                                            0.000     2.388
| (intra 'clb' routing)                                                     0.040     2.428
| (OPIN:40709 side: (TOP,) (9,16))                                          0.000     2.428
| (CHANX:156137 L4 length:4 (9,16)->(6,16))                                 0.208     2.636
| (CHANY:180437 L4 length:4 (8,16)->(8,13))                                 0.208     2.844
| (IPIN:40364 side: (LEFT,) (9,14))                                         0.130     2.974
| (intra 'clb' routing)                                                     0.075     3.049
n11896.in[0] (.names at (9,14))                                             0.000     3.049
| (primitive '.names' combinational delay)                                  0.180     3.228
n11896.out[0] (.names at (9,14))                                            0.000     3.228
| (intra 'clb' routing)                                                     0.040     3.268
| (OPIN:40435 side: (BOTTOM,) (9,14))                                       0.000     3.268
| (CHANX:152934 L4 length:4 (9,13)->(12,13))                                0.208     3.476
| (CHANY:181568 L4 length:4 (9,14)->(9,17))                                 0.208     3.684
| (IPIN:40548 side: (RIGHT,) (9,15))                                        0.130     3.814
| (intra 'clb' routing)                                                     0.075     3.889
n11894.in[3] (.names at (9,15))                                             0.000     3.889
| (primitive '.names' combinational delay)                                  0.180     4.068
n11894.out[0] (.names at (9,15))                                            0.000     4.068
| (intra 'clb' routing)                                                     0.040     4.108
| (OPIN:40590 side: (LEFT,) (9,15))                                         0.000     4.108
| (CHANY:180391 L4 length:4 (8,15)->(8,12))                                 0.208     4.316
| (CHANX:152797 L4 length:4 (8,13)->(5,13))                                 0.208     4.524
| (IPIN:31631 side: (BOTTOM,) (7,14))                                       0.130     4.654
| (intra 'clb' routing)                                                     0.075     4.729
n11901.in[3] (.names at (7,14))                                             0.000     4.729
| (primitive '.names' combinational delay)                                  0.180     4.908
n11901.out[0] (.names at (7,14))                                            0.000     4.908
| (intra 'clb' routing)                                                     0.040     4.948
| (OPIN:31684 side: (LEFT,) (7,14))                                         0.000     4.948
| (CHANY:178169 L4 length:4 (6,14)->(6,11))                                 0.208     5.156
| (CHANX:152866 L4 length:4 (7,13)->(10,13))                                0.208     5.364
| (CHANY:182658 L4 length:4 (10,14)->(10,17))                               0.208     5.572
| (IPIN:50214 side: (LEFT,) (11,15))                                        0.130     5.702
| (intra 'clb' routing)                                                     0.075     5.777
n11825.in[2] (.names at (11,15))                                            0.000     5.777
| (primitive '.names' combinational delay)                                  0.180     5.956
n11825.out[0] (.names at (11,15))                                           0.000     5.956
| (intra 'clb' routing)                                                     0.115     6.071
_n33283.in[2] (.names at (11,15))                                           0.000     6.071
| (primitive '.names' combinational delay)                                  0.153     6.224
_n33283.out[0] (.names at (11,15))                                          0.000     6.224
| (intra 'clb' routing)                                                     0.019     6.243
rows31[20][3].D[0] (.latch at (11,15))                                      0.000     6.243
data arrival time                                                                     6.243

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.042     0.042
| (inter-block routing:global net)                                          0.000     0.042
| (intra 'clb' routing)                                                     0.000     0.042
rows31[20][3].clk[0] (.latch at (11,15))                                    0.000     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.019     0.024
data required time                                                                    0.024
-------------------------------------------------------------------------------------------
data required time                                                                    0.024
data arrival time                                                                    -6.243
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -6.219


#Path 97
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch at (9,9) clocked by clk)
Endpoint  : out:out1[8].outpad[0] (.output at (9,0) clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (6,0))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.042     0.042
| (inter-block routing:global net)                                                   0.000     0.042
| (intra 'clb' routing)                                                              0.000     0.042
INPUT_RB.RB0.rb[0][0].clk[0] (.latch at (9,9))                                       0.000     0.042
| (primitive '.latch' Tcq_max)                                                       0.060     0.103
INPUT_RB.RB0.rb[0][0].Q[0] (.latch at (9,9)) [clock-to-output]                       0.000     0.103
| (intra 'clb' routing)                                                              0.040     0.143
| (OPIN:39680 side: (RIGHT,) (9,9))                                                  0.000     0.143
| (CHANY:181277 L4 length:4 (9,9)->(9,6))                                            0.208     0.351
| (IPIN:39142 side: (RIGHT,) (9,6))                                                  0.130     0.480
| (intra 'clb' routing)                                                              0.075     0.555
n12381.in[0] (.names at (9,6))                                                       0.000     0.555
| (primitive '.names' combinational delay)                                           0.153     0.708
n12381.out[0] (.names at (9,6))                                                      0.000     0.708
| (intra 'clb' routing)                                                              0.115     0.823
n12380.in[5] (.names at (9,6))                                                       0.000     0.823
| (primitive '.names' combinational delay)                                           0.180     1.003
n12380.out[0] (.names at (9,6))                                                      0.000     1.003
| (intra 'clb' routing)                                                              0.115     1.117
n12379.in[4] (.names at (9,6))                                                       0.000     1.117
| (primitive '.names' combinational delay)                                           0.153     1.270
n12379.out[0] (.names at (9,6))                                                      0.000     1.270
| (intra 'clb' routing)                                                              0.040     1.310
| (OPIN:39217 side: (TOP,) (9,6))                                                    0.000     1.310
| (CHANX:145274 L4 length:4 (9,6)->(12,6))                                           0.208     1.518
| (CHANY:183512 L4 length:4 (11,7)->(11,10))                                         0.208     1.726
| (IPIN:49486 side: (RIGHT,) (11,10))                                                0.130     1.856
| (intra 'clb' routing)                                                              0.075     1.931
CONV_55_DSP_0.out_data[0].in[2] (.names at (11,10))                                  0.000     1.931
| (primitive '.names' combinational delay)                                           0.153     2.084
CONV_55_DSP_0.out_data[0].out[0] (.names at (11,10))                                 0.000     2.084
| (intra 'clb' routing)                                                              0.040     2.124
| (OPIN:49545 side: (TOP,) (11,10))                                                  0.000     2.124
| (CHANX:149623 L4 length:4 (11,10)->(8,10))                                         0.208     2.332
| (CHANY:182417 L4 length:4 (10,10)->(10,7))                                         0.208     2.540
| (IPIN:49168 side: (LEFT,) (11,8))                                                  0.130     2.670
| (intra 'clb' routing)                                                              0.206     2.876
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder at (11,8))                             0.000     2.876
| (primitive 'adder' combinational delay)                                            0.049     2.926
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder at (11,8))                          0.000     2.926
| (intra 'clb' routing)                                                              0.000     2.926
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder at (11,8))                           0.000     2.926
| (primitive 'adder' combinational delay)                                            0.026     2.951
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder at (11,8))                          0.000     2.951
| (intra 'clb' routing)                                                              0.000     2.951
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder at (11,8))                           0.000     2.951
| (primitive 'adder' combinational delay)                                            0.026     2.977
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder at (11,8))                          0.000     2.977
| (intra 'clb' routing)                                                              0.000     2.977
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder at (11,8))                           0.000     2.977
| (primitive 'adder' combinational delay)                                            0.026     3.002
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder at (11,8))                          0.000     3.002
| (intra 'clb' routing)                                                              0.000     3.002
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder at (11,8))                           0.000     3.002
| (primitive 'adder' combinational delay)                                            0.026     3.028
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder at (11,8))                          0.000     3.028
| (intra 'clb' routing)                                                              0.000     3.028
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder at (11,8))                           0.000     3.028
| (primitive 'adder' combinational delay)                                            0.026     3.053
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder at (11,8))                          0.000     3.053
| (intra 'clb' routing)                                                              0.000     3.053
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder at (11,8))                           0.000     3.053
| (primitive 'adder' combinational delay)                                            0.026     3.079
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder at (11,8))                          0.000     3.079
| (intra 'clb' routing)                                                              0.000     3.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder at (11,8))                           0.000     3.079
| (primitive 'adder' combinational delay)                                            0.026     3.104
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder at (11,8))                          0.000     3.104
| (intra 'clb' routing)                                                              0.000     3.104
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder at (11,8))                           0.000     3.104
| (primitive 'adder' combinational delay)                                            0.026     3.130
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder at (11,8))                          0.000     3.130
| (intra 'clb' routing)                                                              0.000     3.130
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder at (11,8))                          0.000     3.130
| (primitive 'adder' combinational delay)                                            0.026     3.156
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder at (11,8))                         0.000     3.156
| (intra 'clb' routing)                                                              0.000     3.156
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder at (11,8))                          0.000     3.156
| (primitive 'adder' combinational delay)                                            0.026     3.181
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder at (11,8))                         0.000     3.181
| (intra 'clb' routing)                                                              0.000     3.181
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder at (11,8))                          0.000     3.181
| (primitive 'adder' combinational delay)                                            0.026     3.207
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder at (11,8))                         0.000     3.207
| (intra 'clb' routing)                                                              0.000     3.207
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder at (11,8))                          0.000     3.207
| (primitive 'adder' combinational delay)                                            0.026     3.232
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder at (11,8))                         0.000     3.232
| (intra 'clb' routing)                                                              0.000     3.232
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder at (11,8))                          0.000     3.232
| (primitive 'adder' combinational delay)                                            0.026     3.258
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder at (11,8))                         0.000     3.258
| (intra 'clb' routing)                                                              0.000     3.258
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder at (11,8))                          0.000     3.258
| (primitive 'adder' combinational delay)                                            0.026     3.283
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder at (11,8))                         0.000     3.283
| (intra 'clb' routing)                                                              0.000     3.283
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder at (11,8))                          0.000     3.283
| (primitive 'adder' combinational delay)                                            0.026     3.309
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder at (11,8))                         0.000     3.309
| (intra 'clb' routing)                                                              0.000     3.309
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder at (11,8))                          0.000     3.309
| (primitive 'adder' combinational delay)                                            0.035     3.344
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder at (11,8))                       0.000     3.344
| (intra 'clb' routing)                                                              0.040     3.384
| (OPIN:49215 side: (BOTTOM,) (11,8))                                                0.000     3.384
| (CHANX:146323 L4 length:4 (11,7)->(8,7))                                           0.208     3.592
| (CHANY:182438 L4 length:4 (10,8)->(10,11))                                         0.208     3.800
| (CHANY:182592 L4 length:4 (10,12)->(10,15))                                        0.208     4.008
| (IPIN:49780 side: (LEFT,) (11,12))                                                 0.130     4.138
| (intra 'clb' routing)                                                              0.075     4.213
n11660.in[0] (.names at (11,12))                                                     0.000     4.213
| (primitive '.names' combinational delay)                                           0.180     4.392
n11660.out[0] (.names at (11,12))                                                    0.000     4.392
| (intra 'clb' routing)                                                              0.040     4.432
| (OPIN:49845 side: (TOP,) (11,12))                                                  0.000     4.432
| (CHANX:151803 L4 length:4 (11,12)->(8,12))                                         0.208     4.640
| (CHANY:180313 L4 length:4 (8,12)->(8,9))                                           0.208     4.848
| (IPIN:39938 side: (LEFT,) (9,11))                                                  0.130     4.978
| (intra 'clb' routing)                                                              0.075     5.053
out1[8].in[1] (.names at (9,11))                                                     0.000     5.053
| (primitive '.names' combinational delay)                                           0.153     5.206
out1[8].out[0] (.names at (9,11))                                                    0.000     5.206
| (intra 'clb' routing)                                                              0.040     5.246
| (OPIN:39991 side: (TOP,) (9,11))                                                   0.000     5.246
| (CHANX:150746 L4 length:4 (9,11)->(12,11))                                         0.208     5.454
| (CHANY:184415 L16 length:11 (12,11)->(12,1))                                       0.313     5.766
| (CHANX:138707 L4 length:4 (12,0)->(9,0))                                           0.208     5.974
| (IPIN:38323 side: (TOP,) (9,0))                                                    0.130     6.104
| (intra 'io' routing)                                                               0.014     6.118
out:out1[8].outpad[0] (.output at (9,0))                                             0.000     6.118
data arrival time                                                                              6.118

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -6.118
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -6.118


#Path 98
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch at (9,9) clocked by clk)
Endpoint  : out:out1[7].outpad[0] (.output at (10,0) clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (6,0))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.042     0.042
| (inter-block routing:global net)                                                   0.000     0.042
| (intra 'clb' routing)                                                              0.000     0.042
INPUT_RB.RB0.rb[0][0].clk[0] (.latch at (9,9))                                       0.000     0.042
| (primitive '.latch' Tcq_max)                                                       0.060     0.103
INPUT_RB.RB0.rb[0][0].Q[0] (.latch at (9,9)) [clock-to-output]                       0.000     0.103
| (intra 'clb' routing)                                                              0.040     0.143
| (OPIN:39680 side: (RIGHT,) (9,9))                                                  0.000     0.143
| (CHANY:181277 L4 length:4 (9,9)->(9,6))                                            0.208     0.351
| (IPIN:39142 side: (RIGHT,) (9,6))                                                  0.130     0.480
| (intra 'clb' routing)                                                              0.075     0.555
n12381.in[0] (.names at (9,6))                                                       0.000     0.555
| (primitive '.names' combinational delay)                                           0.153     0.708
n12381.out[0] (.names at (9,6))                                                      0.000     0.708
| (intra 'clb' routing)                                                              0.115     0.823
n12380.in[5] (.names at (9,6))                                                       0.000     0.823
| (primitive '.names' combinational delay)                                           0.180     1.003
n12380.out[0] (.names at (9,6))                                                      0.000     1.003
| (intra 'clb' routing)                                                              0.115     1.117
n12379.in[4] (.names at (9,6))                                                       0.000     1.117
| (primitive '.names' combinational delay)                                           0.153     1.270
n12379.out[0] (.names at (9,6))                                                      0.000     1.270
| (intra 'clb' routing)                                                              0.040     1.310
| (OPIN:39217 side: (TOP,) (9,6))                                                    0.000     1.310
| (CHANX:145274 L4 length:4 (9,6)->(12,6))                                           0.208     1.518
| (CHANY:183512 L4 length:4 (11,7)->(11,10))                                         0.208     1.726
| (IPIN:49486 side: (RIGHT,) (11,10))                                                0.130     1.856
| (intra 'clb' routing)                                                              0.075     1.931
CONV_55_DSP_0.out_data[0].in[2] (.names at (11,10))                                  0.000     1.931
| (primitive '.names' combinational delay)                                           0.153     2.084
CONV_55_DSP_0.out_data[0].out[0] (.names at (11,10))                                 0.000     2.084
| (intra 'clb' routing)                                                              0.040     2.124
| (OPIN:49545 side: (TOP,) (11,10))                                                  0.000     2.124
| (CHANX:149623 L4 length:4 (11,10)->(8,10))                                         0.208     2.332
| (CHANY:182417 L4 length:4 (10,10)->(10,7))                                         0.208     2.540
| (IPIN:49168 side: (LEFT,) (11,8))                                                  0.130     2.670
| (intra 'clb' routing)                                                              0.206     2.876
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder at (11,8))                             0.000     2.876
| (primitive 'adder' combinational delay)                                            0.049     2.926
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder at (11,8))                          0.000     2.926
| (intra 'clb' routing)                                                              0.000     2.926
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder at (11,8))                           0.000     2.926
| (primitive 'adder' combinational delay)                                            0.026     2.951
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder at (11,8))                          0.000     2.951
| (intra 'clb' routing)                                                              0.000     2.951
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder at (11,8))                           0.000     2.951
| (primitive 'adder' combinational delay)                                            0.026     2.977
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder at (11,8))                          0.000     2.977
| (intra 'clb' routing)                                                              0.000     2.977
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder at (11,8))                           0.000     2.977
| (primitive 'adder' combinational delay)                                            0.026     3.002
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder at (11,8))                          0.000     3.002
| (intra 'clb' routing)                                                              0.000     3.002
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder at (11,8))                           0.000     3.002
| (primitive 'adder' combinational delay)                                            0.026     3.028
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder at (11,8))                          0.000     3.028
| (intra 'clb' routing)                                                              0.000     3.028
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder at (11,8))                           0.000     3.028
| (primitive 'adder' combinational delay)                                            0.026     3.053
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder at (11,8))                          0.000     3.053
| (intra 'clb' routing)                                                              0.000     3.053
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder at (11,8))                           0.000     3.053
| (primitive 'adder' combinational delay)                                            0.026     3.079
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder at (11,8))                          0.000     3.079
| (intra 'clb' routing)                                                              0.000     3.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder at (11,8))                           0.000     3.079
| (primitive 'adder' combinational delay)                                            0.026     3.104
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder at (11,8))                          0.000     3.104
| (intra 'clb' routing)                                                              0.000     3.104
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder at (11,8))                           0.000     3.104
| (primitive 'adder' combinational delay)                                            0.026     3.130
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder at (11,8))                          0.000     3.130
| (intra 'clb' routing)                                                              0.000     3.130
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder at (11,8))                          0.000     3.130
| (primitive 'adder' combinational delay)                                            0.026     3.156
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder at (11,8))                         0.000     3.156
| (intra 'clb' routing)                                                              0.000     3.156
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder at (11,8))                          0.000     3.156
| (primitive 'adder' combinational delay)                                            0.026     3.181
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder at (11,8))                         0.000     3.181
| (intra 'clb' routing)                                                              0.000     3.181
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder at (11,8))                          0.000     3.181
| (primitive 'adder' combinational delay)                                            0.026     3.207
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder at (11,8))                         0.000     3.207
| (intra 'clb' routing)                                                              0.000     3.207
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder at (11,8))                          0.000     3.207
| (primitive 'adder' combinational delay)                                            0.026     3.232
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder at (11,8))                         0.000     3.232
| (intra 'clb' routing)                                                              0.000     3.232
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder at (11,8))                          0.000     3.232
| (primitive 'adder' combinational delay)                                            0.026     3.258
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder at (11,8))                         0.000     3.258
| (intra 'clb' routing)                                                              0.000     3.258
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder at (11,8))                          0.000     3.258
| (primitive 'adder' combinational delay)                                            0.026     3.283
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder at (11,8))                         0.000     3.283
| (intra 'clb' routing)                                                              0.000     3.283
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder at (11,8))                          0.000     3.283
| (primitive 'adder' combinational delay)                                            0.026     3.309
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder at (11,8))                         0.000     3.309
| (intra 'clb' routing)                                                              0.000     3.309
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder at (11,8))                          0.000     3.309
| (primitive 'adder' combinational delay)                                            0.035     3.344
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder at (11,8))                       0.000     3.344
| (intra 'clb' routing)                                                              0.040     3.384
| (OPIN:49215 side: (BOTTOM,) (11,8))                                                0.000     3.384
| (CHANX:146323 L4 length:4 (11,7)->(8,7))                                           0.208     3.592
| (CHANY:182438 L4 length:4 (10,8)->(10,11))                                         0.208     3.800
| (CHANY:182592 L4 length:4 (10,12)->(10,15))                                        0.208     4.008
| (IPIN:49780 side: (LEFT,) (11,12))                                                 0.130     4.138
| (intra 'clb' routing)                                                              0.075     4.213
n11657.in[0] (.names at (11,12))                                                     0.000     4.213
| (primitive '.names' combinational delay)                                           0.180     4.392
n11657.out[0] (.names at (11,12))                                                    0.000     4.392
| (intra 'clb' routing)                                                              0.040     4.432
| (OPIN:49844 side: (LEFT,) (11,12))                                                 0.000     4.432
| (CHANY:182495 L4 length:4 (10,12)->(10,9))                                         0.208     4.640
| (IPIN:49346 side: (LEFT,) (11,9))                                                  0.130     4.770
| (intra 'clb' routing)                                                              0.075     4.845
out1[7].in[1] (.names at (11,9))                                                     0.000     4.845
| (primitive '.names' combinational delay)                                           0.153     4.998
out1[7].out[0] (.names at (11,9))                                                    0.000     4.998
| (intra 'clb' routing)                                                              0.040     5.038
| (OPIN:49395 side: (TOP,) (11,9))                                                   0.000     5.038
| (CHANX:148521 L4 length:4 (11,9)->(8,9))                                           0.208     5.246
| (CHANY:182397 L4 length:4 (10,9)->(10,6))                                          0.208     5.454
| (CHANY:182217 L16 length:7 (10,7)->(10,1))                                         0.313     5.766
| (CHANX:138659 L4 length:4 (10,0)->(7,0))                                           0.208     5.974
| (IPIN:42781 side: (TOP,) (10,0))                                                   0.130     6.104
| (intra 'io' routing)                                                               0.014     6.118
out:out1[7].outpad[0] (.output at (10,0))                                            0.000     6.118
data arrival time                                                                              6.118

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -6.118
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -6.118


#Path 99
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch at (9,9) clocked by clk)
Endpoint  : out:out1[5].outpad[0] (.output at (10,0) clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (6,0))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.042     0.042
| (inter-block routing:global net)                                                   0.000     0.042
| (intra 'clb' routing)                                                              0.000     0.042
INPUT_RB.RB0.rb[0][0].clk[0] (.latch at (9,9))                                       0.000     0.042
| (primitive '.latch' Tcq_max)                                                       0.060     0.103
INPUT_RB.RB0.rb[0][0].Q[0] (.latch at (9,9)) [clock-to-output]                       0.000     0.103
| (intra 'clb' routing)                                                              0.040     0.143
| (OPIN:39680 side: (RIGHT,) (9,9))                                                  0.000     0.143
| (CHANY:181277 L4 length:4 (9,9)->(9,6))                                            0.208     0.351
| (IPIN:39142 side: (RIGHT,) (9,6))                                                  0.130     0.480
| (intra 'clb' routing)                                                              0.075     0.555
n12381.in[0] (.names at (9,6))                                                       0.000     0.555
| (primitive '.names' combinational delay)                                           0.153     0.708
n12381.out[0] (.names at (9,6))                                                      0.000     0.708
| (intra 'clb' routing)                                                              0.115     0.823
n12380.in[5] (.names at (9,6))                                                       0.000     0.823
| (primitive '.names' combinational delay)                                           0.180     1.003
n12380.out[0] (.names at (9,6))                                                      0.000     1.003
| (intra 'clb' routing)                                                              0.115     1.117
n12379.in[4] (.names at (9,6))                                                       0.000     1.117
| (primitive '.names' combinational delay)                                           0.153     1.270
n12379.out[0] (.names at (9,6))                                                      0.000     1.270
| (intra 'clb' routing)                                                              0.040     1.310
| (OPIN:39217 side: (TOP,) (9,6))                                                    0.000     1.310
| (CHANX:145274 L4 length:4 (9,6)->(12,6))                                           0.208     1.518
| (CHANY:183512 L4 length:4 (11,7)->(11,10))                                         0.208     1.726
| (IPIN:49486 side: (RIGHT,) (11,10))                                                0.130     1.856
| (intra 'clb' routing)                                                              0.075     1.931
CONV_55_DSP_0.out_data[0].in[2] (.names at (11,10))                                  0.000     1.931
| (primitive '.names' combinational delay)                                           0.153     2.084
CONV_55_DSP_0.out_data[0].out[0] (.names at (11,10))                                 0.000     2.084
| (intra 'clb' routing)                                                              0.040     2.124
| (OPIN:49545 side: (TOP,) (11,10))                                                  0.000     2.124
| (CHANX:149623 L4 length:4 (11,10)->(8,10))                                         0.208     2.332
| (CHANY:182417 L4 length:4 (10,10)->(10,7))                                         0.208     2.540
| (IPIN:49322 side: (LEFT,) (11,9))                                                  0.130     2.670
| (intra 'clb' routing)                                                              0.206     2.876
C1_RELU_4.in_adder_sumout_cout[1].a[0] (adder at (11,9))                             0.000     2.876
| (primitive 'adder' combinational delay)                                            0.049     2.926
C1_RELU_4.in_adder_sumout_cout[1].cout[0] (adder at (11,9))                          0.000     2.926
| (intra 'clb' routing)                                                              0.000     2.926
C1_RELU_4.in_adder_sumout_cout[2].cin[0] (adder at (11,9))                           0.000     2.926
| (primitive 'adder' combinational delay)                                            0.026     2.951
C1_RELU_4.in_adder_sumout_cout[2].cout[0] (adder at (11,9))                          0.000     2.951
| (intra 'clb' routing)                                                              0.000     2.951
C1_RELU_4.in_adder_sumout_cout[3].cin[0] (adder at (11,9))                           0.000     2.951
| (primitive 'adder' combinational delay)                                            0.026     2.977
C1_RELU_4.in_adder_sumout_cout[3].cout[0] (adder at (11,9))                          0.000     2.977
| (intra 'clb' routing)                                                              0.000     2.977
C1_RELU_4.in_adder_sumout_cout[4].cin[0] (adder at (11,9))                           0.000     2.977
| (primitive 'adder' combinational delay)                                            0.026     3.002
C1_RELU_4.in_adder_sumout_cout[4].cout[0] (adder at (11,9))                          0.000     3.002
| (intra 'clb' routing)                                                              0.000     3.002
C1_RELU_4.in_adder_sumout_cout[5].cin[0] (adder at (11,9))                           0.000     3.002
| (primitive 'adder' combinational delay)                                            0.026     3.028
C1_RELU_4.in_adder_sumout_cout[5].cout[0] (adder at (11,9))                          0.000     3.028
| (intra 'clb' routing)                                                              0.000     3.028
C1_RELU_4.in_adder_sumout_cout[6].cin[0] (adder at (11,9))                           0.000     3.028
| (primitive 'adder' combinational delay)                                            0.026     3.053
C1_RELU_4.in_adder_sumout_cout[6].cout[0] (adder at (11,9))                          0.000     3.053
| (intra 'clb' routing)                                                              0.000     3.053
C1_RELU_4.in_adder_sumout_cout[7].cin[0] (adder at (11,9))                           0.000     3.053
| (primitive 'adder' combinational delay)                                            0.026     3.079
C1_RELU_4.in_adder_sumout_cout[7].cout[0] (adder at (11,9))                          0.000     3.079
| (intra 'clb' routing)                                                              0.000     3.079
C1_RELU_4.in_adder_sumout_cout[8].cin[0] (adder at (11,9))                           0.000     3.079
| (primitive 'adder' combinational delay)                                            0.026     3.104
C1_RELU_4.in_adder_sumout_cout[8].cout[0] (adder at (11,9))                          0.000     3.104
| (intra 'clb' routing)                                                              0.000     3.104
C1_RELU_4.in_adder_sumout_cout[9].cin[0] (adder at (11,9))                           0.000     3.104
| (primitive 'adder' combinational delay)                                            0.026     3.130
C1_RELU_4.in_adder_sumout_cout[9].cout[0] (adder at (11,9))                          0.000     3.130
| (intra 'clb' routing)                                                              0.000     3.130
C1_RELU_4.in_adder_sumout_cout[10].cin[0] (adder at (11,9))                          0.000     3.130
| (primitive 'adder' combinational delay)                                            0.026     3.156
C1_RELU_4.in_adder_sumout_cout[10].cout[0] (adder at (11,9))                         0.000     3.156
| (intra 'clb' routing)                                                              0.000     3.156
C1_RELU_4.in_adder_sumout_cout[11].cin[0] (adder at (11,9))                          0.000     3.156
| (primitive 'adder' combinational delay)                                            0.026     3.181
C1_RELU_4.in_adder_sumout_cout[11].cout[0] (adder at (11,9))                         0.000     3.181
| (intra 'clb' routing)                                                              0.000     3.181
C1_RELU_4.in_adder_sumout_cout[12].cin[0] (adder at (11,9))                          0.000     3.181
| (primitive 'adder' combinational delay)                                            0.026     3.207
C1_RELU_4.in_adder_sumout_cout[12].cout[0] (adder at (11,9))                         0.000     3.207
| (intra 'clb' routing)                                                              0.000     3.207
C1_RELU_4.in_adder_sumout_cout[13].cin[0] (adder at (11,9))                          0.000     3.207
| (primitive 'adder' combinational delay)                                            0.026     3.232
C1_RELU_4.in_adder_sumout_cout[13].cout[0] (adder at (11,9))                         0.000     3.232
| (intra 'clb' routing)                                                              0.000     3.232
C1_RELU_4.in_adder_sumout_cout[14].cin[0] (adder at (11,9))                          0.000     3.232
| (primitive 'adder' combinational delay)                                            0.026     3.258
C1_RELU_4.in_adder_sumout_cout[14].cout[0] (adder at (11,9))                         0.000     3.258
| (intra 'clb' routing)                                                              0.000     3.258
C1_RELU_4.in_adder_sumout_cout[15].cin[0] (adder at (11,9))                          0.000     3.258
| (primitive 'adder' combinational delay)                                            0.026     3.283
C1_RELU_4.in_adder_sumout_cout[15].cout[0] (adder at (11,9))                         0.000     3.283
| (intra 'clb' routing)                                                              0.000     3.283
C1_RELU_4.in_adder_sumout_cout[16].cin[0] (adder at (11,9))                          0.000     3.283
| (primitive 'adder' combinational delay)                                            0.026     3.309
C1_RELU_4.in_adder_sumout_cout[16].cout[0] (adder at (11,9))                         0.000     3.309
| (intra 'clb' routing)                                                              0.000     3.309
C1_RELU_4.in_adder_sumout_cout[17].cin[0] (adder at (11,9))                          0.000     3.309
| (primitive 'adder' combinational delay)                                            0.035     3.344
C1_RELU_4.in_adder_sumout_cout[17].sumout[0] (adder at (11,9))                       0.000     3.344
| (intra 'clb' routing)                                                              0.040     3.384
| (OPIN:49365 side: (BOTTOM,) (11,9))                                                0.000     3.384
| (CHANX:147516 L4 length:4 (11,8)->(14,8))                                          0.208     3.592
| (CHANY:183578 L4 length:4 (11,9)->(11,12))                                         0.208     3.800
| (IPIN:49478 side: (RIGHT,) (11,10))                                                0.130     3.930
| (intra 'clb' routing)                                                              0.075     4.005
n11650.in[2] (.names at (11,10))                                                     0.000     4.005
| (primitive '.names' combinational delay)                                           0.180     4.184
n11650.out[0] (.names at (11,10))                                                    0.000     4.184
| (intra 'clb' routing)                                                              0.040     4.224
| (OPIN:49536 side: (LEFT,) (11,10))                                                 0.000     4.224
| (CHANY:182401 L4 length:4 (10,10)->(10,7))                                         0.208     4.432
| (CHANX:147393 L4 length:4 (10,8)->(7,8))                                           0.208     4.640
| (IPIN:39489 side: (TOP,) (9,8))                                                    0.130     4.770
| (intra 'clb' routing)                                                              0.075     4.845
out1[5].in[0] (.names at (9,8))                                                      0.000     4.845
| (primitive '.names' combinational delay)                                           0.153     4.998
out1[5].out[0] (.names at (9,8))                                                     0.000     4.998
| (intra 'clb' routing)                                                              0.040     5.038
| (OPIN:39541 side: (TOP,) (9,8))                                                    0.000     5.038
| (CHANX:147347 L4 length:4 (9,8)->(6,8))                                            0.208     5.246
| (CHANY:180177 L4 length:4 (8,8)->(8,5))                                            0.208     5.454
| (CHANY:179943 L4 length:4 (8,4)->(8,1))                                            0.208     5.661
| (CHANX:138726 L4 length:4 (9,0)->(12,0))                                           0.208     5.869
| (IPIN:42775 side: (TOP,) (10,0))                                                   0.130     5.999
| (intra 'io' routing)                                                               0.014     6.013
out:out1[5].outpad[0] (.output at (10,0))                                            0.000     6.013
data arrival time                                                                              6.013

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -6.013
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -6.013


#Path 100
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch at (9,9) clocked by clk)
Endpoint  : out:out1[9].outpad[0] (.output at (0,12) clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (6,0))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.042     0.042
| (inter-block routing:global net)                                                   0.000     0.042
| (intra 'clb' routing)                                                              0.000     0.042
INPUT_RB.RB0.rb[0][0].clk[0] (.latch at (9,9))                                       0.000     0.042
| (primitive '.latch' Tcq_max)                                                       0.060     0.103
INPUT_RB.RB0.rb[0][0].Q[0] (.latch at (9,9)) [clock-to-output]                       0.000     0.103
| (intra 'clb' routing)                                                              0.040     0.143
| (OPIN:39680 side: (RIGHT,) (9,9))                                                  0.000     0.143
| (CHANY:181277 L4 length:4 (9,9)->(9,6))                                            0.208     0.351
| (IPIN:39142 side: (RIGHT,) (9,6))                                                  0.130     0.480
| (intra 'clb' routing)                                                              0.075     0.555
n12381.in[0] (.names at (9,6))                                                       0.000     0.555
| (primitive '.names' combinational delay)                                           0.153     0.708
n12381.out[0] (.names at (9,6))                                                      0.000     0.708
| (intra 'clb' routing)                                                              0.115     0.823
n12380.in[5] (.names at (9,6))                                                       0.000     0.823
| (primitive '.names' combinational delay)                                           0.180     1.003
n12380.out[0] (.names at (9,6))                                                      0.000     1.003
| (intra 'clb' routing)                                                              0.115     1.117
n12379.in[4] (.names at (9,6))                                                       0.000     1.117
| (primitive '.names' combinational delay)                                           0.153     1.270
n12379.out[0] (.names at (9,6))                                                      0.000     1.270
| (intra 'clb' routing)                                                              0.040     1.310
| (OPIN:39217 side: (TOP,) (9,6))                                                    0.000     1.310
| (CHANX:145274 L4 length:4 (9,6)->(12,6))                                           0.208     1.518
| (CHANY:183512 L4 length:4 (11,7)->(11,10))                                         0.208     1.726
| (IPIN:49486 side: (RIGHT,) (11,10))                                                0.130     1.856
| (intra 'clb' routing)                                                              0.075     1.931
CONV_55_DSP_0.out_data[0].in[2] (.names at (11,10))                                  0.000     1.931
| (primitive '.names' combinational delay)                                           0.153     2.084
CONV_55_DSP_0.out_data[0].out[0] (.names at (11,10))                                 0.000     2.084
| (intra 'clb' routing)                                                              0.040     2.124
| (OPIN:49545 side: (TOP,) (11,10))                                                  0.000     2.124
| (CHANX:149623 L4 length:4 (11,10)->(8,10))                                         0.208     2.332
| (CHANY:182417 L4 length:4 (10,10)->(10,7))                                         0.208     2.540
| (IPIN:49168 side: (LEFT,) (11,8))                                                  0.130     2.670
| (intra 'clb' routing)                                                              0.206     2.876
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder at (11,8))                             0.000     2.876
| (primitive 'adder' combinational delay)                                            0.049     2.926
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder at (11,8))                          0.000     2.926
| (intra 'clb' routing)                                                              0.000     2.926
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder at (11,8))                           0.000     2.926
| (primitive 'adder' combinational delay)                                            0.026     2.951
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder at (11,8))                          0.000     2.951
| (intra 'clb' routing)                                                              0.000     2.951
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder at (11,8))                           0.000     2.951
| (primitive 'adder' combinational delay)                                            0.026     2.977
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder at (11,8))                          0.000     2.977
| (intra 'clb' routing)                                                              0.000     2.977
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder at (11,8))                           0.000     2.977
| (primitive 'adder' combinational delay)                                            0.026     3.002
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder at (11,8))                          0.000     3.002
| (intra 'clb' routing)                                                              0.000     3.002
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder at (11,8))                           0.000     3.002
| (primitive 'adder' combinational delay)                                            0.026     3.028
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder at (11,8))                          0.000     3.028
| (intra 'clb' routing)                                                              0.000     3.028
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder at (11,8))                           0.000     3.028
| (primitive 'adder' combinational delay)                                            0.026     3.053
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder at (11,8))                          0.000     3.053
| (intra 'clb' routing)                                                              0.000     3.053
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder at (11,8))                           0.000     3.053
| (primitive 'adder' combinational delay)                                            0.026     3.079
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder at (11,8))                          0.000     3.079
| (intra 'clb' routing)                                                              0.000     3.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder at (11,8))                           0.000     3.079
| (primitive 'adder' combinational delay)                                            0.026     3.104
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder at (11,8))                          0.000     3.104
| (intra 'clb' routing)                                                              0.000     3.104
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder at (11,8))                           0.000     3.104
| (primitive 'adder' combinational delay)                                            0.026     3.130
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder at (11,8))                          0.000     3.130
| (intra 'clb' routing)                                                              0.000     3.130
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder at (11,8))                          0.000     3.130
| (primitive 'adder' combinational delay)                                            0.026     3.156
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder at (11,8))                         0.000     3.156
| (intra 'clb' routing)                                                              0.000     3.156
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder at (11,8))                          0.000     3.156
| (primitive 'adder' combinational delay)                                            0.026     3.181
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder at (11,8))                         0.000     3.181
| (intra 'clb' routing)                                                              0.000     3.181
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder at (11,8))                          0.000     3.181
| (primitive 'adder' combinational delay)                                            0.026     3.207
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder at (11,8))                         0.000     3.207
| (intra 'clb' routing)                                                              0.000     3.207
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder at (11,8))                          0.000     3.207
| (primitive 'adder' combinational delay)                                            0.026     3.232
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder at (11,8))                         0.000     3.232
| (intra 'clb' routing)                                                              0.000     3.232
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder at (11,8))                          0.000     3.232
| (primitive 'adder' combinational delay)                                            0.026     3.258
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder at (11,8))                         0.000     3.258
| (intra 'clb' routing)                                                              0.000     3.258
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder at (11,8))                          0.000     3.258
| (primitive 'adder' combinational delay)                                            0.026     3.283
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder at (11,8))                         0.000     3.283
| (intra 'clb' routing)                                                              0.000     3.283
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder at (11,8))                          0.000     3.283
| (primitive 'adder' combinational delay)                                            0.026     3.309
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder at (11,8))                         0.000     3.309
| (intra 'clb' routing)                                                              0.000     3.309
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder at (11,8))                          0.000     3.309
| (primitive 'adder' combinational delay)                                            0.035     3.344
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder at (11,8))                       0.000     3.344
| (intra 'clb' routing)                                                              0.040     3.384
| (OPIN:49215 side: (BOTTOM,) (11,8))                                                0.000     3.384
| (CHANX:146323 L4 length:4 (11,7)->(8,7))                                           0.208     3.592
| (CHANY:182438 L4 length:4 (10,8)->(10,11))                                         0.208     3.800
| (CHANY:182592 L4 length:4 (10,12)->(10,15))                                        0.208     4.008
| (IPIN:49780 side: (LEFT,) (11,12))                                                 0.130     4.138
| (intra 'clb' routing)                                                              0.075     4.213
n11663.in[0] (.names at (11,12))                                                     0.000     4.213
| (primitive '.names' combinational delay)                                           0.180     4.392
n11663.out[0] (.names at (11,12))                                                    0.000     4.392
| (intra 'clb' routing)                                                              0.115     4.507
out1[9].in[1] (.names at (11,12))                                                    0.000     4.507
| (primitive '.names' combinational delay)                                           0.153     4.660
out1[9].out[0] (.names at (11,12))                                                   0.000     4.660
| (intra 'clb' routing)                                                              0.040     4.700
| (OPIN:49828 side: (LEFT,) (11,12))                                                 0.000     4.700
| (CHANY:182580 L4 length:4 (10,12)->(10,15))                                        0.208     4.908
| (CHANX:151767 L4 length:4 (10,12)->(7,12))                                         0.208     5.116
| (CHANX:151621 L4 length:4 (6,12)->(3,12))                                          0.208     5.324
| (CHANX:151557 L4 length:2 (2,12)->(1,12))                                          0.208     5.531
| (CHANY:171555 L4 length:4 (0,12)->(0,9))                                           0.208     5.739
| (IPIN:573 side: (RIGHT,) (0,12))                                                   0.130     5.869
| (intra 'io' routing)                                                               0.014     5.883
out:out1[9].outpad[0] (.output at (0,12))                                            0.000     5.883
data arrival time                                                                              5.883

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -5.883
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -5.883


#End of timing report
