// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "09/01/2021 13:51:44"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clock,
	rst,
	enable,
	button1_raw,
	button2_raw,
	button3_raw,
	switch_array,
	mode_switch,
	rw_switch1,
	rw_switch2,
	scaled_clk,
	m1_busy,
	m2_busy,
	display1_pin,
	display2_pin,
	display3_pin,
	display4_pin,
	display5_pin,
	display6_pin,
	display7_pin,
	display8_pin,
	LCD_ON,
	LCD_BLON,
	LCD_RW,
	LCD_EN,
	LCD_RS,
	LCD_DATA);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clock;
input 	rst;
input 	enable;
input 	button1_raw;
input 	button2_raw;
input 	button3_raw;
input 	[11:0] switch_array;
input 	mode_switch;
input 	rw_switch1;
input 	rw_switch2;
output 	scaled_clk;
output 	m1_busy;
output 	m2_busy;
output 	[6:0] display1_pin;
output 	[6:0] display2_pin;
output 	[6:0] display3_pin;
output 	[6:0] display4_pin;
output 	[6:0] display5_pin;
output 	[6:0] display6_pin;
output 	[6:0] display7_pin;
output 	[6:0] display8_pin;
output 	LCD_ON;
output 	LCD_BLON;
output 	LCD_RW;
output 	LCD_EN;
output 	LCD_RS;
inout 	[7:0] LCD_DATA;

// Design Ports Information
// scaled_clk	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_busy	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_busy	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode_switch	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button1_raw	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button2_raw	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button3_raw	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rw_switch1	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rw_switch2	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \LCD_DATA[0]~input_o ;
wire \LCD_DATA[1]~input_o ;
wire \LCD_DATA[2]~input_o ;
wire \LCD_DATA[3]~input_o ;
wire \LCD_DATA[4]~input_o ;
wire \LCD_DATA[5]~input_o ;
wire \LCD_DATA[6]~input_o ;
wire \LCD_DATA[7]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[0]~20_combout ;
wire \LCD|LCD|r0|Equal0~2_combout ;
wire \LCD|LCD|r0|Equal0~3_combout ;
wire \LCD|LCD|r0|Cont[1]~19_combout ;
wire \LCD|LCD|r0|Equal0~1_combout ;
wire \LCD|LCD|r0|Equal0~4_combout ;
wire \LCD|LCD|r0|Equal0~5_combout ;
wire \LCD|LCD|r0|Cont[0]~57_combout ;
wire \LCD|LCD|r0|Cont[1]~20 ;
wire \LCD|LCD|r0|Cont[2]~21_combout ;
wire \LCD|LCD|r0|Cont[2]~22 ;
wire \LCD|LCD|r0|Cont[3]~23_combout ;
wire \LCD|LCD|r0|Cont[3]~24 ;
wire \LCD|LCD|r0|Cont[4]~25_combout ;
wire \LCD|LCD|r0|Cont[4]~26 ;
wire \LCD|LCD|r0|Cont[5]~27_combout ;
wire \LCD|LCD|r0|Cont[5]~28 ;
wire \LCD|LCD|r0|Cont[6]~29_combout ;
wire \LCD|LCD|r0|Cont[6]~30 ;
wire \LCD|LCD|r0|Cont[7]~31_combout ;
wire \LCD|LCD|r0|Cont[7]~32 ;
wire \LCD|LCD|r0|Cont[8]~33_combout ;
wire \LCD|LCD|r0|Cont[8]~34 ;
wire \LCD|LCD|r0|Cont[9]~35_combout ;
wire \LCD|LCD|r0|Cont[9]~36 ;
wire \LCD|LCD|r0|Cont[10]~37_combout ;
wire \LCD|LCD|r0|Cont[10]~38 ;
wire \LCD|LCD|r0|Cont[11]~39_combout ;
wire \LCD|LCD|r0|Cont[11]~40 ;
wire \LCD|LCD|r0|Cont[12]~41_combout ;
wire \LCD|LCD|r0|Cont[12]~42 ;
wire \LCD|LCD|r0|Cont[13]~43_combout ;
wire \LCD|LCD|r0|Cont[13]~44 ;
wire \LCD|LCD|r0|Cont[14]~45_combout ;
wire \LCD|LCD|r0|Cont[14]~46 ;
wire \LCD|LCD|r0|Cont[15]~47_combout ;
wire \LCD|LCD|r0|Cont[15]~48 ;
wire \LCD|LCD|r0|Cont[16]~49_combout ;
wire \LCD|LCD|r0|Cont[16]~50 ;
wire \LCD|LCD|r0|Cont[17]~51_combout ;
wire \LCD|LCD|r0|Cont[17]~52 ;
wire \LCD|LCD|r0|Cont[18]~53_combout ;
wire \LCD|LCD|r0|Cont[18]~54 ;
wire \LCD|LCD|r0|Cont[19]~55_combout ;
wire \LCD|LCD|r0|Equal0~0_combout ;
wire \LCD|LCD|r0|Equal0~6_combout ;
wire \LCD|LCD|r0|oRESET~feeder_combout ;
wire \LCD|LCD|r0|oRESET~q ;
wire \LCD|LCD|r0|oRESET~clkctrl_outclk ;
wire \LCD|LCD|u1|LessThan0~1_combout ;
wire \LCD|LCD|u1|LessThan0~0_combout ;
wire \LCD|LCD|u1|LessThan0~2_combout ;
wire \LCD|LCD|u1|LessThan0~3_combout ;
wire \LCD|LCD|u1|LessThan0~5_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[0]~21 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[1]~22_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[1]~23 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[2]~24_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[2]~25 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[3]~26_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[3]~27 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[4]~28_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[4]~29 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[5]~30_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[5]~31 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[6]~32_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[6]~33 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[7]~34_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[7]~35 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[8]~36_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[8]~37 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[9]~38_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[9]~39 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[10]~40_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[10]~41 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[11]~42_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[11]~43 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[12]~44_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[12]~45 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[13]~46_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[13]~47 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[14]~48_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[14]~49 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[15]~50_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[15]~51 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[16]~52_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[16]~53 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[17]~54_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[17]~55 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[18]~56_combout ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[18]~57 ;
wire \LCD|LCD|u1|CLK_COUNT_400HZ[19]~58_combout ;
wire \LCD|LCD|u1|LessThan0~4_combout ;
wire \LCD|LCD|u1|CLK_400HZ~0_combout ;
wire \LCD|LCD|u1|CLK_400HZ~q ;
wire \LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ;
wire \LCD|LCD|u1|state.HOLD~q ;
wire \LCD|LCD|u1|LCD_RS~0_combout ;
wire \LCD|LCD|u1|state.DROP_LCD_E~q ;
wire \LCD|LCD|u1|state.RESET1~feeder_combout ;
wire \LCD|LCD|u1|state.RESET1~q ;
wire \LCD|LCD|u1|Selector16~0_combout ;
wire \LCD|LCD|u1|next_command.RESET2~q ;
wire \LCD|LCD|u1|state~40_combout ;
wire \LCD|LCD|u1|state.RESET2~q ;
wire \LCD|LCD|u1|Selector17~0_combout ;
wire \LCD|LCD|u1|next_command.RESET3~q ;
wire \LCD|LCD|u1|state~37_combout ;
wire \LCD|LCD|u1|state.RESET3~q ;
wire \LCD|LCD|u1|Selector10~0_combout ;
wire \LCD|LCD|u1|next_command.FUNC_SET~q ;
wire \LCD|LCD|u1|state~39_combout ;
wire \LCD|LCD|u1|state.FUNC_SET~q ;
wire \LCD|LCD|u1|Selector18~0_combout ;
wire \LCD|LCD|u1|next_command.DISPLAY_OFF~q ;
wire \LCD|LCD|u1|state~38_combout ;
wire \LCD|LCD|u1|state.DISPLAY_OFF~q ;
wire \LCD|LCD|u1|Selector19~0_combout ;
wire \LCD|LCD|u1|next_command.DISPLAY_CLEAR~q ;
wire \LCD|LCD|u1|state~35_combout ;
wire \LCD|LCD|u1|state.DISPLAY_CLEAR~q ;
wire \LCD|LCD|u1|Selector9~0_combout ;
wire \LCD|LCD|u1|CHAR_COUNT[0]~5_combout ;
wire \LCD|LCD|u1|Selector24~0_combout ;
wire \LCD|LCD|u1|CHAR_COUNT[0]~6 ;
wire \LCD|LCD|u1|CHAR_COUNT[1]~7_combout ;
wire \LCD|LCD|u1|Selector23~0_combout ;
wire \LCD|LCD|u1|CHAR_COUNT[1]~8 ;
wire \LCD|LCD|u1|CHAR_COUNT[2]~9_combout ;
wire \LCD|LCD|u1|Selector22~0_combout ;
wire \LCD|LCD|u1|CHAR_COUNT[2]~10 ;
wire \LCD|LCD|u1|CHAR_COUNT[3]~11_combout ;
wire \LCD|LCD|u1|Selector21~0_combout ;
wire \LCD|LCD|u1|Equal2~0_combout ;
wire \LCD|LCD|u1|CHAR_COUNT[3]~12 ;
wire \LCD|LCD|u1|CHAR_COUNT[4]~13_combout ;
wire \LCD|LCD|u1|Selector20~0_combout ;
wire \LCD|LCD|u1|Selector14~0_combout ;
wire \LCD|LCD|u1|Selector14~1_combout ;
wire \LCD|LCD|u1|next_command.LINE2~q ;
wire \LCD|LCD|u1|state~34_combout ;
wire \LCD|LCD|u1|state.LINE2~q ;
wire \LCD|LCD|u1|Selector11~0_combout ;
wire \LCD|LCD|u1|next_command.DISPLAY_ON~q ;
wire \LCD|LCD|u1|state~36_combout ;
wire \LCD|LCD|u1|state.DISPLAY_ON~q ;
wire \LCD|LCD|u1|Selector12~0_combout ;
wire \LCD|LCD|u1|next_command.MODE_SET~q ;
wire \LCD|LCD|u1|state~33_combout ;
wire \LCD|LCD|u1|state.MODE_SET~q ;
wire \LCD|LCD|u1|Selector13~0_combout ;
wire \LCD|LCD|u1|Selector15~0_combout ;
wire \LCD|LCD|u1|Selector15~1_combout ;
wire \LCD|LCD|u1|next_command.RETURN_HOME~q ;
wire \LCD|LCD|u1|state~32_combout ;
wire \LCD|LCD|u1|state.RETURN_HOME~q ;
wire \LCD|LCD|u1|Selector13~1_combout ;
wire \LCD|LCD|u1|next_command.Print_String~q ;
wire \LCD|LCD|u1|state~31_combout ;
wire \LCD|LCD|u1|state.Print_String~q ;
wire \rst~input_o ;
wire \mode_switch~input_o ;
wire \LCD|comb~0_combout ;
wire \CLK_DIV|Add0~0_combout ;
wire \CLK_DIV|count~0_combout ;
wire \enable~input_o ;
wire \CLK_DIV|Add0~1 ;
wire \CLK_DIV|Add0~2_combout ;
wire \CLK_DIV|Add0~3 ;
wire \CLK_DIV|Add0~4_combout ;
wire \CLK_DIV|Add0~5 ;
wire \CLK_DIV|Add0~6_combout ;
wire \CLK_DIV|Equal0~0_combout ;
wire \CLK_DIV|Add0~7 ;
wire \CLK_DIV|Add0~8_combout ;
wire \CLK_DIV|Add0~9 ;
wire \CLK_DIV|Add0~10_combout ;
wire \CLK_DIV|Add0~11 ;
wire \CLK_DIV|Add0~12_combout ;
wire \CLK_DIV|Add0~13 ;
wire \CLK_DIV|Add0~14_combout ;
wire \CLK_DIV|count~1_combout ;
wire \CLK_DIV|Add0~15 ;
wire \CLK_DIV|Add0~16_combout ;
wire \CLK_DIV|Add0~17 ;
wire \CLK_DIV|Add0~18_combout ;
wire \CLK_DIV|Add0~19 ;
wire \CLK_DIV|Add0~20_combout ;
wire \CLK_DIV|Add0~21 ;
wire \CLK_DIV|Add0~22_combout ;
wire \CLK_DIV|Add0~23 ;
wire \CLK_DIV|Add0~24_combout ;
wire \CLK_DIV|count~2_combout ;
wire \CLK_DIV|Add0~25 ;
wire \CLK_DIV|Add0~26_combout ;
wire \CLK_DIV|count~3_combout ;
wire \CLK_DIV|Add0~27 ;
wire \CLK_DIV|Add0~28_combout ;
wire \CLK_DIV|count~4_combout ;
wire \CLK_DIV|Add0~29 ;
wire \CLK_DIV|Add0~30_combout ;
wire \CLK_DIV|count~5_combout ;
wire \CLK_DIV|Equal0~3_combout ;
wire \CLK_DIV|Equal0~1_combout ;
wire \CLK_DIV|Equal0~2_combout ;
wire \CLK_DIV|Equal0~4_combout ;
wire \CLK_DIV|Add0~31 ;
wire \CLK_DIV|Add0~32_combout ;
wire \CLK_DIV|Add0~33 ;
wire \CLK_DIV|Add0~34_combout ;
wire \CLK_DIV|count~6_combout ;
wire \CLK_DIV|Add0~35 ;
wire \CLK_DIV|Add0~36_combout ;
wire \CLK_DIV|Add0~37 ;
wire \CLK_DIV|Add0~38_combout ;
wire \CLK_DIV|count~7_combout ;
wire \CLK_DIV|Add0~39 ;
wire \CLK_DIV|Add0~40_combout ;
wire \CLK_DIV|count~8_combout ;
wire \CLK_DIV|Add0~41 ;
wire \CLK_DIV|Add0~42_combout ;
wire \CLK_DIV|count~9_combout ;
wire \CLK_DIV|Add0~43 ;
wire \CLK_DIV|Add0~44_combout ;
wire \CLK_DIV|count~10_combout ;
wire \CLK_DIV|Add0~45 ;
wire \CLK_DIV|Add0~46_combout ;
wire \CLK_DIV|count~11_combout ;
wire \CLK_DIV|Equal0~6_combout ;
wire \CLK_DIV|Add0~47 ;
wire \CLK_DIV|Add0~48_combout ;
wire \CLK_DIV|Add0~49 ;
wire \CLK_DIV|Add0~50_combout ;
wire \CLK_DIV|count~12_combout ;
wire \CLK_DIV|Add0~51 ;
wire \CLK_DIV|Add0~52_combout ;
wire \CLK_DIV|Add0~53 ;
wire \CLK_DIV|Add0~54_combout ;
wire \CLK_DIV|Equal0~7_combout ;
wire \CLK_DIV|Equal0~5_combout ;
wire \CLK_DIV|Equal0~8_combout ;
wire \CLK_DIV|clk~0_combout ;
wire \CLK_DIV|clk~q ;
wire \CLK_DIV|clk~clkctrl_outclk ;
wire \button2_raw~input_o ;
wire \button1_raw~input_o ;
wire \button3_raw~input_o ;
wire \COMMAND|always0~0_combout ;
wire \COMMAND|Mux0~0_combout ;
wire \COMMAND|Mux1~0_combout ;
wire \COMMAND|Mux1~1_combout ;
wire \COMMAND|Mux1~2_combout ;
wire \COMMAND|Mux2~0_combout ;
wire \COMMAND|Mux2~1_combout ;
wire \COMMAND|Mux2~2_combout ;
wire \COMMAND|Mux2~3_combout ;
wire \COMMAND|DISPLAY4|display|Equal0~3_combout ;
wire \LCD|config_done~combout ;
wire \LCD|Line21[6]~2_combout ;
wire \LCD|Line21[0]~3_combout ;
wire \LCD|LCD|u1|u1|Mux1~54_combout ;
wire \LCD|Line12[0]~0_combout ;
wire \LCD|LCD_state.0000~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~60_combout ;
wire \LCD|LCD|u1|u1|Mux1~58_combout ;
wire \switch_array[6]~input_o ;
wire \COMMAND|address~9_combout ;
wire \COMMAND|address[11]~1_combout ;
wire \COMMAND|address[11]~2_combout ;
wire \COMMAND|Mux49~0_combout ;
wire \COMMAND|master~2_combout ;
wire \COMMAND|master~3_combout ;
wire \COMMAND|slave~4_combout ;
wire \COMMAND|master~6_combout ;
wire \COMMAND|master[0]~5_combout ;
wire \LCD|Line110[6]~0_combout ;
wire \COMMAND|master~4_combout ;
wire \COMMAND|burst_num2[11]~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~124_combout ;
wire \COMMAND|burst_num1[11]~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~56_combout ;
wire \LCD|LCD|u1|u1|Mux1~57_combout ;
wire \switch_array[7]~input_o ;
wire \COMMAND|address~8_combout ;
wire \COMMAND|Mux48~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~55_combout ;
wire \LCD|LCD|u1|u1|Mux1~59_combout ;
wire \LCD|LCD|u1|u1|Mux7~4_combout ;
wire \LCD|Line17[6]~9_combout ;
wire \COMMAND|data~7_combout ;
wire \COMMAND|data[5]~1_combout ;
wire \COMMAND|data[5]~2_combout ;
wire \COMMAND|Mux56~0_combout ;
wire \COMMAND|data~6_combout ;
wire \COMMAND|Mux57~0_combout ;
wire \COMMAND|data1[6]~feeder_combout ;
wire \LCD|LCD|u1|u1|Mux1~61_combout ;
wire \LCD|LCD|u1|u1|Mux7~5_combout ;
wire \LCD|Line114[6]~0_combout ;
wire \COMMAND|slave~7_combout ;
wire \LCD|Line23[0]~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~132_combout ;
wire \LCD|LCD|u1|u1|Mux1~46_combout ;
wire \switch_array[5]~input_o ;
wire \COMMAND|data~5_combout ;
wire \COMMAND|Mux58~0_combout ;
wire \switch_array[4]~input_o ;
wire \COMMAND|data~4_combout ;
wire \COMMAND|Mux59~0_combout ;
wire \COMMAND|data1[4]~feeder_combout ;
wire \LCD|LCD|u1|u1|Mux1~53_combout ;
wire \LCD|Line111[5]~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~51_combout ;
wire \LCD|LCD|u1|u1|Mux1~52_combout ;
wire \LCD|LCD|u1|u1|Mux1~48_combout ;
wire \LCD|LCD|u1|u1|Mux1~49_combout ;
wire \COMMAND|address~7_combout ;
wire \COMMAND|Mux51~0_combout ;
wire \COMMAND|address~6_combout ;
wire \COMMAND|Mux50~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~47_combout ;
wire \LCD|LCD|u1|u1|Mux1~50_combout ;
wire \LCD|LCD|u1|u1|Mux7~2_combout ;
wire \LCD|LCD|u1|u1|Mux7~3_combout ;
wire \LCD|LCD|u1|u1|Mux7~6_combout ;
wire \LCD|LCD|u1|u1|Mux1~63_combout ;
wire \switch_array[0]~input_o ;
wire \COMMAND|address~10_combout ;
wire \COMMAND|Mux55~0_combout ;
wire \switch_array[1]~input_o ;
wire \COMMAND|address~11_combout ;
wire \COMMAND|Mux54~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~62_combout ;
wire \LCD|LCD|u1|u1|Mux1~125_combout ;
wire \COMMAND|data~8_combout ;
wire \COMMAND|Mux63~0_combout ;
wire \COMMAND|data1[0]~feeder_combout ;
wire \COMMAND|data~9_combout ;
wire \COMMAND|Mux62~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~68_combout ;
wire \COMMAND|DISPLAY4|display|Equal0~2_combout ;
wire \LCD|LCD_state.0000~1_combout ;
wire \LCD|LCD|u1|u1|Mux1~64_combout ;
wire \LCD|LCD|u1|u1|Mux1~65_combout ;
wire \switch_array[9]~input_o ;
wire \COMMAND|address~12_combout ;
wire \COMMAND|Mux46~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~67_combout ;
wire \LCD|LCD|u1|u1|Mux1~135_combout ;
wire \LCD|LCD|u1|u1|Mux1~66_combout ;
wire \switch_array[8]~input_o ;
wire \COMMAND|address~13_combout ;
wire \COMMAND|Mux47~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~136_combout ;
wire \LCD|LCD|u1|u1|Mux7~7_combout ;
wire \LCD|LCD|u1|u1|Mux7~8_combout ;
wire \switch_array[3]~input_o ;
wire \COMMAND|data~3_combout ;
wire \COMMAND|Mux60~0_combout ;
wire \switch_array[2]~input_o ;
wire \COMMAND|data~0_combout ;
wire \COMMAND|Mux61~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~45_combout ;
wire \COMMAND|DISPLAY4|display|Equal0~1_combout ;
wire \LCD|Line17[5]~8_combout ;
wire \LCD|LCD|u1|u1|Mux1~34_combout ;
wire \COMMAND|address~3_combout ;
wire \COMMAND|Mux52~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~37_combout ;
wire \LCD|LCD|u1|u1|Mux1~38_combout ;
wire \COMMAND|address~0_combout ;
wire \COMMAND|Mux53~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~35_combout ;
wire \LCD|LCD|u1|u1|Mux1~36_combout ;
wire \LCD|LCD|u1|u1|Mux1~39_combout ;
wire \LCD|LCD|u1|u1|Mux1~43_combout ;
wire \switch_array[10]~input_o ;
wire \COMMAND|address~4_combout ;
wire \COMMAND|Mux45~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~40_combout ;
wire \LCD|LCD|u1|u1|Mux1~41_combout ;
wire \switch_array[11]~input_o ;
wire \COMMAND|address~5_combout ;
wire \COMMAND|Mux44~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~42_combout ;
wire \LCD|LCD|u1|u1|Mux1~44_combout ;
wire \LCD|LCD|u1|u1|Mux7~0_combout ;
wire \LCD|LCD|u1|u1|Mux7~1_combout ;
wire \LCD|LCD|u1|u1|Mux7~9_combout ;
wire \LCD|LCD|u1|u1|Mux3~14_combout ;
wire \LCD|LCD_state~0_combout ;
wire \LCD|LCD_state~1_combout ;
wire \LCD|Line21[3]~4_combout ;
wire \LCD|LCD|u1|u1|Mux3~15_combout ;
wire \LCD|Line15[6]~1_combout ;
wire \LCD|LCD|u1|u1|Mux3~23_combout ;
wire \LCD|LCD|u1|u1|Mux3~16_combout ;
wire \LCD|Line16[4]~2_combout ;
wire \LCD|LCD|u1|u1|Mux3~17_combout ;
wire \LCD|LCD|u1|u1|Mux3~18_combout ;
wire \LCD|LCD|u1|u1|Mux3~19_combout ;
wire \LCD|Line19[4]~4_combout ;
wire \LCD|Line19[4]~6_combout ;
wire \LCD|LCD|u1|u1|Mux3~20_combout ;
wire \LCD|LCD|u1|u1|Mux3~21_combout ;
wire \LCD|LCD|u1|u1|Mux3~11_combout ;
wire \LCD|LCD|u1|u1|Mux3~12_combout ;
wire \LCD|Line11[4]~0_combout ;
wire \LCD|Line13[4]~0_combout ;
wire \LCD|LCD|u1|u1|Mux3~8_combout ;
wire \LCD|LCD|u1|u1|Mux3~7_combout ;
wire \LCD|LCD|u1|u1|Mux3~9_combout ;
wire \LCD|Line16[6]~0_combout ;
wire \LCD|Line16[6]~1_combout ;
wire \LCD|LCD|u1|u1|Mux3~5_combout ;
wire \LCD|Line18[4]~2_combout ;
wire \LCD|Line18[4]~3_combout ;
wire \LCD|Line11[5]~2_combout ;
wire \LCD|LCD|u1|u1|Mux3~6_combout ;
wire \LCD|LCD|u1|u1|Mux3~10_combout ;
wire \LCD|LCD|u1|u1|Mux3~2_combout ;
wire \LCD|LCD|u1|u1|Mux3~3_combout ;
wire \LCD|LCD|u1|u1|Mux3~4_combout ;
wire \LCD|LCD|u1|u1|Mux3~13_combout ;
wire \LCD|LCD|u1|u1|Mux3~22_combout ;
wire \LCD|Line21[3]~5_combout ;
wire \LCD|Line111[5]~1_combout ;
wire \LCD|LCD|u1|u1|Mux4~20_combout ;
wire \LCD|LCD|u1|u1|Mux4~14_combout ;
wire \LCD|LCD|u1|u1|Mux4~16_combout ;
wire \LCD|LCD|u1|u1|Mux2~2_combout ;
wire \LCD|Line27[6]~0_combout ;
wire \LCD|LCD|u1|u1|Mux4~13_combout ;
wire \LCD|LCD|u1|u1|Mux4~15_combout ;
wire \LCD|LCD|u1|u1|Mux4~17_combout ;
wire \LCD|LCD|u1|u1|Mux4~10_combout ;
wire \LCD|LCD|u1|u1|Mux1~76_combout ;
wire \LCD|LCD|u1|u1|Mux1~75_combout ;
wire \LCD|LCD|u1|u1|Mux4~9_combout ;
wire \LCD|LCD|u1|u1|Mux1~73_combout ;
wire \LCD|Line11[3]~1_combout ;
wire \LCD|LCD|u1|u1|Mux1~74_combout ;
wire \LCD|LCD|u1|u1|Mux4~8_combout ;
wire \LCD|LCD|u1|u1|Mux4~11_combout ;
wire \LCD|LCD|u1|u1|Mux1~72_combout ;
wire \LCD|LCD|u1|u1|Mux4~19_combout ;
wire \LCD|LCD|u1|u1|Mux1~71_combout ;
wire \LCD|LCD|u1|u1|Mux4~6_combout ;
wire \LCD|Line110[3]~1_combout ;
wire \LCD|Line19[3]~5_combout ;
wire \LCD|LCD|u1|u1|Mux1~69_combout ;
wire \LCD|LCD|u1|u1|Mux1~70_combout ;
wire \LCD|LCD|u1|u1|Mux4~7_combout ;
wire \LCD|LCD|u1|u1|Mux4~12_combout ;
wire \LCD|LCD|u1|u1|Mux4~18_combout ;
wire \LCD|LCD|u1|u1|Mux1~90_combout ;
wire \LCD|LCD|u1|u1|Mux1~91_combout ;
wire \LCD|LCD|u1|u1|Mux1~93_combout ;
wire \LCD|LCD|u1|u1|Mux1~94_combout ;
wire \LCD|LCD|u1|u1|Mux1~128_combout ;
wire \LCD|LCD|u1|u1|Mux1~127_combout ;
wire \LCD|LCD|u1|u1|Mux1~92_combout ;
wire \LCD|LCD|u1|u1|Mux1~95_combout ;
wire \LCD|LCD|u1|u1|Mux1~86_combout ;
wire \LCD|LCD|u1|u1|Mux1~85_combout ;
wire \LCD|LCD|u1|u1|Mux1~87_combout ;
wire \LCD|LCD|u1|u1|Mux1~88_combout ;
wire \LCD|LCD|u1|u1|Mux1~126_combout ;
wire \LCD|LCD|u1|u1|Mux1~77_combout ;
wire \LCD|LCD|u1|u1|Mux1~79_combout ;
wire \LCD|LCD|u1|u1|Mux1~78_combout ;
wire \LCD|LCD|u1|u1|Mux1~80_combout ;
wire \LCD|LCD|u1|u1|Mux1~83_combout ;
wire \LCD|Line15[6]~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~81_combout ;
wire \LCD|Line17[6]~5_combout ;
wire \LCD|Line17[6]~10_combout ;
wire \LCD|LCD|u1|u1|Mux1~82_combout ;
wire \LCD|LCD|u1|u1|Mux1~84_combout ;
wire \LCD|LCD|u1|u1|Mux1~89_combout ;
wire \LCD|LCD|u1|u1|Mux1~96_combout ;
wire \LCD|LCD|u1|u1|Mux1~97_combout ;
wire \LCD|LCD|u1|u1|Mux1~130_combout ;
wire \LCD|LCD|u1|u1|Mux1~123_combout ;
wire \LCD|LCD|u1|u1|Mux1~15_combout ;
wire \LCD|LCD|u1|u1|Mux1~16_combout ;
wire \LCD|LCD|u1|u1|Mux1~131_combout ;
wire \LCD|LCD|u1|u1|Mux1~133_combout ;
wire \LCD|LCD|u1|u1|Mux1~134_combout ;
wire \LCD|LCD|u1|u1|Mux6~10_combout ;
wire \LCD|LCD|u1|u1|Mux6~11_combout ;
wire \LCD|LCD|u1|u1|Mux1~122_combout ;
wire \LCD|LCD|u1|u1|Mux6~4_combout ;
wire \LCD|LCD|u1|u1|Mux6~5_combout ;
wire \LCD|LCD|u1|u1|Mux6~6_combout ;
wire \LCD|LCD|u1|u1|Mux6~13_combout ;
wire \LCD|LCD|u1|u1|Mux6~7_combout ;
wire \LCD|LCD|u1|u1|Mux6~8_combout ;
wire \LCD|LCD|u1|u1|Mux1~116_combout ;
wire \LCD|LCD|u1|u1|Mux1~120_combout ;
wire \LCD|LCD|u1|u1|Mux1~121_combout ;
wire \LCD|LCD|u1|u1|Mux1~129_combout ;
wire \LCD|LCD|u1|u1|Mux1~118_combout ;
wire \LCD|LCD|u1|u1|Mux1~119_combout ;
wire \LCD|LCD|u1|u1|Mux1~117_combout ;
wire \LCD|LCD|u1|u1|Mux6~2_combout ;
wire \LCD|LCD|u1|u1|Mux6~3_combout ;
wire \LCD|LCD|u1|u1|Mux6~9_combout ;
wire \LCD|LCD|u1|u1|Mux6~12_combout ;
wire \LCD|LCD|u1|u1|Mux1~114_combout ;
wire \LCD|LCD|u1|u1|Mux1~115_combout ;
wire \LCD|LCD|u1|u1|Mux1~99_combout ;
wire \LCD|LCD|u1|u1|Mux1~100_combout ;
wire \LCD|LCD|u1|u1|Mux1~101_combout ;
wire \LCD|LCD|u1|u1|Mux1~110_combout ;
wire \LCD|LCD|u1|u1|Mux1~111_combout ;
wire \LCD|LCD|u1|u1|Mux1~112_combout ;
wire \LCD|LCD|u1|u1|Mux1~108_combout ;
wire \LCD|LCD|u1|u1|Mux1~109_combout ;
wire \LCD|LCD|u1|u1|Mux1~113_combout ;
wire \LCD|LCD|u1|u1|Mux1~104_combout ;
wire \LCD|LCD|u1|u1|Mux1~103_combout ;
wire \LCD|LCD|u1|u1|Mux1~105_combout ;
wire \LCD|LCD|u1|u1|Mux1~102_combout ;
wire \LCD|LCD|u1|u1|Mux1~106_combout ;
wire \LCD|LCD|u1|u1|Mux1~107_combout ;
wire \LCD|LCD|u1|u1|Mux5~4_combout ;
wire \LCD|LCD|u1|u1|Mux5~5_combout ;
wire \LCD|LCD|u1|u1|Mux5~0_combout ;
wire \LCD|LCD|u1|u1|Mux1~98_combout ;
wire \LCD|LCD|u1|u1|Mux5~1_combout ;
wire \LCD|LCD|u1|u1|Mux5~2_combout ;
wire \LCD|LCD|u1|u1|Mux5~3_combout ;
wire \LCD|LCD|u1|u1|Mux5~6_combout ;
wire \LCD|LCD|u1|u1|Mux2~4_combout ;
wire \LCD|LCD|u1|u1|Mux2~5_combout ;
wire \LCD|LCD|u1|u1|Mux2~13_combout ;
wire \LCD|LCD|u1|u1|Mux2~9_combout ;
wire \LCD|LCD|u1|u1|Mux2~6_combout ;
wire \LCD|LCD|u1|u1|Mux2~3_combout ;
wire \COMMAND|DISPLAY4|display|io_seven[5]~6_combout ;
wire \LCD|LCD|u1|u1|Mux2~7_combout ;
wire \LCD|LCD|u1|u1|Mux2~8_combout ;
wire \LCD|LCD|u1|u1|Mux2~10_combout ;
wire \LCD|LCD|u1|u1|Mux2~11_combout ;
wire \LCD|LCD|u1|u1|Mux2~12_combout ;
wire \LCD|LCD|u1|DATA_BUS_VALUE~0_combout ;
wire \LCD|LCD|u1|DATA_BUS_VALUE~1_combout ;
wire \LCD|LCD|u1|Selector9~1_combout ;
wire \LCD|LCD|u1|Selector8~0_combout ;
wire \LCD|LCD|u1|Selector8~1_combout ;
wire \LCD|LCD|u1|Selector7~0_combout ;
wire \LCD|LCD|u1|Selector7~1_combout ;
wire \LCD|LCD|u1|Selector7~2_combout ;
wire \LCD|LCD|u1|Add1~0_combout ;
wire \LCD|LCD|u1|Selector6~2_combout ;
wire \LCD|LCD|u1|Selector6~1_combout ;
wire \LCD|LCD|u1|Selector6~0_combout ;
wire \LCD|LCD|u1|Selector6~3_combout ;
wire \LCD|LCD|u1|LessThan1~0_combout ;
wire \LCD|LCD|u1|Selector5~2_combout ;
wire \LCD|LCD|u1|Selector5~0_combout ;
wire \LCD|LCD|u1|Selector5~1_combout ;
wire \LCD|LCD|u1|Selector5~3_combout ;
wire \LCD|LCD|u1|DATA_BUS_VALUE[5]~2_combout ;
wire \LCD|LCD|u1|Selector4~0_combout ;
wire \LCD|LCD|u1|Selector4~1_combout ;
wire \LCD|LCD|u1|Selector3~0_combout ;
wire \LCD|LCD|u1|Selector3~1_combout ;
wire \LCD|LCD|u1|Selector2~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ;
wire \MASTER1|BUTTON_EVENT1|Selector1~0_combout ;
wire \rw_switch1~input_o ;
wire \MASTER1|BUTTON_EVENT1|Selector1~1_combout ;
wire \MASTER1|BUTTON_EVENT1|state.WRITE_EVENT~q ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~6_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~7_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~32_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~91 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~92_combout ;
wire \MASTER1|BUTTON_EVENT1|Selector4~0_combout ;
wire \COMMAND|burst_num~3_combout ;
wire \COMMAND|burst_num[1]~1_combout ;
wire \COMMAND|burst_num[1]~2_combout ;
wire \COMMAND|Mux102~0_combout ;
wire \COMMAND|burst_num~0_combout ;
wire \COMMAND|Mux101~0_combout ;
wire \COMMAND|burst_num~5_combout ;
wire \COMMAND|Mux104~0_combout ;
wire \COMMAND|burst_num1[8]~feeder_combout ;
wire \COMMAND|burst_num~4_combout ;
wire \COMMAND|Mux103~0_combout ;
wire \COMMAND|burst_num1[9]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout ;
wire \COMMAND|burst_num~8_combout ;
wire \COMMAND|Mux107~0_combout ;
wire \COMMAND|burst_num1[5]~feeder_combout ;
wire \COMMAND|burst_num~7_combout ;
wire \COMMAND|Mux106~0_combout ;
wire \COMMAND|burst_num~9_combout ;
wire \COMMAND|Mux108~0_combout ;
wire \COMMAND|burst_num~6_combout ;
wire \COMMAND|Mux105~0_combout ;
wire \COMMAND|burst_num1[7]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout ;
wire \COMMAND|burst_num~11_combout ;
wire \COMMAND|Mux110~0_combout ;
wire \COMMAND|burst_num~10_combout ;
wire \COMMAND|Mux109~0_combout ;
wire \COMMAND|burst_num~12_combout ;
wire \COMMAND|Mux111~0_combout ;
wire \COMMAND|burst_num[0]~15_combout ;
wire \LCD|Line110[6]~2_combout ;
wire \COMMAND|burst_num[0]~13_combout ;
wire \COMMAND|burst_num[0]~14_combout ;
wire \COMMAND|Mux40~0_combout ;
wire \COMMAND|burst_num[0]~16_combout ;
wire \COMMAND|Mux112~0_combout ;
wire \COMMAND|burst_num1[0]~feeder_combout ;
wire \MASTER1|BUTTON_EVENT1|burst_num[0]~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ;
wire \BUS|Bus_mux1|m2_rx_data~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|counterReg~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|Add0~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|counterReg~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~32_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ;
wire \BUS|Bus_mux1|m2_rx_data~1_combout ;
wire \BUS|Bus_mux1|m1_rx_data~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ;
wire \BUS|Bus_Arbiter1|Selector3~0_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~43_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~14_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~44_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~97 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~121_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~74 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~76 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~78 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~80 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~94 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ;
wire \BUS|Bus_mux1|s1_master_valid~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ;
wire \BUS|Bus_Arbiter1|previous_m2_grant~q ;
wire \BUS|Bus_Arbiter1|slave_sel[1]~4_combout ;
wire \BUS|Bus_Arbiter1|Selector5~0_combout ;
wire \BUS|Bus_Arbiter1|Selector5~1_combout ;
wire \BUS|Bus_Arbiter1|Selector5~2_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector15~0_combout ;
wire \BUS|Bus_Arbiter1|Selector15~1_combout ;
wire \BUS|Bus_Arbiter1|bus_grant[1]~3_combout ;
wire \BUS|Bus_Arbiter1|bus_grant[1]~4_combout ;
wire \BUS|Bus_Arbiter1|m1_grant~0_combout ;
wire \BUS|Bus_Arbiter1|m2_grant~q ;
wire \rw_switch2~input_o ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~7_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q ;
wire \MASTER2|BUTTON_EVENT1|Selector2~0_combout ;
wire \MASTER2|BUTTON_EVENT1|state.READ_EVENT~q ;
wire \MASTER2|BUTTON_EVENT1|Selector5~2_combout ;
wire \MASTER2|BUTTON_EVENT1|Selector0~0_combout ;
wire \MASTER2|BUTTON_EVENT1|state.00~q ;
wire \MASTER2|BUTTON_EVENT1|Selector4~0_combout ;
wire \MASTER2|BUTTON_EVENT1|Selector1~0_combout ;
wire \MASTER2|BUTTON_EVENT1|Selector1~1_combout ;
wire \MASTER2|BUTTON_EVENT1|state.WRITE_EVENT~q ;
wire \MASTER2|BUTTON_EVENT1|instruction[0]~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32_combout ;
wire \COMMAND|burst_num2[11]~1_combout ;
wire \MASTER2|BUTTON_EVENT1|burst_num[0]~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout ;
wire \MASTER2|BUTTON_EVENT1|burst_num[4]~feeder_combout ;
wire \MASTER2|BUTTON_EVENT1|burst_num[7]~feeder_combout ;
wire \MASTER2|BUTTON_EVENT1|burst_num[6]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout ;
wire \MASTER2|BUTTON_EVENT1|burst_num[10]~feeder_combout ;
wire \MASTER2|BUTTON_EVENT1|burst_num[11]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state~27_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~94 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~44_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~97 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ;
wire \MASTER2|BUTTON_EVENT1|instruction[1]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~120_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~72_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~74_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~76_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~78_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~94_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~9_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~7_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~8_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~6_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~9_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~7_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~8_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q ;
wire \SLAVE_4K|SLAVE_PORT|read_en_in1~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|counterReg~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|Add0~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|counterReg~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|Selector2~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|counterReg~4_combout ;
wire \SLAVE_4K|SLAVE_PORT|counterReg~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|Selector0~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|Selector0~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|slave_valid~q ;
wire \SLAVE_4K|SLAVE_PORT|read_en_in1~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|read_en_in1~q ;
wire \SLAVE_4K|SLAVE_PORT|read_en_in~combout ;
wire \SLAVE_4K|SLAVE_PORT|Selector1~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|state.01~q ;
wire \SLAVE_4K|SLAVE_PORT|Selector2~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|split_en~q ;
wire \BUS|Bus_Arbiter1|slave_split_en~combout ;
wire \BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ;
wire \BUS|Bus_Arbiter1|previous_m1_grant~q ;
wire \BUS|Bus_Arbiter1|Selector14~2_combout ;
wire \BUS|Bus_Arbiter1|Selector14~3_combout ;
wire \BUS|Bus_Arbiter1|m1_grant~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ;
wire \BUS|Bus_mux1|m2_rx_data~0_combout ;
wire \BUS|Bus_mux1|s2_master_valid~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ;
wire \SLAVE_2K1|SLAVE_PORT|read_en_in1~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|read_en_in1~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|read_en_in1~q ;
wire \SLAVE_2K1|SLAVE_PORT|read_en_in~combout ;
wire \SLAVE_2K1|SLAVE_PORT|Selector1~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|state.01~q ;
wire \SLAVE_2K1|SLAVE_PORT|Selector2~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|state.SPLIT~q ;
wire \SLAVE_2K1|SLAVE_PORT|Selector0~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|slave_valid~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~97_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~99_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~100_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~96_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~101_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~103_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~102_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~104_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~105_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~106_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~107_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~108_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~109_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~110_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~113_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~115_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~116_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~112_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~34_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~35 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~36_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~39 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~40_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~42_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~43 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~44_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~46_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~47 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~48_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~50_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~51 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~52_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~54_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~55 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~56_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~58_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~59 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~60_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~62_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~63 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~64_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~66_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~67 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~68_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~70_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~71 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~72_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~74_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~75 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~76_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~78_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~79 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~80_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~82_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~83 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~84_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~86_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~87 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~88_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~90_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~91 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~92_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~93 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ;
wire \BUS|Bus_mux1|s3_master_valid~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~feeder_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ;
wire \SLAVE_2K2|SLAVE_PORT|read_en_in1~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|read_en_in1~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|read_en_in1~q ;
wire \SLAVE_2K2|SLAVE_PORT|read_en_in~combout ;
wire \SLAVE_2K2|SLAVE_PORT|Selector1~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|state.01~q ;
wire \SLAVE_2K2|SLAVE_PORT|Selector2~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|split_en~q ;
wire \SLAVE_2K2|SLAVE_PORT|Selector2~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|counterReg~4_combout ;
wire \SLAVE_2K2|SLAVE_PORT|counterReg~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|Selector0~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|Selector0~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|slave_valid~q ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~97_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~95 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~29_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~27_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~25_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~26_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~22_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~24_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~28_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~32_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ;
wire \MASTER2|MASTER_PORT|trans_done~0_combout ;
wire \trans_done~combout ;
wire \BUS|Bus_Arbiter1|Selector11~4_combout ;
wire \BUS|Bus_Arbiter1|Selector11~5_combout ;
wire \BUS|Bus_Arbiter1|Selector11~3_combout ;
wire \BUS|Bus_Arbiter1|Selector11~2_combout ;
wire \BUS|Bus_Arbiter1|Selector11~1_combout ;
wire \BUS|Bus_Arbiter1|Selector11~6_combout ;
wire \BUS|Bus_Arbiter1|bus_busy~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ;
wire \BUS|Bus_Arbiter1|arbiter_state~15_combout ;
wire \BUS|Bus_Arbiter1|Selector2~0_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector4~0_combout ;
wire \BUS|Bus_Arbiter1|Selector4~1_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector16~3_combout ;
wire \BUS|Bus_Arbiter1|previous_grant[0]~feeder_combout ;
wire \BUS|Bus_Arbiter1|Selector13~0_combout ;
wire \BUS|Bus_Arbiter1|bus_grant[1]~5_combout ;
wire \BUS|Bus_mux1|m1_rx_data~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state~27_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~6_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~116_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~117_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~113_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~93 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~119_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~108_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~110_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~104_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~106_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~101_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~102_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~103_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~97_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~98_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~99_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~96_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~95_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~100_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~107_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~111_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~34_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~35 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~36_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~39 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~40_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~42_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~43 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~44_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~46_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~47 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~48_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~50_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~51 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~52_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~54_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~55 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~56_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~58_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~59 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~60_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~62_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~63 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~64_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~66_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~67 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~68_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~70_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~71 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~72_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~74_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~75 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~76_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~78_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~79 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~80_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~82_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~83 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~84_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~86_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~87 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~88_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~90_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ;
wire \BUS|Bus_Arbiter1|Selector11~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ;
wire \COMMAND|slave~10_combout ;
wire \COMMAND|slave~12_combout ;
wire \COMMAND|slave~5_combout ;
wire \COMMAND|slave~6_combout ;
wire \COMMAND|slave[0]~8_combout ;
wire \COMMAND|slave[0]~11_combout ;
wire \COMMAND|slave[0]~9_combout ;
wire \COMMAND|Mux42~0_combout ;
wire \COMMAND|Mux41~0_combout ;
wire \COMMAND|slave2[1]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector0~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ;
wire \MASTER1|BUTTON_EVENT1|slave_select[1]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector0~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ;
wire \BUS|Bus_Arbiter1|Selector17~0_combout ;
wire \BUS|Bus_Arbiter1|Selector16~1_combout ;
wire \BUS|Bus_Arbiter1|Selector17~1_combout ;
wire \BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder_combout ;
wire \BUS|Bus_Arbiter1|bus_grant[1]~1_combout ;
wire \BUS|Bus_Arbiter1|Selector6~0_combout ;
wire \BUS|Bus_Arbiter1|Selector6~1_combout ;
wire \BUS|Bus_Arbiter1|Selector6~2_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector8~0_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector16~0_combout ;
wire \BUS|Bus_Arbiter1|Selector16~2_combout ;
wire \BUS|Bus_Arbiter1|bus_grant[1]~0_combout ;
wire \BUS|Bus_Arbiter1|Selector9~0_combout ;
wire \BUS|Bus_Arbiter1|Selector9~1_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector10~0_combout ;
wire \BUS|Bus_Arbiter1|Selector10~1_combout ;
wire \BUS|Bus_Arbiter1|Selector10~2_combout ;
wire \BUS|Bus_Arbiter1|arbiter_busy~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ;
wire \BUS|Bus_Arbiter1|Selector0~0_combout ;
wire \BUS|Bus_Arbiter1|slave_addr_state.00~q ;
wire \BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout ;
wire \BUS|Bus_Arbiter1|slave_addr_state.addr1~q ;
wire \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout ;
wire \BUS|Bus_Arbiter1|slave_addr_state.addr2~q ;
wire \BUS|Bus_Arbiter1|Selector1~0_combout ;
wire \BUS|Bus_Arbiter1|slave_sel_done~q ;
wire \BUS|Bus_Arbiter1|Selector7~0_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ;
wire \BUS|Bus_Arbiter1|bus_grant[1]~2_combout ;
wire \BUS|Bus_Arbiter1|previous_grant[1]~feeder_combout ;
wire \BUS|Bus_Arbiter1|Selector12~0_combout ;
wire \BUS|Bus_mux1|m1_rx_data~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~32_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~95 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~29_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~26_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~27_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~22_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~24_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~25_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~28_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q ;
wire \MASTER1|BUTTON_EVENT1|Selector2~0_combout ;
wire \MASTER1|BUTTON_EVENT1|state.READ_EVENT~q ;
wire \MASTER1|BUTTON_EVENT1|instruction[0]~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~97_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ;
wire \MASTER1|MASTER_PORT|trans_done~0_combout ;
wire \MASTER1|BUTTON_EVENT1|Selector5~2_combout ;
wire \MASTER1|BUTTON_EVENT1|Selector0~0_combout ;
wire \MASTER1|BUTTON_EVENT1|state.00~q ;
wire \MASTER1|BUTTON_EVENT1|Selector5~3_combout ;
wire \MASTER1|BUTTON_EVENT1|busy~q ;
wire \MASTER2|BUTTON_EVENT1|Selector5~3_combout ;
wire \MASTER2|BUTTON_EVENT1|busy~q ;
wire \COMMAND|display_val1~3_combout ;
wire \COMMAND|display_val1[3]~4_combout ;
wire \COMMAND|display_val1[1]~6_combout ;
wire \COMMAND|display_val1[1]~7_combout ;
wire \COMMAND|display_val1[1]~8_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[0]~6_combout ;
wire \COMMAND|display_val1[0]~1_combout ;
wire \COMMAND|display_val1[0]~0_combout ;
wire \COMMAND|display_val1[0]~2_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[0]~5_combout ;
wire \COMMAND|display_val1[3]~9_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[0]~7_combout ;
wire \COMMAND|display_val1[2]~5_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[0]~4_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[0]~8_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[1]~9_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[1]~19_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[1]~10_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[2]~11_combout ;
wire \COMMAND|DISPLAY1|display|Equal0~0_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[2]~12_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[3]~13_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[1]~20_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[3]~14_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[4]~15_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[5]~16_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[5]~17_combout ;
wire \COMMAND|DISPLAY1|display|io_seven[6]~18_combout ;
wire \COMMAND|display_val2[2]~2_combout ;
wire \COMMAND|display_val2[0]~0_combout ;
wire \COMMAND|display_val2[1]~3_combout ;
wire \COMMAND|display_val2[3]~1_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[0]~0_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[0]~1_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[0]~2_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[0]~3_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[0]~4_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[1]~6_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[1]~7_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[1]~5_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[1]~8_combout ;
wire \COMMAND|DISPLAY2|display|Equal0~0_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[2]~9_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[2]~10_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[1]~11_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[3]~12_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[3]~13_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[4]~14_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[5]~15_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[5]~16_combout ;
wire \COMMAND|DISPLAY2|display|io_seven[6]~17_combout ;
wire \COMMAND|display_val3~0_combout ;
wire \COMMAND|display_val3[0]~2_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[0]~12_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[0]~27_combout ;
wire \COMMAND|display_val3[1]~1_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[0]~28_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[0]~13_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[1]~15_combout ;
wire \COMMAND|display_val3[3]~3_combout ;
wire \COMMAND|display_val3[2]~4_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[1]~16_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[1]~14_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[1]~17_combout ;
wire \COMMAND|DISPLAY3|display|Equal0~0_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[2]~18_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[2]~19_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[1]~20_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[3]~21_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[3]~22_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[4]~23_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[5]~24_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[5]~25_combout ;
wire \COMMAND|DISPLAY3|display|io_seven[6]~26_combout ;
wire \COMMAND|DISPLAY4|display|io_seven[0]~0_combout ;
wire \COMMAND|DISPLAY4|display|io_seven[1]~1_combout ;
wire \COMMAND|DISPLAY4|display|Equal0~0_combout ;
wire \COMMAND|DISPLAY4|display|io_seven[3]~2_combout ;
wire \COMMAND|DISPLAY4|display|io_seven[4]~3_combout ;
wire \COMMAND|DISPLAY4|display|io_seven[5]~4_combout ;
wire \COMMAND|DISPLAY4|display|io_seven[6]~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q ;
wire \SLAVE_2K1|SLAVE_PORT|write_en_in1~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|write_en_in1~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|write_en_in1~q ;
wire \SLAVE_2K1|SLAVE_PORT|write_en_in~combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ;
wire \SLAVE_2K2|SLAVE_PORT|write_en_in1~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|write_en_in1~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|write_en_in1~q ;
wire \SLAVE_2K2|SLAVE_PORT|write_en_in~combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8_combout ;
wire \MASTER2|BUTTON_EVENT1|data_out[0]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~22_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~23_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~24_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~25_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~26_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~27_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10_combout ;
wire \MASTER2|BUTTON_EVENT1|data_out[1]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12_combout ;
wire \MASTER2|BUTTON_EVENT1|data_out[2]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14_combout ;
wire \MASTER2|BUTTON_EVENT1|data_out[3]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16_combout ;
wire \MASTER2|BUTTON_EVENT1|data_out[4]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18_combout ;
wire \MASTER2|BUTTON_EVENT1|data_out[5]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20_combout ;
wire \MASTER2|BUTTON_EVENT1|data_out[6]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~21 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29_combout ;
wire \MASTER2|BUTTON_EVENT1|data_out[7]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8_combout ;
wire \MASTER1|BUTTON_EVENT1|data_out[0]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~23_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~25_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~26_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~24_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~27_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~22_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10_combout ;
wire \MASTER1|BUTTON_EVENT1|data_out[1]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12_combout ;
wire \MASTER1|BUTTON_EVENT1|data_out[2]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14_combout ;
wire \MASTER1|BUTTON_EVENT1|data_out[3]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18_combout ;
wire \MASTER1|BUTTON_EVENT1|data_out[5]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20_combout ;
wire \MASTER1|BUTTON_EVENT1|data_out[6]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~21 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ;
wire \BUS|Bus_mux1|s3_rx_data~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout ;
wire \MASTER1|BUTTON_EVENT1|address[5]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~6_combout ;
wire \MASTER1|BUTTON_EVENT1|address[1]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout ;
wire \MASTER1|BUTTON_EVENT1|address[2]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~3_combout ;
wire \MASTER1|BUTTON_EVENT1|address[10]~feeder_combout ;
wire \MASTER1|BUTTON_EVENT1|address[9]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~7_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~3_combout ;
wire \MASTER2|BUTTON_EVENT1|address[9]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout ;
wire \MASTER2|BUTTON_EVENT1|address[5]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~7_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ;
wire \BUS|Bus_mux1|s3_rx_address~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \SLAVE_4K|SLAVE_PORT|write_en_in1~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|write_en_in1~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|write_en_in1~q ;
wire \SLAVE_4K|SLAVE_PORT|write_en_in~combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ;
wire \BUS|Bus_mux1|s1_rx_data~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ;
wire \BUS|Bus_mux1|s1_rx_address~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ;
wire \BUS|Bus_mux1|s2_rx_data~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ;
wire \BUS|Bus_mux1|s2_rx_address~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ;
wire \BUS|Bus_mux1|m1_rx_data~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ;
wire \BUS|Bus_mux1|m1_rx_data~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[2]~feeder_combout ;
wire \MASTER1|BUTTON_EVENT1|rx_val[0]~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~3_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ;
wire \BUS|Bus_mux1|m2_rx_data~2_combout ;
wire \BUS|Bus_mux1|m2_rx_data~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder_combout ;
wire \MASTER2|BUTTON_EVENT1|rx_val[0]~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[5]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~3_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ;
wire \LCD|LCD|u1|LCD_E~0_combout ;
wire \LCD|LCD|u1|LCD_E~q ;
wire \LCD|LCD|u1|Selector1~0_combout ;
wire \LCD|LCD|u1|LCD_RS~q ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [4:0] \LCD|LCD|u1|CHAR_COUNT ;
wire [7:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [1:0] \COMMAND|slave ;
wire [11:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [2:0] \COMMAND|config_state ;
wire [3:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [6:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [31:0] \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 ;
wire [1:0] \COMMAND|master ;
wire [11:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [4:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [19:0] \LCD|LCD|u1|CLK_COUNT_400HZ ;
wire [7:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [7:0] \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data ;
wire [7:0] \MASTER1|MASTER_PORT|MASTER_IN_PORT|data ;
wire [3:0] \SLAVE_4K|SLAVE_PORT|counterReg ;
wire [7:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 ;
wire [7:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [11:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [4:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data ;
wire [3:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [7:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [19:0] \LCD|LCD|r0|Cont ;
wire [31:0] \MASTER1|MASTER_PORT|MASTER_IN_PORT|count ;
wire [3:0] \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter ;
wire [27:0] \CLK_DIV|count ;
wire [31:0] \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count ;
wire [31:0] \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count ;
wire [31:0] \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count ;
wire [31:0] \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 ;
wire [7:0] \MASTER1|BUTTON_EVENT1|rx_val ;
wire [31:0] \MASTER2|MASTER_PORT|MASTER_IN_PORT|count ;
wire [31:0] \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count ;
wire [31:0] \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count ;
wire [3:0] \SLAVE_2K2|SLAVE_PORT|counterReg ;
wire [12:0] \COMMAND|burst_num1 ;
wire [31:0] \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count ;
wire [7:0] \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data ;
wire [12:0] \COMMAND|burst_num2 ;
wire [11:0] \MASTER2|BUTTON_EVENT1|burst_num ;
wire [7:0] \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data ;
wire [7:0] \MASTER2|BUTTON_EVENT1|rx_val ;
wire [3:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \LCD|LCD|u1|DATA_BUS_VALUE ;
wire [6:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data ;
wire [7:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [6:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [1:0] \MASTER1|BUTTON_EVENT1|instruction ;
wire [1:0] \MASTER2|BUTTON_EVENT1|instruction ;
wire [7:0] \MASTER2|MASTER_PORT|MASTER_IN_PORT|data ;
wire [3:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data ;
wire [11:0] \MASTER1|BUTTON_EVENT1|burst_num ;
wire [7:0] \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data ;
wire [1:0] \BUS|Bus_Arbiter1|slave_sel ;
wire [1:0] \BUS|Bus_Arbiter1|bus_grant ;
wire [11:0] \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address ;
wire [11:0] \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address ;
wire [11:0] \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address ;
wire [3:0] \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter ;
wire [1:0] \BUS|Bus_Arbiter1|rx_m2_slave ;
wire [1:0] \BUS|Bus_Arbiter1|rx_m1_slave ;
wire [1:0] \BUS|Bus_Arbiter1|previous_slave_sel ;
wire [1:0] \BUS|Bus_Arbiter1|previous_grant ;
wire [3:0] \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter ;
wire [3:0] \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter ;
wire [3:0] \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter ;
wire [3:0] \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter ;
wire [3:0] \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter ;
wire [3:0] \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter ;
wire [3:0] \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter ;
wire [12:0] \COMMAND|address1 ;
wire [7:0] \COMMAND|data1 ;
wire [12:0] \COMMAND|burst_num ;
wire [11:0] \MASTER1|BUTTON_EVENT1|address ;
wire [11:0] \MASTER2|BUTTON_EVENT1|address ;
wire [12:0] \COMMAND|address ;
wire [7:0] \COMMAND|data ;
wire [1:0] \MASTER2|BUTTON_EVENT1|slave_select ;
wire [1:0] \MASTER1|BUTTON_EVENT1|slave_select ;
wire [7:0] \MASTER1|BUTTON_EVENT1|data_out ;
wire [7:0] \MASTER2|BUTTON_EVENT1|data_out ;
wire [12:0] \COMMAND|address2 ;
wire [1:0] \COMMAND|slave2 ;
wire [1:0] \COMMAND|slave1 ;
wire [7:0] \COMMAND|data2 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [5:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

// Location: FF_X46_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \scaled_clk~output (
	.i(\CLK_DIV|clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scaled_clk),
	.obar());
// synopsys translate_off
defparam \scaled_clk~output .bus_hold = "false";
defparam \scaled_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \m1_busy~output (
	.i(\MASTER1|BUTTON_EVENT1|busy~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m1_busy),
	.obar());
// synopsys translate_off
defparam \m1_busy~output .bus_hold = "false";
defparam \m1_busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \m2_busy~output (
	.i(\MASTER2|BUTTON_EVENT1|busy~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m2_busy),
	.obar());
// synopsys translate_off
defparam \m2_busy~output .bus_hold = "false";
defparam \m2_busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \display1_pin[0]~output (
	.i(\COMMAND|DISPLAY1|display|io_seven[0]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[0]),
	.obar());
// synopsys translate_off
defparam \display1_pin[0]~output .bus_hold = "false";
defparam \display1_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \display1_pin[1]~output (
	.i(\COMMAND|DISPLAY1|display|io_seven[1]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[1]),
	.obar());
// synopsys translate_off
defparam \display1_pin[1]~output .bus_hold = "false";
defparam \display1_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \display1_pin[2]~output (
	.i(\COMMAND|DISPLAY1|display|io_seven[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[2]),
	.obar());
// synopsys translate_off
defparam \display1_pin[2]~output .bus_hold = "false";
defparam \display1_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \display1_pin[3]~output (
	.i(\COMMAND|DISPLAY1|display|io_seven[3]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[3]),
	.obar());
// synopsys translate_off
defparam \display1_pin[3]~output .bus_hold = "false";
defparam \display1_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \display1_pin[4]~output (
	.i(!\COMMAND|DISPLAY1|display|io_seven[4]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[4]),
	.obar());
// synopsys translate_off
defparam \display1_pin[4]~output .bus_hold = "false";
defparam \display1_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \display1_pin[5]~output (
	.i(\COMMAND|DISPLAY1|display|io_seven[5]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[5]),
	.obar());
// synopsys translate_off
defparam \display1_pin[5]~output .bus_hold = "false";
defparam \display1_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \display1_pin[6]~output (
	.i(\COMMAND|DISPLAY1|display|io_seven[6]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[6]),
	.obar());
// synopsys translate_off
defparam \display1_pin[6]~output .bus_hold = "false";
defparam \display1_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \display2_pin[0]~output (
	.i(\COMMAND|DISPLAY2|display|io_seven[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[0]),
	.obar());
// synopsys translate_off
defparam \display2_pin[0]~output .bus_hold = "false";
defparam \display2_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \display2_pin[1]~output (
	.i(\COMMAND|DISPLAY2|display|io_seven[1]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[1]),
	.obar());
// synopsys translate_off
defparam \display2_pin[1]~output .bus_hold = "false";
defparam \display2_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \display2_pin[2]~output (
	.i(\COMMAND|DISPLAY2|display|io_seven[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[2]),
	.obar());
// synopsys translate_off
defparam \display2_pin[2]~output .bus_hold = "false";
defparam \display2_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \display2_pin[3]~output (
	.i(\COMMAND|DISPLAY2|display|io_seven[3]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[3]),
	.obar());
// synopsys translate_off
defparam \display2_pin[3]~output .bus_hold = "false";
defparam \display2_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \display2_pin[4]~output (
	.i(!\COMMAND|DISPLAY2|display|io_seven[4]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[4]),
	.obar());
// synopsys translate_off
defparam \display2_pin[4]~output .bus_hold = "false";
defparam \display2_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \display2_pin[5]~output (
	.i(\COMMAND|DISPLAY2|display|io_seven[5]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[5]),
	.obar());
// synopsys translate_off
defparam \display2_pin[5]~output .bus_hold = "false";
defparam \display2_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \display2_pin[6]~output (
	.i(\COMMAND|DISPLAY2|display|io_seven[6]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[6]),
	.obar());
// synopsys translate_off
defparam \display2_pin[6]~output .bus_hold = "false";
defparam \display2_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \display3_pin[0]~output (
	.i(\COMMAND|DISPLAY3|display|io_seven[0]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[0]),
	.obar());
// synopsys translate_off
defparam \display3_pin[0]~output .bus_hold = "false";
defparam \display3_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \display3_pin[1]~output (
	.i(\COMMAND|DISPLAY3|display|io_seven[1]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[1]),
	.obar());
// synopsys translate_off
defparam \display3_pin[1]~output .bus_hold = "false";
defparam \display3_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \display3_pin[2]~output (
	.i(\COMMAND|DISPLAY3|display|io_seven[2]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[2]),
	.obar());
// synopsys translate_off
defparam \display3_pin[2]~output .bus_hold = "false";
defparam \display3_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \display3_pin[3]~output (
	.i(\COMMAND|DISPLAY3|display|io_seven[3]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[3]),
	.obar());
// synopsys translate_off
defparam \display3_pin[3]~output .bus_hold = "false";
defparam \display3_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \display3_pin[4]~output (
	.i(!\COMMAND|DISPLAY3|display|io_seven[4]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[4]),
	.obar());
// synopsys translate_off
defparam \display3_pin[4]~output .bus_hold = "false";
defparam \display3_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \display3_pin[5]~output (
	.i(\COMMAND|DISPLAY3|display|io_seven[5]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[5]),
	.obar());
// synopsys translate_off
defparam \display3_pin[5]~output .bus_hold = "false";
defparam \display3_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \display3_pin[6]~output (
	.i(\COMMAND|DISPLAY3|display|io_seven[6]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[6]),
	.obar());
// synopsys translate_off
defparam \display3_pin[6]~output .bus_hold = "false";
defparam \display3_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \display4_pin[0]~output (
	.i(!\COMMAND|DISPLAY4|display|io_seven[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[0]),
	.obar());
// synopsys translate_off
defparam \display4_pin[0]~output .bus_hold = "false";
defparam \display4_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \display4_pin[1]~output (
	.i(\COMMAND|DISPLAY4|display|io_seven[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[1]),
	.obar());
// synopsys translate_off
defparam \display4_pin[1]~output .bus_hold = "false";
defparam \display4_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \display4_pin[2]~output (
	.i(\COMMAND|DISPLAY4|display|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[2]),
	.obar());
// synopsys translate_off
defparam \display4_pin[2]~output .bus_hold = "false";
defparam \display4_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \display4_pin[3]~output (
	.i(\COMMAND|DISPLAY4|display|io_seven[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[3]),
	.obar());
// synopsys translate_off
defparam \display4_pin[3]~output .bus_hold = "false";
defparam \display4_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \display4_pin[4]~output (
	.i(\COMMAND|DISPLAY4|display|io_seven[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[4]),
	.obar());
// synopsys translate_off
defparam \display4_pin[4]~output .bus_hold = "false";
defparam \display4_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \display4_pin[5]~output (
	.i(\COMMAND|DISPLAY4|display|io_seven[5]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[5]),
	.obar());
// synopsys translate_off
defparam \display4_pin[5]~output .bus_hold = "false";
defparam \display4_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \display4_pin[6]~output (
	.i(\COMMAND|DISPLAY4|display|io_seven[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[6]),
	.obar());
// synopsys translate_off
defparam \display4_pin[6]~output .bus_hold = "false";
defparam \display4_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \display5_pin[0]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[0]),
	.obar());
// synopsys translate_off
defparam \display5_pin[0]~output .bus_hold = "false";
defparam \display5_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \display5_pin[1]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[1]),
	.obar());
// synopsys translate_off
defparam \display5_pin[1]~output .bus_hold = "false";
defparam \display5_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \display5_pin[2]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[2]),
	.obar());
// synopsys translate_off
defparam \display5_pin[2]~output .bus_hold = "false";
defparam \display5_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \display5_pin[3]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[3]),
	.obar());
// synopsys translate_off
defparam \display5_pin[3]~output .bus_hold = "false";
defparam \display5_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \display5_pin[4]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[4]),
	.obar());
// synopsys translate_off
defparam \display5_pin[4]~output .bus_hold = "false";
defparam \display5_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \display5_pin[5]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[5]),
	.obar());
// synopsys translate_off
defparam \display5_pin[5]~output .bus_hold = "false";
defparam \display5_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \display5_pin[6]~output (
	.i(!\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[6]),
	.obar());
// synopsys translate_off
defparam \display5_pin[6]~output .bus_hold = "false";
defparam \display5_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \display6_pin[0]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[0]),
	.obar());
// synopsys translate_off
defparam \display6_pin[0]~output .bus_hold = "false";
defparam \display6_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \display6_pin[1]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[1]),
	.obar());
// synopsys translate_off
defparam \display6_pin[1]~output .bus_hold = "false";
defparam \display6_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \display6_pin[2]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[2]),
	.obar());
// synopsys translate_off
defparam \display6_pin[2]~output .bus_hold = "false";
defparam \display6_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \display6_pin[3]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[3]),
	.obar());
// synopsys translate_off
defparam \display6_pin[3]~output .bus_hold = "false";
defparam \display6_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \display6_pin[4]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[4]),
	.obar());
// synopsys translate_off
defparam \display6_pin[4]~output .bus_hold = "false";
defparam \display6_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \display6_pin[5]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[5]),
	.obar());
// synopsys translate_off
defparam \display6_pin[5]~output .bus_hold = "false";
defparam \display6_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \display6_pin[6]~output (
	.i(!\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[6]),
	.obar());
// synopsys translate_off
defparam \display6_pin[6]~output .bus_hold = "false";
defparam \display6_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \display7_pin[0]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[0]),
	.obar());
// synopsys translate_off
defparam \display7_pin[0]~output .bus_hold = "false";
defparam \display7_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \display7_pin[1]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[1]),
	.obar());
// synopsys translate_off
defparam \display7_pin[1]~output .bus_hold = "false";
defparam \display7_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \display7_pin[2]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[2]),
	.obar());
// synopsys translate_off
defparam \display7_pin[2]~output .bus_hold = "false";
defparam \display7_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \display7_pin[3]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[3]),
	.obar());
// synopsys translate_off
defparam \display7_pin[3]~output .bus_hold = "false";
defparam \display7_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \display7_pin[4]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[4]),
	.obar());
// synopsys translate_off
defparam \display7_pin[4]~output .bus_hold = "false";
defparam \display7_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \display7_pin[5]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[5]),
	.obar());
// synopsys translate_off
defparam \display7_pin[5]~output .bus_hold = "false";
defparam \display7_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \display7_pin[6]~output (
	.i(!\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[6]),
	.obar());
// synopsys translate_off
defparam \display7_pin[6]~output .bus_hold = "false";
defparam \display7_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \display8_pin[0]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[0]),
	.obar());
// synopsys translate_off
defparam \display8_pin[0]~output .bus_hold = "false";
defparam \display8_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \display8_pin[1]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[1]),
	.obar());
// synopsys translate_off
defparam \display8_pin[1]~output .bus_hold = "false";
defparam \display8_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \display8_pin[2]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[2]),
	.obar());
// synopsys translate_off
defparam \display8_pin[2]~output .bus_hold = "false";
defparam \display8_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \display8_pin[3]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[3]),
	.obar());
// synopsys translate_off
defparam \display8_pin[3]~output .bus_hold = "false";
defparam \display8_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \display8_pin[4]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[4]),
	.obar());
// synopsys translate_off
defparam \display8_pin[4]~output .bus_hold = "false";
defparam \display8_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \display8_pin[5]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[5]),
	.obar());
// synopsys translate_off
defparam \display8_pin[5]~output .bus_hold = "false";
defparam \display8_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \display8_pin[6]~output (
	.i(!\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[6]),
	.obar());
// synopsys translate_off
defparam \display8_pin[6]~output .bus_hold = "false";
defparam \display8_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \LCD_ON~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_ON),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \LCD_BLON~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_BLON),
	.obar());
// synopsys translate_off
defparam \LCD_BLON~output .bus_hold = "false";
defparam \LCD_BLON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RW),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \LCD_EN~output (
	.i(\LCD|LCD|u1|LCD_E~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_EN),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \LCD_RS~output (
	.i(\LCD|LCD|u1|LCD_RS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RS),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \LCD_DATA[0]~output (
	.i(\LCD|LCD|u1|DATA_BUS_VALUE [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \LCD_DATA[1]~output (
	.i(\LCD|LCD|u1|DATA_BUS_VALUE [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \LCD_DATA[2]~output (
	.i(\LCD|LCD|u1|DATA_BUS_VALUE [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \LCD_DATA[3]~output (
	.i(\LCD|LCD|u1|DATA_BUS_VALUE [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \LCD_DATA[4]~output (
	.i(\LCD|LCD|u1|DATA_BUS_VALUE [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[4]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \LCD_DATA[5]~output (
	.i(\LCD|LCD|u1|DATA_BUS_VALUE [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[5]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \LCD_DATA[6]~output (
	.i(\LCD|LCD|u1|DATA_BUS_VALUE [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[6]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \LCD_DATA[7]~output (
	.i(\LCD|LCD|u1|DATA_BUS_VALUE [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[7]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N12
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[0]~20 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[0]~20_combout  = \LCD|LCD|u1|CLK_COUNT_400HZ [0] $ (VCC)
// \LCD|LCD|u1|CLK_COUNT_400HZ[0]~21  = CARRY(\LCD|LCD|u1|CLK_COUNT_400HZ [0])

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[0]~20_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[0]~21 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[0]~20 .lut_mask = 16'h55AA;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N6
cycloneive_lcell_comb \LCD|LCD|r0|Equal0~2 (
// Equation(s):
// \LCD|LCD|r0|Equal0~2_combout  = (\LCD|LCD|r0|Cont [7] & (\LCD|LCD|r0|Cont [6] & (\LCD|LCD|r0|Cont [5] & \LCD|LCD|r0|Cont [4])))

	.dataa(\LCD|LCD|r0|Cont [7]),
	.datab(\LCD|LCD|r0|Cont [6]),
	.datac(\LCD|LCD|r0|Cont [5]),
	.datad(\LCD|LCD|r0|Cont [4]),
	.cin(gnd),
	.combout(\LCD|LCD|r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|r0|Equal0~2 .lut_mask = 16'h8000;
defparam \LCD|LCD|r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N8
cycloneive_lcell_comb \LCD|LCD|r0|Equal0~3 (
// Equation(s):
// \LCD|LCD|r0|Equal0~3_combout  = (\LCD|LCD|r0|Cont [11] & (\LCD|LCD|r0|Cont [10] & (\LCD|LCD|r0|Cont [9] & \LCD|LCD|r0|Cont [8])))

	.dataa(\LCD|LCD|r0|Cont [11]),
	.datab(\LCD|LCD|r0|Cont [10]),
	.datac(\LCD|LCD|r0|Cont [9]),
	.datad(\LCD|LCD|r0|Cont [8]),
	.cin(gnd),
	.combout(\LCD|LCD|r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|r0|Equal0~3 .lut_mask = 16'h8000;
defparam \LCD|LCD|r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N14
cycloneive_lcell_comb \LCD|LCD|r0|Cont[1]~19 (
// Equation(s):
// \LCD|LCD|r0|Cont[1]~19_combout  = (\LCD|LCD|r0|Cont [0] & (\LCD|LCD|r0|Cont [1] $ (VCC))) # (!\LCD|LCD|r0|Cont [0] & (\LCD|LCD|r0|Cont [1] & VCC))
// \LCD|LCD|r0|Cont[1]~20  = CARRY((\LCD|LCD|r0|Cont [0] & \LCD|LCD|r0|Cont [1]))

	.dataa(\LCD|LCD|r0|Cont [0]),
	.datab(\LCD|LCD|r0|Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\LCD|LCD|r0|Cont[1]~19_combout ),
	.cout(\LCD|LCD|r0|Cont[1]~20 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \LCD|LCD|r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N15
dffeas \LCD|LCD|r0|Cont[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[1] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N4
cycloneive_lcell_comb \LCD|LCD|r0|Equal0~1 (
// Equation(s):
// \LCD|LCD|r0|Equal0~1_combout  = (\LCD|LCD|r0|Cont [0] & (\LCD|LCD|r0|Cont [3] & (\LCD|LCD|r0|Cont [1] & \LCD|LCD|r0|Cont [2])))

	.dataa(\LCD|LCD|r0|Cont [0]),
	.datab(\LCD|LCD|r0|Cont [3]),
	.datac(\LCD|LCD|r0|Cont [1]),
	.datad(\LCD|LCD|r0|Cont [2]),
	.cin(gnd),
	.combout(\LCD|LCD|r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|r0|Equal0~1 .lut_mask = 16'h8000;
defparam \LCD|LCD|r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N22
cycloneive_lcell_comb \LCD|LCD|r0|Equal0~4 (
// Equation(s):
// \LCD|LCD|r0|Equal0~4_combout  = (\LCD|LCD|r0|Cont [15] & (\LCD|LCD|r0|Cont [12] & (\LCD|LCD|r0|Cont [14] & \LCD|LCD|r0|Cont [13])))

	.dataa(\LCD|LCD|r0|Cont [15]),
	.datab(\LCD|LCD|r0|Cont [12]),
	.datac(\LCD|LCD|r0|Cont [14]),
	.datad(\LCD|LCD|r0|Cont [13]),
	.cin(gnd),
	.combout(\LCD|LCD|r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|r0|Equal0~4 .lut_mask = 16'h8000;
defparam \LCD|LCD|r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N2
cycloneive_lcell_comb \LCD|LCD|r0|Equal0~5 (
// Equation(s):
// \LCD|LCD|r0|Equal0~5_combout  = (\LCD|LCD|r0|Equal0~2_combout  & (\LCD|LCD|r0|Equal0~3_combout  & (\LCD|LCD|r0|Equal0~1_combout  & \LCD|LCD|r0|Equal0~4_combout )))

	.dataa(\LCD|LCD|r0|Equal0~2_combout ),
	.datab(\LCD|LCD|r0|Equal0~3_combout ),
	.datac(\LCD|LCD|r0|Equal0~1_combout ),
	.datad(\LCD|LCD|r0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|r0|Equal0~5 .lut_mask = 16'h8000;
defparam \LCD|LCD|r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N10
cycloneive_lcell_comb \LCD|LCD|r0|Cont[0]~57 (
// Equation(s):
// \LCD|LCD|r0|Cont[0]~57_combout  = ((\LCD|LCD|r0|Equal0~0_combout  & \LCD|LCD|r0|Equal0~5_combout )) # (!\LCD|LCD|r0|Cont [0])

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Equal0~0_combout ),
	.datac(\LCD|LCD|r0|Cont [0]),
	.datad(\LCD|LCD|r0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[0]~57 .lut_mask = 16'hCF0F;
defparam \LCD|LCD|r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N11
dffeas \LCD|LCD|r0|Cont[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[0] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N16
cycloneive_lcell_comb \LCD|LCD|r0|Cont[2]~21 (
// Equation(s):
// \LCD|LCD|r0|Cont[2]~21_combout  = (\LCD|LCD|r0|Cont [2] & (!\LCD|LCD|r0|Cont[1]~20 )) # (!\LCD|LCD|r0|Cont [2] & ((\LCD|LCD|r0|Cont[1]~20 ) # (GND)))
// \LCD|LCD|r0|Cont[2]~22  = CARRY((!\LCD|LCD|r0|Cont[1]~20 ) # (!\LCD|LCD|r0|Cont [2]))

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[1]~20 ),
	.combout(\LCD|LCD|r0|Cont[2]~21_combout ),
	.cout(\LCD|LCD|r0|Cont[2]~22 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N17
dffeas \LCD|LCD|r0|Cont[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[2] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N18
cycloneive_lcell_comb \LCD|LCD|r0|Cont[3]~23 (
// Equation(s):
// \LCD|LCD|r0|Cont[3]~23_combout  = (\LCD|LCD|r0|Cont [3] & (\LCD|LCD|r0|Cont[2]~22  $ (GND))) # (!\LCD|LCD|r0|Cont [3] & (!\LCD|LCD|r0|Cont[2]~22  & VCC))
// \LCD|LCD|r0|Cont[3]~24  = CARRY((\LCD|LCD|r0|Cont [3] & !\LCD|LCD|r0|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[2]~22 ),
	.combout(\LCD|LCD|r0|Cont[3]~23_combout ),
	.cout(\LCD|LCD|r0|Cont[3]~24 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \LCD|LCD|r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N19
dffeas \LCD|LCD|r0|Cont[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[3] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N20
cycloneive_lcell_comb \LCD|LCD|r0|Cont[4]~25 (
// Equation(s):
// \LCD|LCD|r0|Cont[4]~25_combout  = (\LCD|LCD|r0|Cont [4] & (!\LCD|LCD|r0|Cont[3]~24 )) # (!\LCD|LCD|r0|Cont [4] & ((\LCD|LCD|r0|Cont[3]~24 ) # (GND)))
// \LCD|LCD|r0|Cont[4]~26  = CARRY((!\LCD|LCD|r0|Cont[3]~24 ) # (!\LCD|LCD|r0|Cont [4]))

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[3]~24 ),
	.combout(\LCD|LCD|r0|Cont[4]~25_combout ),
	.cout(\LCD|LCD|r0|Cont[4]~26 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N21
dffeas \LCD|LCD|r0|Cont[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[4] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N22
cycloneive_lcell_comb \LCD|LCD|r0|Cont[5]~27 (
// Equation(s):
// \LCD|LCD|r0|Cont[5]~27_combout  = (\LCD|LCD|r0|Cont [5] & (\LCD|LCD|r0|Cont[4]~26  $ (GND))) # (!\LCD|LCD|r0|Cont [5] & (!\LCD|LCD|r0|Cont[4]~26  & VCC))
// \LCD|LCD|r0|Cont[5]~28  = CARRY((\LCD|LCD|r0|Cont [5] & !\LCD|LCD|r0|Cont[4]~26 ))

	.dataa(\LCD|LCD|r0|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[4]~26 ),
	.combout(\LCD|LCD|r0|Cont[5]~27_combout ),
	.cout(\LCD|LCD|r0|Cont[5]~28 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \LCD|LCD|r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N23
dffeas \LCD|LCD|r0|Cont[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[5] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N24
cycloneive_lcell_comb \LCD|LCD|r0|Cont[6]~29 (
// Equation(s):
// \LCD|LCD|r0|Cont[6]~29_combout  = (\LCD|LCD|r0|Cont [6] & (!\LCD|LCD|r0|Cont[5]~28 )) # (!\LCD|LCD|r0|Cont [6] & ((\LCD|LCD|r0|Cont[5]~28 ) # (GND)))
// \LCD|LCD|r0|Cont[6]~30  = CARRY((!\LCD|LCD|r0|Cont[5]~28 ) # (!\LCD|LCD|r0|Cont [6]))

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[5]~28 ),
	.combout(\LCD|LCD|r0|Cont[6]~29_combout ),
	.cout(\LCD|LCD|r0|Cont[6]~30 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N25
dffeas \LCD|LCD|r0|Cont[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[6] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N26
cycloneive_lcell_comb \LCD|LCD|r0|Cont[7]~31 (
// Equation(s):
// \LCD|LCD|r0|Cont[7]~31_combout  = (\LCD|LCD|r0|Cont [7] & (\LCD|LCD|r0|Cont[6]~30  $ (GND))) # (!\LCD|LCD|r0|Cont [7] & (!\LCD|LCD|r0|Cont[6]~30  & VCC))
// \LCD|LCD|r0|Cont[7]~32  = CARRY((\LCD|LCD|r0|Cont [7] & !\LCD|LCD|r0|Cont[6]~30 ))

	.dataa(\LCD|LCD|r0|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[6]~30 ),
	.combout(\LCD|LCD|r0|Cont[7]~31_combout ),
	.cout(\LCD|LCD|r0|Cont[7]~32 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[7]~31 .lut_mask = 16'hA50A;
defparam \LCD|LCD|r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N27
dffeas \LCD|LCD|r0|Cont[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[7] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N28
cycloneive_lcell_comb \LCD|LCD|r0|Cont[8]~33 (
// Equation(s):
// \LCD|LCD|r0|Cont[8]~33_combout  = (\LCD|LCD|r0|Cont [8] & (!\LCD|LCD|r0|Cont[7]~32 )) # (!\LCD|LCD|r0|Cont [8] & ((\LCD|LCD|r0|Cont[7]~32 ) # (GND)))
// \LCD|LCD|r0|Cont[8]~34  = CARRY((!\LCD|LCD|r0|Cont[7]~32 ) # (!\LCD|LCD|r0|Cont [8]))

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[7]~32 ),
	.combout(\LCD|LCD|r0|Cont[8]~33_combout ),
	.cout(\LCD|LCD|r0|Cont[8]~34 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N29
dffeas \LCD|LCD|r0|Cont[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[8] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N30
cycloneive_lcell_comb \LCD|LCD|r0|Cont[9]~35 (
// Equation(s):
// \LCD|LCD|r0|Cont[9]~35_combout  = (\LCD|LCD|r0|Cont [9] & (\LCD|LCD|r0|Cont[8]~34  $ (GND))) # (!\LCD|LCD|r0|Cont [9] & (!\LCD|LCD|r0|Cont[8]~34  & VCC))
// \LCD|LCD|r0|Cont[9]~36  = CARRY((\LCD|LCD|r0|Cont [9] & !\LCD|LCD|r0|Cont[8]~34 ))

	.dataa(\LCD|LCD|r0|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[8]~34 ),
	.combout(\LCD|LCD|r0|Cont[9]~35_combout ),
	.cout(\LCD|LCD|r0|Cont[9]~36 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[9]~35 .lut_mask = 16'hA50A;
defparam \LCD|LCD|r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N31
dffeas \LCD|LCD|r0|Cont[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[9] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N0
cycloneive_lcell_comb \LCD|LCD|r0|Cont[10]~37 (
// Equation(s):
// \LCD|LCD|r0|Cont[10]~37_combout  = (\LCD|LCD|r0|Cont [10] & (!\LCD|LCD|r0|Cont[9]~36 )) # (!\LCD|LCD|r0|Cont [10] & ((\LCD|LCD|r0|Cont[9]~36 ) # (GND)))
// \LCD|LCD|r0|Cont[10]~38  = CARRY((!\LCD|LCD|r0|Cont[9]~36 ) # (!\LCD|LCD|r0|Cont [10]))

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[9]~36 ),
	.combout(\LCD|LCD|r0|Cont[10]~37_combout ),
	.cout(\LCD|LCD|r0|Cont[10]~38 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N1
dffeas \LCD|LCD|r0|Cont[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[10] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N2
cycloneive_lcell_comb \LCD|LCD|r0|Cont[11]~39 (
// Equation(s):
// \LCD|LCD|r0|Cont[11]~39_combout  = (\LCD|LCD|r0|Cont [11] & (\LCD|LCD|r0|Cont[10]~38  $ (GND))) # (!\LCD|LCD|r0|Cont [11] & (!\LCD|LCD|r0|Cont[10]~38  & VCC))
// \LCD|LCD|r0|Cont[11]~40  = CARRY((\LCD|LCD|r0|Cont [11] & !\LCD|LCD|r0|Cont[10]~38 ))

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[10]~38 ),
	.combout(\LCD|LCD|r0|Cont[11]~39_combout ),
	.cout(\LCD|LCD|r0|Cont[11]~40 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \LCD|LCD|r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N3
dffeas \LCD|LCD|r0|Cont[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[11] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N4
cycloneive_lcell_comb \LCD|LCD|r0|Cont[12]~41 (
// Equation(s):
// \LCD|LCD|r0|Cont[12]~41_combout  = (\LCD|LCD|r0|Cont [12] & (!\LCD|LCD|r0|Cont[11]~40 )) # (!\LCD|LCD|r0|Cont [12] & ((\LCD|LCD|r0|Cont[11]~40 ) # (GND)))
// \LCD|LCD|r0|Cont[12]~42  = CARRY((!\LCD|LCD|r0|Cont[11]~40 ) # (!\LCD|LCD|r0|Cont [12]))

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[11]~40 ),
	.combout(\LCD|LCD|r0|Cont[12]~41_combout ),
	.cout(\LCD|LCD|r0|Cont[12]~42 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N5
dffeas \LCD|LCD|r0|Cont[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[12] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N6
cycloneive_lcell_comb \LCD|LCD|r0|Cont[13]~43 (
// Equation(s):
// \LCD|LCD|r0|Cont[13]~43_combout  = (\LCD|LCD|r0|Cont [13] & (\LCD|LCD|r0|Cont[12]~42  $ (GND))) # (!\LCD|LCD|r0|Cont [13] & (!\LCD|LCD|r0|Cont[12]~42  & VCC))
// \LCD|LCD|r0|Cont[13]~44  = CARRY((\LCD|LCD|r0|Cont [13] & !\LCD|LCD|r0|Cont[12]~42 ))

	.dataa(\LCD|LCD|r0|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[12]~42 ),
	.combout(\LCD|LCD|r0|Cont[13]~43_combout ),
	.cout(\LCD|LCD|r0|Cont[13]~44 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \LCD|LCD|r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N7
dffeas \LCD|LCD|r0|Cont[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[13] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N8
cycloneive_lcell_comb \LCD|LCD|r0|Cont[14]~45 (
// Equation(s):
// \LCD|LCD|r0|Cont[14]~45_combout  = (\LCD|LCD|r0|Cont [14] & (!\LCD|LCD|r0|Cont[13]~44 )) # (!\LCD|LCD|r0|Cont [14] & ((\LCD|LCD|r0|Cont[13]~44 ) # (GND)))
// \LCD|LCD|r0|Cont[14]~46  = CARRY((!\LCD|LCD|r0|Cont[13]~44 ) # (!\LCD|LCD|r0|Cont [14]))

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Cont [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[13]~44 ),
	.combout(\LCD|LCD|r0|Cont[14]~45_combout ),
	.cout(\LCD|LCD|r0|Cont[14]~46 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N9
dffeas \LCD|LCD|r0|Cont[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[14] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N10
cycloneive_lcell_comb \LCD|LCD|r0|Cont[15]~47 (
// Equation(s):
// \LCD|LCD|r0|Cont[15]~47_combout  = (\LCD|LCD|r0|Cont [15] & (\LCD|LCD|r0|Cont[14]~46  $ (GND))) # (!\LCD|LCD|r0|Cont [15] & (!\LCD|LCD|r0|Cont[14]~46  & VCC))
// \LCD|LCD|r0|Cont[15]~48  = CARRY((\LCD|LCD|r0|Cont [15] & !\LCD|LCD|r0|Cont[14]~46 ))

	.dataa(\LCD|LCD|r0|Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[14]~46 ),
	.combout(\LCD|LCD|r0|Cont[15]~47_combout ),
	.cout(\LCD|LCD|r0|Cont[15]~48 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \LCD|LCD|r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N11
dffeas \LCD|LCD|r0|Cont[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[15] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N12
cycloneive_lcell_comb \LCD|LCD|r0|Cont[16]~49 (
// Equation(s):
// \LCD|LCD|r0|Cont[16]~49_combout  = (\LCD|LCD|r0|Cont [16] & (!\LCD|LCD|r0|Cont[15]~48 )) # (!\LCD|LCD|r0|Cont [16] & ((\LCD|LCD|r0|Cont[15]~48 ) # (GND)))
// \LCD|LCD|r0|Cont[16]~50  = CARRY((!\LCD|LCD|r0|Cont[15]~48 ) # (!\LCD|LCD|r0|Cont [16]))

	.dataa(\LCD|LCD|r0|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[15]~48 ),
	.combout(\LCD|LCD|r0|Cont[16]~49_combout ),
	.cout(\LCD|LCD|r0|Cont[16]~50 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \LCD|LCD|r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N13
dffeas \LCD|LCD|r0|Cont[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[16] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N14
cycloneive_lcell_comb \LCD|LCD|r0|Cont[17]~51 (
// Equation(s):
// \LCD|LCD|r0|Cont[17]~51_combout  = (\LCD|LCD|r0|Cont [17] & (\LCD|LCD|r0|Cont[16]~50  $ (GND))) # (!\LCD|LCD|r0|Cont [17] & (!\LCD|LCD|r0|Cont[16]~50  & VCC))
// \LCD|LCD|r0|Cont[17]~52  = CARRY((\LCD|LCD|r0|Cont [17] & !\LCD|LCD|r0|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[16]~50 ),
	.combout(\LCD|LCD|r0|Cont[17]~51_combout ),
	.cout(\LCD|LCD|r0|Cont[17]~52 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \LCD|LCD|r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N15
dffeas \LCD|LCD|r0|Cont[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[17] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N16
cycloneive_lcell_comb \LCD|LCD|r0|Cont[18]~53 (
// Equation(s):
// \LCD|LCD|r0|Cont[18]~53_combout  = (\LCD|LCD|r0|Cont [18] & (!\LCD|LCD|r0|Cont[17]~52 )) # (!\LCD|LCD|r0|Cont [18] & ((\LCD|LCD|r0|Cont[17]~52 ) # (GND)))
// \LCD|LCD|r0|Cont[18]~54  = CARRY((!\LCD|LCD|r0|Cont[17]~52 ) # (!\LCD|LCD|r0|Cont [18]))

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|r0|Cont[17]~52 ),
	.combout(\LCD|LCD|r0|Cont[18]~53_combout ),
	.cout(\LCD|LCD|r0|Cont[18]~54 ));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N17
dffeas \LCD|LCD|r0|Cont[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[18] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N18
cycloneive_lcell_comb \LCD|LCD|r0|Cont[19]~55 (
// Equation(s):
// \LCD|LCD|r0|Cont[19]~55_combout  = \LCD|LCD|r0|Cont[18]~54  $ (!\LCD|LCD|r0|Cont [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|r0|Cont [19]),
	.cin(\LCD|LCD|r0|Cont[18]~54 ),
	.combout(\LCD|LCD|r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \LCD|LCD|r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N19
dffeas \LCD|LCD|r0|Cont[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\LCD|LCD|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|Cont[19] .is_wysiwyg = "true";
defparam \LCD|LCD|r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N28
cycloneive_lcell_comb \LCD|LCD|r0|Equal0~0 (
// Equation(s):
// \LCD|LCD|r0|Equal0~0_combout  = (\LCD|LCD|r0|Cont [16] & (\LCD|LCD|r0|Cont [19] & (\LCD|LCD|r0|Cont [17] & \LCD|LCD|r0|Cont [18])))

	.dataa(\LCD|LCD|r0|Cont [16]),
	.datab(\LCD|LCD|r0|Cont [19]),
	.datac(\LCD|LCD|r0|Cont [17]),
	.datad(\LCD|LCD|r0|Cont [18]),
	.cin(gnd),
	.combout(\LCD|LCD|r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|r0|Equal0~0 .lut_mask = 16'h8000;
defparam \LCD|LCD|r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N12
cycloneive_lcell_comb \LCD|LCD|r0|Equal0~6 (
// Equation(s):
// \LCD|LCD|r0|Equal0~6_combout  = (\LCD|LCD|r0|Equal0~0_combout  & \LCD|LCD|r0|Equal0~5_combout )

	.dataa(gnd),
	.datab(\LCD|LCD|r0|Equal0~0_combout ),
	.datac(gnd),
	.datad(\LCD|LCD|r0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|r0|Equal0~6 .lut_mask = 16'hCC00;
defparam \LCD|LCD|r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N0
cycloneive_lcell_comb \LCD|LCD|r0|oRESET~feeder (
// Equation(s):
// \LCD|LCD|r0|oRESET~feeder_combout  = \LCD|LCD|r0|Equal0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|r0|oRESET~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|r0|oRESET~feeder .lut_mask = 16'hFF00;
defparam \LCD|LCD|r0|oRESET~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N1
dffeas \LCD|LCD|r0|oRESET (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|r0|oRESET~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|r0|oRESET .is_wysiwyg = "true";
defparam \LCD|LCD|r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \LCD|LCD|r0|oRESET~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\LCD|LCD|r0|oRESET~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LCD|LCD|r0|oRESET~clkctrl_outclk ));
// synopsys translate_off
defparam \LCD|LCD|r0|oRESET~clkctrl .clock_type = "global clock";
defparam \LCD|LCD|r0|oRESET~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N10
cycloneive_lcell_comb \LCD|LCD|u1|LessThan0~1 (
// Equation(s):
// \LCD|LCD|u1|LessThan0~1_combout  = (!\LCD|LCD|u1|CLK_COUNT_400HZ [7] & (!\LCD|LCD|u1|CLK_COUNT_400HZ [8] & (!\LCD|LCD|u1|CLK_COUNT_400HZ [9] & !\LCD|LCD|u1|CLK_COUNT_400HZ [6])))

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [7]),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [8]),
	.datac(\LCD|LCD|u1|CLK_COUNT_400HZ [9]),
	.datad(\LCD|LCD|u1|CLK_COUNT_400HZ [6]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|LessThan0~1 .lut_mask = 16'h0001;
defparam \LCD|LCD|u1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N8
cycloneive_lcell_comb \LCD|LCD|u1|LessThan0~0 (
// Equation(s):
// \LCD|LCD|u1|LessThan0~0_combout  = ((!\LCD|LCD|u1|CLK_COUNT_400HZ [2] & (!\LCD|LCD|u1|CLK_COUNT_400HZ [4] & !\LCD|LCD|u1|CLK_COUNT_400HZ [3]))) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [5])

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [2]),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [4]),
	.datac(\LCD|LCD|u1|CLK_COUNT_400HZ [5]),
	.datad(\LCD|LCD|u1|CLK_COUNT_400HZ [3]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|LessThan0~0 .lut_mask = 16'h0F1F;
defparam \LCD|LCD|u1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N30
cycloneive_lcell_comb \LCD|LCD|u1|LessThan0~2 (
// Equation(s):
// \LCD|LCD|u1|LessThan0~2_combout  = (!\LCD|LCD|u1|CLK_COUNT_400HZ [11] & (((\LCD|LCD|u1|LessThan0~1_combout  & \LCD|LCD|u1|LessThan0~0_combout )) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [10])))

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [10]),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [11]),
	.datac(\LCD|LCD|u1|LessThan0~1_combout ),
	.datad(\LCD|LCD|u1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|LessThan0~2 .lut_mask = 16'h3111;
defparam \LCD|LCD|u1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N24
cycloneive_lcell_comb \LCD|LCD|u1|LessThan0~3 (
// Equation(s):
// \LCD|LCD|u1|LessThan0~3_combout  = (((!\LCD|LCD|u1|CLK_COUNT_400HZ [15]) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [12])) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [14])) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [13])

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [13]),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [14]),
	.datac(\LCD|LCD|u1|CLK_COUNT_400HZ [12]),
	.datad(\LCD|LCD|u1|CLK_COUNT_400HZ [15]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \LCD|LCD|u1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N20
cycloneive_lcell_comb \LCD|LCD|u1|LessThan0~5 (
// Equation(s):
// \LCD|LCD|u1|LessThan0~5_combout  = ((!\LCD|LCD|u1|LessThan0~2_combout  & !\LCD|LCD|u1|LessThan0~3_combout )) # (!\LCD|LCD|u1|LessThan0~4_combout )

	.dataa(\LCD|LCD|u1|LessThan0~4_combout ),
	.datab(gnd),
	.datac(\LCD|LCD|u1|LessThan0~2_combout ),
	.datad(\LCD|LCD|u1|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|LessThan0~5 .lut_mask = 16'h555F;
defparam \LCD|LCD|u1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N13
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[0]~20_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[0] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N14
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[1]~22 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[1]~22_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [1] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[0]~21 )) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [1] & ((\LCD|LCD|u1|CLK_COUNT_400HZ[0]~21 ) # (GND)))
// \LCD|LCD|u1|CLK_COUNT_400HZ[1]~23  = CARRY((!\LCD|LCD|u1|CLK_COUNT_400HZ[0]~21 ) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [1]))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[0]~21 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[1]~22_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[1]~23 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[1]~22 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N15
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[1]~22_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[1] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N16
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[2]~24 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[2]~24_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [2] & (\LCD|LCD|u1|CLK_COUNT_400HZ[1]~23  $ (GND))) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [2] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[1]~23  & VCC))
// \LCD|LCD|u1|CLK_COUNT_400HZ[2]~25  = CARRY((\LCD|LCD|u1|CLK_COUNT_400HZ [2] & !\LCD|LCD|u1|CLK_COUNT_400HZ[1]~23 ))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[1]~23 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[2]~24_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[2]~25 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[2]~24 .lut_mask = 16'hC30C;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N17
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[2]~24_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[2] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N18
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[3]~26 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[3]~26_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [3] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[2]~25 )) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [3] & ((\LCD|LCD|u1|CLK_COUNT_400HZ[2]~25 ) # (GND)))
// \LCD|LCD|u1|CLK_COUNT_400HZ[3]~27  = CARRY((!\LCD|LCD|u1|CLK_COUNT_400HZ[2]~25 ) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [3]))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[2]~25 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[3]~26_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[3]~27 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[3]~26 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N19
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[3]~26_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[3] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N20
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[4]~28 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[4]~28_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [4] & (\LCD|LCD|u1|CLK_COUNT_400HZ[3]~27  $ (GND))) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [4] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[3]~27  & VCC))
// \LCD|LCD|u1|CLK_COUNT_400HZ[4]~29  = CARRY((\LCD|LCD|u1|CLK_COUNT_400HZ [4] & !\LCD|LCD|u1|CLK_COUNT_400HZ[3]~27 ))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[3]~27 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[4]~28_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[4]~29 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[4]~28 .lut_mask = 16'hC30C;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N21
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[4]~28_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[4] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N22
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[5]~30 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[5]~30_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [5] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[4]~29 )) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [5] & ((\LCD|LCD|u1|CLK_COUNT_400HZ[4]~29 ) # (GND)))
// \LCD|LCD|u1|CLK_COUNT_400HZ[5]~31  = CARRY((!\LCD|LCD|u1|CLK_COUNT_400HZ[4]~29 ) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [5]))

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[4]~29 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[5]~30_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[5]~31 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[5]~30 .lut_mask = 16'h5A5F;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N23
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[5]~30_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[5] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N24
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[6]~32 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[6]~32_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [6] & (\LCD|LCD|u1|CLK_COUNT_400HZ[5]~31  $ (GND))) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [6] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[5]~31  & VCC))
// \LCD|LCD|u1|CLK_COUNT_400HZ[6]~33  = CARRY((\LCD|LCD|u1|CLK_COUNT_400HZ [6] & !\LCD|LCD|u1|CLK_COUNT_400HZ[5]~31 ))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[5]~31 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[6]~32_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[6]~33 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[6]~32 .lut_mask = 16'hC30C;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N25
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[6]~32_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[6] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N26
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[7]~34 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[7]~34_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [7] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[6]~33 )) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [7] & ((\LCD|LCD|u1|CLK_COUNT_400HZ[6]~33 ) # (GND)))
// \LCD|LCD|u1|CLK_COUNT_400HZ[7]~35  = CARRY((!\LCD|LCD|u1|CLK_COUNT_400HZ[6]~33 ) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [7]))

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[6]~33 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[7]~34_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[7]~35 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[7]~34 .lut_mask = 16'h5A5F;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N27
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[7]~34_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[7] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N28
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[8]~36 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[8]~36_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [8] & (\LCD|LCD|u1|CLK_COUNT_400HZ[7]~35  $ (GND))) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [8] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[7]~35  & VCC))
// \LCD|LCD|u1|CLK_COUNT_400HZ[8]~37  = CARRY((\LCD|LCD|u1|CLK_COUNT_400HZ [8] & !\LCD|LCD|u1|CLK_COUNT_400HZ[7]~35 ))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[7]~35 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[8]~36_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[8]~37 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[8]~36 .lut_mask = 16'hC30C;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N29
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[8]~36_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[8] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N30
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[9]~38 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[9]~38_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [9] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[8]~37 )) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [9] & ((\LCD|LCD|u1|CLK_COUNT_400HZ[8]~37 ) # (GND)))
// \LCD|LCD|u1|CLK_COUNT_400HZ[9]~39  = CARRY((!\LCD|LCD|u1|CLK_COUNT_400HZ[8]~37 ) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [9]))

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[8]~37 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[9]~38_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[9]~39 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[9]~38 .lut_mask = 16'h5A5F;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N31
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[9]~38_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[9] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N0
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[10]~40 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[10]~40_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [10] & (\LCD|LCD|u1|CLK_COUNT_400HZ[9]~39  $ (GND))) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [10] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[9]~39  & VCC))
// \LCD|LCD|u1|CLK_COUNT_400HZ[10]~41  = CARRY((\LCD|LCD|u1|CLK_COUNT_400HZ [10] & !\LCD|LCD|u1|CLK_COUNT_400HZ[9]~39 ))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[9]~39 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[10]~40_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[10]~41 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[10]~40 .lut_mask = 16'hC30C;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N1
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[10]~40_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[10] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N2
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[11]~42 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[11]~42_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [11] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[10]~41 )) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [11] & ((\LCD|LCD|u1|CLK_COUNT_400HZ[10]~41 ) # (GND)))
// \LCD|LCD|u1|CLK_COUNT_400HZ[11]~43  = CARRY((!\LCD|LCD|u1|CLK_COUNT_400HZ[10]~41 ) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [11]))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[10]~41 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[11]~42_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[11]~43 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[11]~42 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N3
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[11]~42_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[11] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N4
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[12]~44 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[12]~44_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [12] & (\LCD|LCD|u1|CLK_COUNT_400HZ[11]~43  $ (GND))) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [12] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[11]~43  & VCC))
// \LCD|LCD|u1|CLK_COUNT_400HZ[12]~45  = CARRY((\LCD|LCD|u1|CLK_COUNT_400HZ [12] & !\LCD|LCD|u1|CLK_COUNT_400HZ[11]~43 ))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[11]~43 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[12]~44_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[12]~45 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[12]~44 .lut_mask = 16'hC30C;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N5
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[12]~44_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[12] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N6
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[13]~46 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[13]~46_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [13] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[12]~45 )) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [13] & ((\LCD|LCD|u1|CLK_COUNT_400HZ[12]~45 ) # (GND)))
// \LCD|LCD|u1|CLK_COUNT_400HZ[13]~47  = CARRY((!\LCD|LCD|u1|CLK_COUNT_400HZ[12]~45 ) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [13]))

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[12]~45 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[13]~46_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[13]~47 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[13]~46 .lut_mask = 16'h5A5F;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N7
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[13]~46_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[13] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N8
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[14]~48 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[14]~48_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [14] & (\LCD|LCD|u1|CLK_COUNT_400HZ[13]~47  $ (GND))) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [14] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[13]~47  & VCC))
// \LCD|LCD|u1|CLK_COUNT_400HZ[14]~49  = CARRY((\LCD|LCD|u1|CLK_COUNT_400HZ [14] & !\LCD|LCD|u1|CLK_COUNT_400HZ[13]~47 ))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[13]~47 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[14]~48_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[14]~49 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[14]~48 .lut_mask = 16'hC30C;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N9
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[14]~48_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[14] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N10
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[15]~50 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[15]~50_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [15] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[14]~49 )) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [15] & ((\LCD|LCD|u1|CLK_COUNT_400HZ[14]~49 ) # (GND)))
// \LCD|LCD|u1|CLK_COUNT_400HZ[15]~51  = CARRY((!\LCD|LCD|u1|CLK_COUNT_400HZ[14]~49 ) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [15]))

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[14]~49 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[15]~50_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[15]~51 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[15]~50 .lut_mask = 16'h5A5F;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N11
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[15]~50_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[15] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N12
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[16]~52 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[16]~52_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [16] & (\LCD|LCD|u1|CLK_COUNT_400HZ[15]~51  $ (GND))) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [16] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[15]~51  & VCC))
// \LCD|LCD|u1|CLK_COUNT_400HZ[16]~53  = CARRY((\LCD|LCD|u1|CLK_COUNT_400HZ [16] & !\LCD|LCD|u1|CLK_COUNT_400HZ[15]~51 ))

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[15]~51 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[16]~52_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[16]~53 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[16]~52 .lut_mask = 16'hA50A;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N13
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[16]~52_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[16] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N14
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[17]~54 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[17]~54_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [17] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[16]~53 )) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [17] & ((\LCD|LCD|u1|CLK_COUNT_400HZ[16]~53 ) # (GND)))
// \LCD|LCD|u1|CLK_COUNT_400HZ[17]~55  = CARRY((!\LCD|LCD|u1|CLK_COUNT_400HZ[16]~53 ) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [17]))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[16]~53 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[17]~54_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[17]~55 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[17]~54 .lut_mask = 16'h3C3F;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N15
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[17]~54_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[17] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N16
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[18]~56 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[18]~56_combout  = (\LCD|LCD|u1|CLK_COUNT_400HZ [18] & (\LCD|LCD|u1|CLK_COUNT_400HZ[17]~55  $ (GND))) # (!\LCD|LCD|u1|CLK_COUNT_400HZ [18] & (!\LCD|LCD|u1|CLK_COUNT_400HZ[17]~55  & VCC))
// \LCD|LCD|u1|CLK_COUNT_400HZ[18]~57  = CARRY((\LCD|LCD|u1|CLK_COUNT_400HZ [18] & !\LCD|LCD|u1|CLK_COUNT_400HZ[17]~55 ))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[17]~55 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[18]~56_combout ),
	.cout(\LCD|LCD|u1|CLK_COUNT_400HZ[18]~57 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[18]~56 .lut_mask = 16'hC30C;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N17
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[18]~56_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[18] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N18
cycloneive_lcell_comb \LCD|LCD|u1|CLK_COUNT_400HZ[19]~58 (
// Equation(s):
// \LCD|LCD|u1|CLK_COUNT_400HZ[19]~58_combout  = \LCD|LCD|u1|CLK_COUNT_400HZ[18]~57  $ (\LCD|LCD|u1|CLK_COUNT_400HZ [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|CLK_COUNT_400HZ [19]),
	.cin(\LCD|LCD|u1|CLK_COUNT_400HZ[18]~57 ),
	.combout(\LCD|LCD|u1|CLK_COUNT_400HZ[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[19]~58 .lut_mask = 16'h0FF0;
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N19
dffeas \LCD|LCD|u1|CLK_COUNT_400HZ[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_COUNT_400HZ[19]~58_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCD|LCD|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_COUNT_400HZ [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[19] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_COUNT_400HZ[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N26
cycloneive_lcell_comb \LCD|LCD|u1|LessThan0~4 (
// Equation(s):
// \LCD|LCD|u1|LessThan0~4_combout  = (!\LCD|LCD|u1|CLK_COUNT_400HZ [16] & (!\LCD|LCD|u1|CLK_COUNT_400HZ [18] & (!\LCD|LCD|u1|CLK_COUNT_400HZ [17] & !\LCD|LCD|u1|CLK_COUNT_400HZ [19])))

	.dataa(\LCD|LCD|u1|CLK_COUNT_400HZ [16]),
	.datab(\LCD|LCD|u1|CLK_COUNT_400HZ [18]),
	.datac(\LCD|LCD|u1|CLK_COUNT_400HZ [17]),
	.datad(\LCD|LCD|u1|CLK_COUNT_400HZ [19]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|LessThan0~4 .lut_mask = 16'h0001;
defparam \LCD|LCD|u1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N28
cycloneive_lcell_comb \LCD|LCD|u1|CLK_400HZ~0 (
// Equation(s):
// \LCD|LCD|u1|CLK_400HZ~0_combout  = \LCD|LCD|u1|CLK_400HZ~q  $ ((((!\LCD|LCD|u1|LessThan0~2_combout  & !\LCD|LCD|u1|LessThan0~3_combout )) # (!\LCD|LCD|u1|LessThan0~4_combout )))

	.dataa(\LCD|LCD|u1|LessThan0~4_combout ),
	.datab(\LCD|LCD|u1|LessThan0~2_combout ),
	.datac(\LCD|LCD|u1|CLK_400HZ~q ),
	.datad(\LCD|LCD|u1|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|CLK_400HZ~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_400HZ~0 .lut_mask = 16'hA587;
defparam \LCD|LCD|u1|CLK_400HZ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N29
dffeas \LCD|LCD|u1|CLK_400HZ (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\LCD|LCD|u1|CLK_400HZ~0_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CLK_400HZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_400HZ .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CLK_400HZ .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \LCD|LCD|u1|CLK_400HZ~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\LCD|LCD|u1|CLK_400HZ~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ));
// synopsys translate_off
defparam \LCD|LCD|u1|CLK_400HZ~clkctrl .clock_type = "global clock";
defparam \LCD|LCD|u1|CLK_400HZ~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X67_Y44_N13
dffeas \LCD|LCD|u1|state.HOLD (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.HOLD .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N30
cycloneive_lcell_comb \LCD|LCD|u1|LCD_RS~0 (
// Equation(s):
// \LCD|LCD|u1|LCD_RS~0_combout  = (!\LCD|LCD|u1|state.DROP_LCD_E~q  & !\LCD|LCD|u1|state.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|LCD_RS~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|LCD_RS~0 .lut_mask = 16'h000F;
defparam \LCD|LCD|u1|LCD_RS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N31
dffeas \LCD|LCD|u1|state.DROP_LCD_E (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|LCD_RS~0_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.DROP_LCD_E .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.DROP_LCD_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N2
cycloneive_lcell_comb \LCD|LCD|u1|state.RESET1~feeder (
// Equation(s):
// \LCD|LCD|u1|state.RESET1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|LCD|u1|state.RESET1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|state.RESET1~feeder .lut_mask = 16'hFFFF;
defparam \LCD|LCD|u1|state.RESET1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N3
dffeas \LCD|LCD|u1|state.RESET1 (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|state.RESET1~feeder_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.RESET1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.RESET1 .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.RESET1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N22
cycloneive_lcell_comb \LCD|LCD|u1|Selector16~0 (
// Equation(s):
// \LCD|LCD|u1|Selector16~0_combout  = ((\LCD|LCD|u1|next_command.RESET2~q  & ((\LCD|LCD|u1|state.HOLD~q ) # (\LCD|LCD|u1|state.DROP_LCD_E~q )))) # (!\LCD|LCD|u1|state.RESET1~q )

	.dataa(\LCD|LCD|u1|state.RESET1~q ),
	.datab(\LCD|LCD|u1|state.HOLD~q ),
	.datac(\LCD|LCD|u1|next_command.RESET2~q ),
	.datad(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector16~0 .lut_mask = 16'hF5D5;
defparam \LCD|LCD|u1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N23
dffeas \LCD|LCD|u1|next_command.RESET2 (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|next_command.RESET2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|next_command.RESET2 .is_wysiwyg = "true";
defparam \LCD|LCD|u1|next_command.RESET2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N6
cycloneive_lcell_comb \LCD|LCD|u1|state~40 (
// Equation(s):
// \LCD|LCD|u1|state~40_combout  = (\LCD|LCD|u1|next_command.RESET2~q  & \LCD|LCD|u1|state.HOLD~q )

	.dataa(\LCD|LCD|u1|next_command.RESET2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|state~40_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|state~40 .lut_mask = 16'hAA00;
defparam \LCD|LCD|u1|state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N7
dffeas \LCD|LCD|u1|state.RESET2 (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|state~40_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.RESET2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.RESET2 .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.RESET2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N16
cycloneive_lcell_comb \LCD|LCD|u1|Selector17~0 (
// Equation(s):
// \LCD|LCD|u1|Selector17~0_combout  = (\LCD|LCD|u1|state.RESET2~q ) # ((\LCD|LCD|u1|next_command.RESET3~q  & ((\LCD|LCD|u1|state.HOLD~q ) # (\LCD|LCD|u1|state.DROP_LCD_E~q ))))

	.dataa(\LCD|LCD|u1|state.RESET2~q ),
	.datab(\LCD|LCD|u1|state.HOLD~q ),
	.datac(\LCD|LCD|u1|next_command.RESET3~q ),
	.datad(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector17~0 .lut_mask = 16'hFAEA;
defparam \LCD|LCD|u1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N17
dffeas \LCD|LCD|u1|next_command.RESET3 (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|next_command.RESET3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|next_command.RESET3 .is_wysiwyg = "true";
defparam \LCD|LCD|u1|next_command.RESET3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N24
cycloneive_lcell_comb \LCD|LCD|u1|state~37 (
// Equation(s):
// \LCD|LCD|u1|state~37_combout  = (\LCD|LCD|u1|state.HOLD~q  & \LCD|LCD|u1|next_command.RESET3~q )

	.dataa(\LCD|LCD|u1|state.HOLD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|next_command.RESET3~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|state~37 .lut_mask = 16'hAA00;
defparam \LCD|LCD|u1|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N25
dffeas \LCD|LCD|u1|state.RESET3 (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|state~37_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.RESET3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.RESET3 .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.RESET3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N28
cycloneive_lcell_comb \LCD|LCD|u1|Selector10~0 (
// Equation(s):
// \LCD|LCD|u1|Selector10~0_combout  = (!\LCD|LCD|u1|state.RESET3~q  & ((\LCD|LCD|u1|next_command.FUNC_SET~q ) # ((!\LCD|LCD|u1|state.HOLD~q  & !\LCD|LCD|u1|state.DROP_LCD_E~q ))))

	.dataa(\LCD|LCD|u1|state.HOLD~q ),
	.datab(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datac(\LCD|LCD|u1|next_command.FUNC_SET~q ),
	.datad(\LCD|LCD|u1|state.RESET3~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector10~0 .lut_mask = 16'h00F1;
defparam \LCD|LCD|u1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N29
dffeas \LCD|LCD|u1|next_command.FUNC_SET (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|next_command.FUNC_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|next_command.FUNC_SET .is_wysiwyg = "true";
defparam \LCD|LCD|u1|next_command.FUNC_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N20
cycloneive_lcell_comb \LCD|LCD|u1|state~39 (
// Equation(s):
// \LCD|LCD|u1|state~39_combout  = (\LCD|LCD|u1|state.HOLD~q  & !\LCD|LCD|u1|next_command.FUNC_SET~q )

	.dataa(\LCD|LCD|u1|state.HOLD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|next_command.FUNC_SET~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|state~39_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|state~39 .lut_mask = 16'h00AA;
defparam \LCD|LCD|u1|state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N21
dffeas \LCD|LCD|u1|state.FUNC_SET (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|state~39_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.FUNC_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.FUNC_SET .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.FUNC_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N10
cycloneive_lcell_comb \LCD|LCD|u1|Selector18~0 (
// Equation(s):
// \LCD|LCD|u1|Selector18~0_combout  = (\LCD|LCD|u1|state.FUNC_SET~q ) # ((\LCD|LCD|u1|next_command.DISPLAY_OFF~q  & ((\LCD|LCD|u1|state.HOLD~q ) # (\LCD|LCD|u1|state.DROP_LCD_E~q ))))

	.dataa(\LCD|LCD|u1|state.HOLD~q ),
	.datab(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datac(\LCD|LCD|u1|next_command.DISPLAY_OFF~q ),
	.datad(\LCD|LCD|u1|state.FUNC_SET~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector18~0 .lut_mask = 16'hFFE0;
defparam \LCD|LCD|u1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N11
dffeas \LCD|LCD|u1|next_command.DISPLAY_OFF (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|next_command.DISPLAY_OFF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|next_command.DISPLAY_OFF .is_wysiwyg = "true";
defparam \LCD|LCD|u1|next_command.DISPLAY_OFF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N18
cycloneive_lcell_comb \LCD|LCD|u1|state~38 (
// Equation(s):
// \LCD|LCD|u1|state~38_combout  = (\LCD|LCD|u1|state.HOLD~q  & \LCD|LCD|u1|next_command.DISPLAY_OFF~q )

	.dataa(\LCD|LCD|u1|state.HOLD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|next_command.DISPLAY_OFF~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|state~38 .lut_mask = 16'hAA00;
defparam \LCD|LCD|u1|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N19
dffeas \LCD|LCD|u1|state.DISPLAY_OFF (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|state~38_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.DISPLAY_OFF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.DISPLAY_OFF .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.DISPLAY_OFF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N4
cycloneive_lcell_comb \LCD|LCD|u1|Selector19~0 (
// Equation(s):
// \LCD|LCD|u1|Selector19~0_combout  = (\LCD|LCD|u1|state.DISPLAY_OFF~q ) # ((\LCD|LCD|u1|next_command.DISPLAY_CLEAR~q  & ((\LCD|LCD|u1|state.HOLD~q ) # (\LCD|LCD|u1|state.DROP_LCD_E~q ))))

	.dataa(\LCD|LCD|u1|state.HOLD~q ),
	.datab(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datac(\LCD|LCD|u1|next_command.DISPLAY_CLEAR~q ),
	.datad(\LCD|LCD|u1|state.DISPLAY_OFF~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector19~0 .lut_mask = 16'hFFE0;
defparam \LCD|LCD|u1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N5
dffeas \LCD|LCD|u1|next_command.DISPLAY_CLEAR (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|next_command.DISPLAY_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|next_command.DISPLAY_CLEAR .is_wysiwyg = "true";
defparam \LCD|LCD|u1|next_command.DISPLAY_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N26
cycloneive_lcell_comb \LCD|LCD|u1|state~35 (
// Equation(s):
// \LCD|LCD|u1|state~35_combout  = (\LCD|LCD|u1|next_command.DISPLAY_CLEAR~q  & \LCD|LCD|u1|state.HOLD~q )

	.dataa(gnd),
	.datab(\LCD|LCD|u1|next_command.DISPLAY_CLEAR~q ),
	.datac(gnd),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|state~35 .lut_mask = 16'hCC00;
defparam \LCD|LCD|u1|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N27
dffeas \LCD|LCD|u1|state.DISPLAY_CLEAR (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|state~35_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.DISPLAY_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.DISPLAY_CLEAR .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.DISPLAY_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N16
cycloneive_lcell_comb \LCD|LCD|u1|Selector9~0 (
// Equation(s):
// \LCD|LCD|u1|Selector9~0_combout  = (\LCD|LCD|u1|state.DISPLAY_CLEAR~q ) # ((\LCD|LCD|u1|DATA_BUS_VALUE [0] & ((\LCD|LCD|u1|state.DROP_LCD_E~q ) # (\LCD|LCD|u1|state.HOLD~q ))))

	.dataa(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datab(\LCD|LCD|u1|DATA_BUS_VALUE [0]),
	.datac(\LCD|LCD|u1|state.DISPLAY_CLEAR~q ),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector9~0 .lut_mask = 16'hFCF8;
defparam \LCD|LCD|u1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N4
cycloneive_lcell_comb \LCD|LCD|u1|CHAR_COUNT[0]~5 (
// Equation(s):
// \LCD|LCD|u1|CHAR_COUNT[0]~5_combout  = \LCD|LCD|u1|CHAR_COUNT [0] $ (VCC)
// \LCD|LCD|u1|CHAR_COUNT[0]~6  = CARRY(\LCD|LCD|u1|CHAR_COUNT [0])

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\LCD|LCD|u1|CHAR_COUNT[0]~5_combout ),
	.cout(\LCD|LCD|u1|CHAR_COUNT[0]~6 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CHAR_COUNT[0]~5 .lut_mask = 16'h55AA;
defparam \LCD|LCD|u1|CHAR_COUNT[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N20
cycloneive_lcell_comb \LCD|LCD|u1|Selector24~0 (
// Equation(s):
// \LCD|LCD|u1|Selector24~0_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & \LCD|LCD|u1|state.RESET1~q )

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|state.RESET1~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector24~0 .lut_mask = 16'hAA00;
defparam \LCD|LCD|u1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N5
dffeas \LCD|LCD|u1|CHAR_COUNT[0] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|CHAR_COUNT[0]~5_combout ),
	.asdata(\LCD|LCD|u1|Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LCD|LCD|u1|state.Print_String~q ),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CHAR_COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CHAR_COUNT[0] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CHAR_COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N6
cycloneive_lcell_comb \LCD|LCD|u1|CHAR_COUNT[1]~7 (
// Equation(s):
// \LCD|LCD|u1|CHAR_COUNT[1]~7_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (!\LCD|LCD|u1|CHAR_COUNT[0]~6 )) # (!\LCD|LCD|u1|CHAR_COUNT [1] & ((\LCD|LCD|u1|CHAR_COUNT[0]~6 ) # (GND)))
// \LCD|LCD|u1|CHAR_COUNT[1]~8  = CARRY((!\LCD|LCD|u1|CHAR_COUNT[0]~6 ) # (!\LCD|LCD|u1|CHAR_COUNT [1]))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CHAR_COUNT[0]~6 ),
	.combout(\LCD|LCD|u1|CHAR_COUNT[1]~7_combout ),
	.cout(\LCD|LCD|u1|CHAR_COUNT[1]~8 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CHAR_COUNT[1]~7 .lut_mask = 16'h5A5F;
defparam \LCD|LCD|u1|CHAR_COUNT[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N30
cycloneive_lcell_comb \LCD|LCD|u1|Selector23~0 (
// Equation(s):
// \LCD|LCD|u1|Selector23~0_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & \LCD|LCD|u1|state.RESET1~q )

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|state.RESET1~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector23~0 .lut_mask = 16'hAA00;
defparam \LCD|LCD|u1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N7
dffeas \LCD|LCD|u1|CHAR_COUNT[1] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|CHAR_COUNT[1]~7_combout ),
	.asdata(\LCD|LCD|u1|Selector23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LCD|LCD|u1|state.Print_String~q ),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CHAR_COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CHAR_COUNT[1] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CHAR_COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N8
cycloneive_lcell_comb \LCD|LCD|u1|CHAR_COUNT[2]~9 (
// Equation(s):
// \LCD|LCD|u1|CHAR_COUNT[2]~9_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (\LCD|LCD|u1|CHAR_COUNT[1]~8  $ (GND))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & (!\LCD|LCD|u1|CHAR_COUNT[1]~8  & VCC))
// \LCD|LCD|u1|CHAR_COUNT[2]~10  = CARRY((\LCD|LCD|u1|CHAR_COUNT [2] & !\LCD|LCD|u1|CHAR_COUNT[1]~8 ))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CHAR_COUNT[1]~8 ),
	.combout(\LCD|LCD|u1|CHAR_COUNT[2]~9_combout ),
	.cout(\LCD|LCD|u1|CHAR_COUNT[2]~10 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CHAR_COUNT[2]~9 .lut_mask = 16'hA50A;
defparam \LCD|LCD|u1|CHAR_COUNT[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N24
cycloneive_lcell_comb \LCD|LCD|u1|Selector22~0 (
// Equation(s):
// \LCD|LCD|u1|Selector22~0_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & \LCD|LCD|u1|state.RESET1~q )

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|state.RESET1~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector22~0 .lut_mask = 16'hAA00;
defparam \LCD|LCD|u1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N9
dffeas \LCD|LCD|u1|CHAR_COUNT[2] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|CHAR_COUNT[2]~9_combout ),
	.asdata(\LCD|LCD|u1|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LCD|LCD|u1|state.Print_String~q ),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CHAR_COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CHAR_COUNT[2] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CHAR_COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N10
cycloneive_lcell_comb \LCD|LCD|u1|CHAR_COUNT[3]~11 (
// Equation(s):
// \LCD|LCD|u1|CHAR_COUNT[3]~11_combout  = (\LCD|LCD|u1|CHAR_COUNT [3] & (!\LCD|LCD|u1|CHAR_COUNT[2]~10 )) # (!\LCD|LCD|u1|CHAR_COUNT [3] & ((\LCD|LCD|u1|CHAR_COUNT[2]~10 ) # (GND)))
// \LCD|LCD|u1|CHAR_COUNT[3]~12  = CARRY((!\LCD|LCD|u1|CHAR_COUNT[2]~10 ) # (!\LCD|LCD|u1|CHAR_COUNT [3]))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD|LCD|u1|CHAR_COUNT[2]~10 ),
	.combout(\LCD|LCD|u1|CHAR_COUNT[3]~11_combout ),
	.cout(\LCD|LCD|u1|CHAR_COUNT[3]~12 ));
// synopsys translate_off
defparam \LCD|LCD|u1|CHAR_COUNT[3]~11 .lut_mask = 16'h5A5F;
defparam \LCD|LCD|u1|CHAR_COUNT[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N26
cycloneive_lcell_comb \LCD|LCD|u1|Selector21~0 (
// Equation(s):
// \LCD|LCD|u1|Selector21~0_combout  = (\LCD|LCD|u1|CHAR_COUNT [3] & \LCD|LCD|u1|state.RESET1~q )

	.dataa(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|state.RESET1~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector21~0 .lut_mask = 16'hAA00;
defparam \LCD|LCD|u1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N11
dffeas \LCD|LCD|u1|CHAR_COUNT[3] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|CHAR_COUNT[3]~11_combout ),
	.asdata(\LCD|LCD|u1|Selector21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LCD|LCD|u1|state.Print_String~q ),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CHAR_COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CHAR_COUNT[3] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CHAR_COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N18
cycloneive_lcell_comb \LCD|LCD|u1|Equal2~0 (
// Equation(s):
// \LCD|LCD|u1|Equal2~0_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (\LCD|LCD|u1|CHAR_COUNT [3] & (\LCD|LCD|u1|CHAR_COUNT [0] & \LCD|LCD|u1|CHAR_COUNT [1])))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Equal2~0 .lut_mask = 16'h8000;
defparam \LCD|LCD|u1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N12
cycloneive_lcell_comb \LCD|LCD|u1|CHAR_COUNT[4]~13 (
// Equation(s):
// \LCD|LCD|u1|CHAR_COUNT[4]~13_combout  = \LCD|LCD|u1|CHAR_COUNT [4] $ (!\LCD|LCD|u1|CHAR_COUNT[3]~12 )

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\LCD|LCD|u1|CHAR_COUNT[3]~12 ),
	.combout(\LCD|LCD|u1|CHAR_COUNT[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|CHAR_COUNT[4]~13 .lut_mask = 16'hC3C3;
defparam \LCD|LCD|u1|CHAR_COUNT[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N14
cycloneive_lcell_comb \LCD|LCD|u1|Selector20~0 (
// Equation(s):
// \LCD|LCD|u1|Selector20~0_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & \LCD|LCD|u1|state.RESET1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datad(\LCD|LCD|u1|state.RESET1~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector20~0 .lut_mask = 16'hF000;
defparam \LCD|LCD|u1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N13
dffeas \LCD|LCD|u1|CHAR_COUNT[4] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|CHAR_COUNT[4]~13_combout ),
	.asdata(\LCD|LCD|u1|Selector20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\LCD|LCD|u1|state.Print_String~q ),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|CHAR_COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|CHAR_COUNT[4] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|CHAR_COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N12
cycloneive_lcell_comb \LCD|LCD|u1|Selector14~0 (
// Equation(s):
// \LCD|LCD|u1|Selector14~0_combout  = (\LCD|LCD|u1|next_command.LINE2~q  & ((\LCD|LCD|u1|state.DROP_LCD_E~q ) # (\LCD|LCD|u1|state.HOLD~q )))

	.dataa(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datab(\LCD|LCD|u1|next_command.LINE2~q ),
	.datac(\LCD|LCD|u1|state.HOLD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector14~0 .lut_mask = 16'hC8C8;
defparam \LCD|LCD|u1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N2
cycloneive_lcell_comb \LCD|LCD|u1|Selector14~1 (
// Equation(s):
// \LCD|LCD|u1|Selector14~1_combout  = (\LCD|LCD|u1|Selector14~0_combout ) # ((\LCD|LCD|u1|state.Print_String~q  & (\LCD|LCD|u1|Equal2~0_combout  & !\LCD|LCD|u1|CHAR_COUNT [4])))

	.dataa(\LCD|LCD|u1|state.Print_String~q ),
	.datab(\LCD|LCD|u1|Equal2~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datad(\LCD|LCD|u1|Selector14~0_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector14~1 .lut_mask = 16'hFF08;
defparam \LCD|LCD|u1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N3
dffeas \LCD|LCD|u1|next_command.LINE2 (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|next_command.LINE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|next_command.LINE2 .is_wysiwyg = "true";
defparam \LCD|LCD|u1|next_command.LINE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N18
cycloneive_lcell_comb \LCD|LCD|u1|state~34 (
// Equation(s):
// \LCD|LCD|u1|state~34_combout  = (\LCD|LCD|u1|next_command.LINE2~q  & \LCD|LCD|u1|state.HOLD~q )

	.dataa(gnd),
	.datab(\LCD|LCD|u1|next_command.LINE2~q ),
	.datac(gnd),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|state~34 .lut_mask = 16'hCC00;
defparam \LCD|LCD|u1|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N19
dffeas \LCD|LCD|u1|state.LINE2 (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|state~34_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.LINE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.LINE2 .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.LINE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N14
cycloneive_lcell_comb \LCD|LCD|u1|Selector11~0 (
// Equation(s):
// \LCD|LCD|u1|Selector11~0_combout  = (\LCD|LCD|u1|state.DISPLAY_CLEAR~q ) # ((\LCD|LCD|u1|next_command.DISPLAY_ON~q  & ((\LCD|LCD|u1|state.HOLD~q ) # (\LCD|LCD|u1|state.DROP_LCD_E~q ))))

	.dataa(\LCD|LCD|u1|state.DISPLAY_CLEAR~q ),
	.datab(\LCD|LCD|u1|state.HOLD~q ),
	.datac(\LCD|LCD|u1|next_command.DISPLAY_ON~q ),
	.datad(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector11~0 .lut_mask = 16'hFAEA;
defparam \LCD|LCD|u1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N15
dffeas \LCD|LCD|u1|next_command.DISPLAY_ON (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|next_command.DISPLAY_ON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|next_command.DISPLAY_ON .is_wysiwyg = "true";
defparam \LCD|LCD|u1|next_command.DISPLAY_ON .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N12
cycloneive_lcell_comb \LCD|LCD|u1|state~36 (
// Equation(s):
// \LCD|LCD|u1|state~36_combout  = (\LCD|LCD|u1|next_command.DISPLAY_ON~q  & \LCD|LCD|u1|state.HOLD~q )

	.dataa(gnd),
	.datab(\LCD|LCD|u1|next_command.DISPLAY_ON~q ),
	.datac(gnd),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|state~36 .lut_mask = 16'hCC00;
defparam \LCD|LCD|u1|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N13
dffeas \LCD|LCD|u1|state.DISPLAY_ON (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|state~36_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.DISPLAY_ON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.DISPLAY_ON .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.DISPLAY_ON .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N28
cycloneive_lcell_comb \LCD|LCD|u1|Selector12~0 (
// Equation(s):
// \LCD|LCD|u1|Selector12~0_combout  = (\LCD|LCD|u1|state.DISPLAY_ON~q ) # ((\LCD|LCD|u1|next_command.MODE_SET~q  & ((\LCD|LCD|u1|state.HOLD~q ) # (\LCD|LCD|u1|state.DROP_LCD_E~q ))))

	.dataa(\LCD|LCD|u1|state.HOLD~q ),
	.datab(\LCD|LCD|u1|state.DISPLAY_ON~q ),
	.datac(\LCD|LCD|u1|next_command.MODE_SET~q ),
	.datad(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector12~0 .lut_mask = 16'hFCEC;
defparam \LCD|LCD|u1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N29
dffeas \LCD|LCD|u1|next_command.MODE_SET (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|next_command.MODE_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|next_command.MODE_SET .is_wysiwyg = "true";
defparam \LCD|LCD|u1|next_command.MODE_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N22
cycloneive_lcell_comb \LCD|LCD|u1|state~33 (
// Equation(s):
// \LCD|LCD|u1|state~33_combout  = (\LCD|LCD|u1|state.HOLD~q  & \LCD|LCD|u1|next_command.MODE_SET~q )

	.dataa(\LCD|LCD|u1|state.HOLD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|next_command.MODE_SET~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|state~33 .lut_mask = 16'hAA00;
defparam \LCD|LCD|u1|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N23
dffeas \LCD|LCD|u1|state.MODE_SET (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|state~33_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.MODE_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.MODE_SET .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.MODE_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N20
cycloneive_lcell_comb \LCD|LCD|u1|Selector13~0 (
// Equation(s):
// \LCD|LCD|u1|Selector13~0_combout  = (\LCD|LCD|u1|state.LINE2~q ) # ((\LCD|LCD|u1|state.MODE_SET~q ) # ((\LCD|LCD|u1|next_command.Print_String~q  & !\LCD|LCD|u1|LCD_RS~0_combout )))

	.dataa(\LCD|LCD|u1|next_command.Print_String~q ),
	.datab(\LCD|LCD|u1|state.LINE2~q ),
	.datac(\LCD|LCD|u1|LCD_RS~0_combout ),
	.datad(\LCD|LCD|u1|state.MODE_SET~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector13~0 .lut_mask = 16'hFFCE;
defparam \LCD|LCD|u1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N28
cycloneive_lcell_comb \LCD|LCD|u1|Selector15~0 (
// Equation(s):
// \LCD|LCD|u1|Selector15~0_combout  = (\LCD|LCD|u1|next_command.RETURN_HOME~q  & ((\LCD|LCD|u1|state.DROP_LCD_E~q ) # (\LCD|LCD|u1|state.HOLD~q )))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|next_command.RETURN_HOME~q ),
	.datac(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector15~0 .lut_mask = 16'hCCC0;
defparam \LCD|LCD|u1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N0
cycloneive_lcell_comb \LCD|LCD|u1|Selector15~1 (
// Equation(s):
// \LCD|LCD|u1|Selector15~1_combout  = (\LCD|LCD|u1|Selector15~0_combout ) # ((\LCD|LCD|u1|state.Print_String~q  & (\LCD|LCD|u1|CHAR_COUNT [4] & \LCD|LCD|u1|Equal2~0_combout )))

	.dataa(\LCD|LCD|u1|state.Print_String~q ),
	.datab(\LCD|LCD|u1|Selector15~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datad(\LCD|LCD|u1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector15~1 .lut_mask = 16'hECCC;
defparam \LCD|LCD|u1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N1
dffeas \LCD|LCD|u1|next_command.RETURN_HOME (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|next_command.RETURN_HOME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|next_command.RETURN_HOME .is_wysiwyg = "true";
defparam \LCD|LCD|u1|next_command.RETURN_HOME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N16
cycloneive_lcell_comb \LCD|LCD|u1|state~32 (
// Equation(s):
// \LCD|LCD|u1|state~32_combout  = (\LCD|LCD|u1|next_command.RETURN_HOME~q  & \LCD|LCD|u1|state.HOLD~q )

	.dataa(gnd),
	.datab(\LCD|LCD|u1|next_command.RETURN_HOME~q ),
	.datac(gnd),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|state~32 .lut_mask = 16'hCC00;
defparam \LCD|LCD|u1|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N17
dffeas \LCD|LCD|u1|state.RETURN_HOME (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|state~32_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.RETURN_HOME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.RETURN_HOME .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.RETURN_HOME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N10
cycloneive_lcell_comb \LCD|LCD|u1|Selector13~1 (
// Equation(s):
// \LCD|LCD|u1|Selector13~1_combout  = (\LCD|LCD|u1|Selector13~0_combout ) # ((\LCD|LCD|u1|state.RETURN_HOME~q ) # ((\LCD|LCD|u1|state.Print_String~q  & !\LCD|LCD|u1|Equal2~0_combout )))

	.dataa(\LCD|LCD|u1|Selector13~0_combout ),
	.datab(\LCD|LCD|u1|state.RETURN_HOME~q ),
	.datac(\LCD|LCD|u1|state.Print_String~q ),
	.datad(\LCD|LCD|u1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector13~1 .lut_mask = 16'hEEFE;
defparam \LCD|LCD|u1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N11
dffeas \LCD|LCD|u1|next_command.Print_String (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|next_command.Print_String~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|next_command.Print_String .is_wysiwyg = "true";
defparam \LCD|LCD|u1|next_command.Print_String .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N24
cycloneive_lcell_comb \LCD|LCD|u1|state~31 (
// Equation(s):
// \LCD|LCD|u1|state~31_combout  = (\LCD|LCD|u1|next_command.Print_String~q  & \LCD|LCD|u1|state.HOLD~q )

	.dataa(\LCD|LCD|u1|next_command.Print_String~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|state~31 .lut_mask = 16'hAA00;
defparam \LCD|LCD|u1|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N25
dffeas \LCD|LCD|u1|state.Print_String (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|state~31_combout ),
	.asdata(vcc),
	.clrn(\LCD|LCD|r0|oRESET~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|state.Print_String~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|state.Print_String .is_wysiwyg = "true";
defparam \LCD|LCD|u1|state.Print_String .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \mode_switch~input (
	.i(mode_switch),
	.ibar(gnd),
	.o(\mode_switch~input_o ));
// synopsys translate_off
defparam \mode_switch~input .bus_hold = "false";
defparam \mode_switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N16
cycloneive_lcell_comb \LCD|comb~0 (
// Equation(s):
// \LCD|comb~0_combout  = (\mode_switch~input_o ) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|comb~0 .lut_mask = 16'hFF55;
defparam \LCD|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N4
cycloneive_lcell_comb \CLK_DIV|Add0~0 (
// Equation(s):
// \CLK_DIV|Add0~0_combout  = \CLK_DIV|count [0] $ (VCC)
// \CLK_DIV|Add0~1  = CARRY(\CLK_DIV|count [0])

	.dataa(gnd),
	.datab(\CLK_DIV|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CLK_DIV|Add0~0_combout ),
	.cout(\CLK_DIV|Add0~1 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~0 .lut_mask = 16'h33CC;
defparam \CLK_DIV|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N24
cycloneive_lcell_comb \CLK_DIV|count~0 (
// Equation(s):
// \CLK_DIV|count~0_combout  = (\CLK_DIV|Add0~0_combout  & !\CLK_DIV|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Add0~0_combout ),
	.datad(\CLK_DIV|Equal0~8_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~0 .lut_mask = 16'h00F0;
defparam \CLK_DIV|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \enable~input (
	.i(enable),
	.ibar(gnd),
	.o(\enable~input_o ));
// synopsys translate_off
defparam \enable~input .bus_hold = "false";
defparam \enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y18_N25
dffeas \CLK_DIV|count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[0] .is_wysiwyg = "true";
defparam \CLK_DIV|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N6
cycloneive_lcell_comb \CLK_DIV|Add0~2 (
// Equation(s):
// \CLK_DIV|Add0~2_combout  = (\CLK_DIV|count [1] & (!\CLK_DIV|Add0~1 )) # (!\CLK_DIV|count [1] & ((\CLK_DIV|Add0~1 ) # (GND)))
// \CLK_DIV|Add0~3  = CARRY((!\CLK_DIV|Add0~1 ) # (!\CLK_DIV|count [1]))

	.dataa(\CLK_DIV|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~1 ),
	.combout(\CLK_DIV|Add0~2_combout ),
	.cout(\CLK_DIV|Add0~3 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~2 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y18_N7
dffeas \CLK_DIV|count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[1] .is_wysiwyg = "true";
defparam \CLK_DIV|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N8
cycloneive_lcell_comb \CLK_DIV|Add0~4 (
// Equation(s):
// \CLK_DIV|Add0~4_combout  = (\CLK_DIV|count [2] & (\CLK_DIV|Add0~3  $ (GND))) # (!\CLK_DIV|count [2] & (!\CLK_DIV|Add0~3  & VCC))
// \CLK_DIV|Add0~5  = CARRY((\CLK_DIV|count [2] & !\CLK_DIV|Add0~3 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~3 ),
	.combout(\CLK_DIV|Add0~4_combout ),
	.cout(\CLK_DIV|Add0~5 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~4 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y18_N9
dffeas \CLK_DIV|count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[2] .is_wysiwyg = "true";
defparam \CLK_DIV|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N10
cycloneive_lcell_comb \CLK_DIV|Add0~6 (
// Equation(s):
// \CLK_DIV|Add0~6_combout  = (\CLK_DIV|count [3] & (!\CLK_DIV|Add0~5 )) # (!\CLK_DIV|count [3] & ((\CLK_DIV|Add0~5 ) # (GND)))
// \CLK_DIV|Add0~7  = CARRY((!\CLK_DIV|Add0~5 ) # (!\CLK_DIV|count [3]))

	.dataa(\CLK_DIV|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~5 ),
	.combout(\CLK_DIV|Add0~6_combout ),
	.cout(\CLK_DIV|Add0~7 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~6 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y18_N11
dffeas \CLK_DIV|count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[3] .is_wysiwyg = "true";
defparam \CLK_DIV|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N0
cycloneive_lcell_comb \CLK_DIV|Equal0~0 (
// Equation(s):
// \CLK_DIV|Equal0~0_combout  = (!\CLK_DIV|count [3] & (!\CLK_DIV|count [0] & (!\CLK_DIV|count [2] & !\CLK_DIV|count [1])))

	.dataa(\CLK_DIV|count [3]),
	.datab(\CLK_DIV|count [0]),
	.datac(\CLK_DIV|count [2]),
	.datad(\CLK_DIV|count [1]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~0 .lut_mask = 16'h0001;
defparam \CLK_DIV|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N12
cycloneive_lcell_comb \CLK_DIV|Add0~8 (
// Equation(s):
// \CLK_DIV|Add0~8_combout  = (\CLK_DIV|count [4] & (\CLK_DIV|Add0~7  $ (GND))) # (!\CLK_DIV|count [4] & (!\CLK_DIV|Add0~7  & VCC))
// \CLK_DIV|Add0~9  = CARRY((\CLK_DIV|count [4] & !\CLK_DIV|Add0~7 ))

	.dataa(\CLK_DIV|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~7 ),
	.combout(\CLK_DIV|Add0~8_combout ),
	.cout(\CLK_DIV|Add0~9 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~8 .lut_mask = 16'hA50A;
defparam \CLK_DIV|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y18_N13
dffeas \CLK_DIV|count[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[4] .is_wysiwyg = "true";
defparam \CLK_DIV|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N14
cycloneive_lcell_comb \CLK_DIV|Add0~10 (
// Equation(s):
// \CLK_DIV|Add0~10_combout  = (\CLK_DIV|count [5] & (!\CLK_DIV|Add0~9 )) # (!\CLK_DIV|count [5] & ((\CLK_DIV|Add0~9 ) # (GND)))
// \CLK_DIV|Add0~11  = CARRY((!\CLK_DIV|Add0~9 ) # (!\CLK_DIV|count [5]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~9 ),
	.combout(\CLK_DIV|Add0~10_combout ),
	.cout(\CLK_DIV|Add0~11 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~10 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y18_N15
dffeas \CLK_DIV|count[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[5] .is_wysiwyg = "true";
defparam \CLK_DIV|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N16
cycloneive_lcell_comb \CLK_DIV|Add0~12 (
// Equation(s):
// \CLK_DIV|Add0~12_combout  = (\CLK_DIV|count [6] & (\CLK_DIV|Add0~11  $ (GND))) # (!\CLK_DIV|count [6] & (!\CLK_DIV|Add0~11  & VCC))
// \CLK_DIV|Add0~13  = CARRY((\CLK_DIV|count [6] & !\CLK_DIV|Add0~11 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~11 ),
	.combout(\CLK_DIV|Add0~12_combout ),
	.cout(\CLK_DIV|Add0~13 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~12 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y18_N17
dffeas \CLK_DIV|count[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[6] .is_wysiwyg = "true";
defparam \CLK_DIV|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N18
cycloneive_lcell_comb \CLK_DIV|Add0~14 (
// Equation(s):
// \CLK_DIV|Add0~14_combout  = (\CLK_DIV|count [7] & (!\CLK_DIV|Add0~13 )) # (!\CLK_DIV|count [7] & ((\CLK_DIV|Add0~13 ) # (GND)))
// \CLK_DIV|Add0~15  = CARRY((!\CLK_DIV|Add0~13 ) # (!\CLK_DIV|count [7]))

	.dataa(\CLK_DIV|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~13 ),
	.combout(\CLK_DIV|Add0~14_combout ),
	.cout(\CLK_DIV|Add0~15 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~14 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N0
cycloneive_lcell_comb \CLK_DIV|count~1 (
// Equation(s):
// \CLK_DIV|count~1_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~14_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~1 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N1
dffeas \CLK_DIV|count[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[7] .is_wysiwyg = "true";
defparam \CLK_DIV|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N20
cycloneive_lcell_comb \CLK_DIV|Add0~16 (
// Equation(s):
// \CLK_DIV|Add0~16_combout  = (\CLK_DIV|count [8] & (\CLK_DIV|Add0~15  $ (GND))) # (!\CLK_DIV|count [8] & (!\CLK_DIV|Add0~15  & VCC))
// \CLK_DIV|Add0~17  = CARRY((\CLK_DIV|count [8] & !\CLK_DIV|Add0~15 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~15 ),
	.combout(\CLK_DIV|Add0~16_combout ),
	.cout(\CLK_DIV|Add0~17 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~16 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y18_N21
dffeas \CLK_DIV|count[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[8] .is_wysiwyg = "true";
defparam \CLK_DIV|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N22
cycloneive_lcell_comb \CLK_DIV|Add0~18 (
// Equation(s):
// \CLK_DIV|Add0~18_combout  = (\CLK_DIV|count [9] & (!\CLK_DIV|Add0~17 )) # (!\CLK_DIV|count [9] & ((\CLK_DIV|Add0~17 ) # (GND)))
// \CLK_DIV|Add0~19  = CARRY((!\CLK_DIV|Add0~17 ) # (!\CLK_DIV|count [9]))

	.dataa(\CLK_DIV|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~17 ),
	.combout(\CLK_DIV|Add0~18_combout ),
	.cout(\CLK_DIV|Add0~19 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~18 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y18_N23
dffeas \CLK_DIV|count[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[9] .is_wysiwyg = "true";
defparam \CLK_DIV|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N24
cycloneive_lcell_comb \CLK_DIV|Add0~20 (
// Equation(s):
// \CLK_DIV|Add0~20_combout  = (\CLK_DIV|count [10] & (\CLK_DIV|Add0~19  $ (GND))) # (!\CLK_DIV|count [10] & (!\CLK_DIV|Add0~19  & VCC))
// \CLK_DIV|Add0~21  = CARRY((\CLK_DIV|count [10] & !\CLK_DIV|Add0~19 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~19 ),
	.combout(\CLK_DIV|Add0~20_combout ),
	.cout(\CLK_DIV|Add0~21 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~20 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y18_N25
dffeas \CLK_DIV|count[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[10] .is_wysiwyg = "true";
defparam \CLK_DIV|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N26
cycloneive_lcell_comb \CLK_DIV|Add0~22 (
// Equation(s):
// \CLK_DIV|Add0~22_combout  = (\CLK_DIV|count [11] & (!\CLK_DIV|Add0~21 )) # (!\CLK_DIV|count [11] & ((\CLK_DIV|Add0~21 ) # (GND)))
// \CLK_DIV|Add0~23  = CARRY((!\CLK_DIV|Add0~21 ) # (!\CLK_DIV|count [11]))

	.dataa(\CLK_DIV|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~21 ),
	.combout(\CLK_DIV|Add0~22_combout ),
	.cout(\CLK_DIV|Add0~23 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~22 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y18_N27
dffeas \CLK_DIV|count[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[11] .is_wysiwyg = "true";
defparam \CLK_DIV|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N28
cycloneive_lcell_comb \CLK_DIV|Add0~24 (
// Equation(s):
// \CLK_DIV|Add0~24_combout  = (\CLK_DIV|count [12] & (\CLK_DIV|Add0~23  $ (GND))) # (!\CLK_DIV|count [12] & (!\CLK_DIV|Add0~23  & VCC))
// \CLK_DIV|Add0~25  = CARRY((\CLK_DIV|count [12] & !\CLK_DIV|Add0~23 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~23 ),
	.combout(\CLK_DIV|Add0~24_combout ),
	.cout(\CLK_DIV|Add0~25 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~24 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N2
cycloneive_lcell_comb \CLK_DIV|count~2 (
// Equation(s):
// \CLK_DIV|count~2_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~24_combout )

	.dataa(\CLK_DIV|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CLK_DIV|Add0~24_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~2 .lut_mask = 16'h5500;
defparam \CLK_DIV|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N3
dffeas \CLK_DIV|count[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[12] .is_wysiwyg = "true";
defparam \CLK_DIV|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N30
cycloneive_lcell_comb \CLK_DIV|Add0~26 (
// Equation(s):
// \CLK_DIV|Add0~26_combout  = (\CLK_DIV|count [13] & (!\CLK_DIV|Add0~25 )) # (!\CLK_DIV|count [13] & ((\CLK_DIV|Add0~25 ) # (GND)))
// \CLK_DIV|Add0~27  = CARRY((!\CLK_DIV|Add0~25 ) # (!\CLK_DIV|count [13]))

	.dataa(\CLK_DIV|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~25 ),
	.combout(\CLK_DIV|Add0~26_combout ),
	.cout(\CLK_DIV|Add0~27 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~26 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N2
cycloneive_lcell_comb \CLK_DIV|count~3 (
// Equation(s):
// \CLK_DIV|count~3_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~26_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~3 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N3
dffeas \CLK_DIV|count[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[13] .is_wysiwyg = "true";
defparam \CLK_DIV|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N0
cycloneive_lcell_comb \CLK_DIV|Add0~28 (
// Equation(s):
// \CLK_DIV|Add0~28_combout  = (\CLK_DIV|count [14] & (\CLK_DIV|Add0~27  $ (GND))) # (!\CLK_DIV|count [14] & (!\CLK_DIV|Add0~27  & VCC))
// \CLK_DIV|Add0~29  = CARRY((\CLK_DIV|count [14] & !\CLK_DIV|Add0~27 ))

	.dataa(\CLK_DIV|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~27 ),
	.combout(\CLK_DIV|Add0~28_combout ),
	.cout(\CLK_DIV|Add0~29 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~28 .lut_mask = 16'hA50A;
defparam \CLK_DIV|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N12
cycloneive_lcell_comb \CLK_DIV|count~4 (
// Equation(s):
// \CLK_DIV|count~4_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~28_combout )

	.dataa(gnd),
	.datab(\CLK_DIV|Equal0~8_combout ),
	.datac(\CLK_DIV|Add0~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CLK_DIV|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~4 .lut_mask = 16'h3030;
defparam \CLK_DIV|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N13
dffeas \CLK_DIV|count[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[14] .is_wysiwyg = "true";
defparam \CLK_DIV|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N2
cycloneive_lcell_comb \CLK_DIV|Add0~30 (
// Equation(s):
// \CLK_DIV|Add0~30_combout  = (\CLK_DIV|count [15] & (!\CLK_DIV|Add0~29 )) # (!\CLK_DIV|count [15] & ((\CLK_DIV|Add0~29 ) # (GND)))
// \CLK_DIV|Add0~31  = CARRY((!\CLK_DIV|Add0~29 ) # (!\CLK_DIV|count [15]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~29 ),
	.combout(\CLK_DIV|Add0~30_combout ),
	.cout(\CLK_DIV|Add0~31 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~30 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N6
cycloneive_lcell_comb \CLK_DIV|count~5 (
// Equation(s):
// \CLK_DIV|count~5_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~30_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~5 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N7
dffeas \CLK_DIV|count[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[15] .is_wysiwyg = "true";
defparam \CLK_DIV|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N24
cycloneive_lcell_comb \CLK_DIV|Equal0~3 (
// Equation(s):
// \CLK_DIV|Equal0~3_combout  = (\CLK_DIV|count [15] & (\CLK_DIV|count [13] & (\CLK_DIV|count [14] & \CLK_DIV|count [12])))

	.dataa(\CLK_DIV|count [15]),
	.datab(\CLK_DIV|count [13]),
	.datac(\CLK_DIV|count [14]),
	.datad(\CLK_DIV|count [12]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~3 .lut_mask = 16'h8000;
defparam \CLK_DIV|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N16
cycloneive_lcell_comb \CLK_DIV|Equal0~1 (
// Equation(s):
// \CLK_DIV|Equal0~1_combout  = (\CLK_DIV|count [7] & (!\CLK_DIV|count [5] & (!\CLK_DIV|count [4] & !\CLK_DIV|count [6])))

	.dataa(\CLK_DIV|count [7]),
	.datab(\CLK_DIV|count [5]),
	.datac(\CLK_DIV|count [4]),
	.datad(\CLK_DIV|count [6]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~1 .lut_mask = 16'h0002;
defparam \CLK_DIV|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y18_N2
cycloneive_lcell_comb \CLK_DIV|Equal0~2 (
// Equation(s):
// \CLK_DIV|Equal0~2_combout  = (!\CLK_DIV|count [11] & (!\CLK_DIV|count [10] & (!\CLK_DIV|count [9] & !\CLK_DIV|count [8])))

	.dataa(\CLK_DIV|count [11]),
	.datab(\CLK_DIV|count [10]),
	.datac(\CLK_DIV|count [9]),
	.datad(\CLK_DIV|count [8]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~2 .lut_mask = 16'h0001;
defparam \CLK_DIV|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N10
cycloneive_lcell_comb \CLK_DIV|Equal0~4 (
// Equation(s):
// \CLK_DIV|Equal0~4_combout  = (\CLK_DIV|Equal0~0_combout  & (\CLK_DIV|Equal0~3_combout  & (\CLK_DIV|Equal0~1_combout  & \CLK_DIV|Equal0~2_combout )))

	.dataa(\CLK_DIV|Equal0~0_combout ),
	.datab(\CLK_DIV|Equal0~3_combout ),
	.datac(\CLK_DIV|Equal0~1_combout ),
	.datad(\CLK_DIV|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~4 .lut_mask = 16'h8000;
defparam \CLK_DIV|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N4
cycloneive_lcell_comb \CLK_DIV|Add0~32 (
// Equation(s):
// \CLK_DIV|Add0~32_combout  = (\CLK_DIV|count [16] & (\CLK_DIV|Add0~31  $ (GND))) # (!\CLK_DIV|count [16] & (!\CLK_DIV|Add0~31  & VCC))
// \CLK_DIV|Add0~33  = CARRY((\CLK_DIV|count [16] & !\CLK_DIV|Add0~31 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~31 ),
	.combout(\CLK_DIV|Add0~32_combout ),
	.cout(\CLK_DIV|Add0~33 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~32 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N5
dffeas \CLK_DIV|count[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[16] .is_wysiwyg = "true";
defparam \CLK_DIV|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N6
cycloneive_lcell_comb \CLK_DIV|Add0~34 (
// Equation(s):
// \CLK_DIV|Add0~34_combout  = (\CLK_DIV|count [17] & (!\CLK_DIV|Add0~33 )) # (!\CLK_DIV|count [17] & ((\CLK_DIV|Add0~33 ) # (GND)))
// \CLK_DIV|Add0~35  = CARRY((!\CLK_DIV|Add0~33 ) # (!\CLK_DIV|count [17]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~33 ),
	.combout(\CLK_DIV|Add0~34_combout ),
	.cout(\CLK_DIV|Add0~35 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~34 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N18
cycloneive_lcell_comb \CLK_DIV|count~6 (
// Equation(s):
// \CLK_DIV|count~6_combout  = (\CLK_DIV|Add0~34_combout  & !\CLK_DIV|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Add0~34_combout ),
	.datad(\CLK_DIV|Equal0~8_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~6 .lut_mask = 16'h00F0;
defparam \CLK_DIV|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y17_N19
dffeas \CLK_DIV|count[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[17] .is_wysiwyg = "true";
defparam \CLK_DIV|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N8
cycloneive_lcell_comb \CLK_DIV|Add0~36 (
// Equation(s):
// \CLK_DIV|Add0~36_combout  = (\CLK_DIV|count [18] & (\CLK_DIV|Add0~35  $ (GND))) # (!\CLK_DIV|count [18] & (!\CLK_DIV|Add0~35  & VCC))
// \CLK_DIV|Add0~37  = CARRY((\CLK_DIV|count [18] & !\CLK_DIV|Add0~35 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~35 ),
	.combout(\CLK_DIV|Add0~36_combout ),
	.cout(\CLK_DIV|Add0~37 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~36 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N9
dffeas \CLK_DIV|count[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[18] .is_wysiwyg = "true";
defparam \CLK_DIV|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N10
cycloneive_lcell_comb \CLK_DIV|Add0~38 (
// Equation(s):
// \CLK_DIV|Add0~38_combout  = (\CLK_DIV|count [19] & (!\CLK_DIV|Add0~37 )) # (!\CLK_DIV|count [19] & ((\CLK_DIV|Add0~37 ) # (GND)))
// \CLK_DIV|Add0~39  = CARRY((!\CLK_DIV|Add0~37 ) # (!\CLK_DIV|count [19]))

	.dataa(\CLK_DIV|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~37 ),
	.combout(\CLK_DIV|Add0~38_combout ),
	.cout(\CLK_DIV|Add0~39 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~38 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N4
cycloneive_lcell_comb \CLK_DIV|count~7 (
// Equation(s):
// \CLK_DIV|count~7_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~38_combout )

	.dataa(\CLK_DIV|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CLK_DIV|Add0~38_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~7 .lut_mask = 16'h5500;
defparam \CLK_DIV|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y17_N5
dffeas \CLK_DIV|count[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[19] .is_wysiwyg = "true";
defparam \CLK_DIV|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N12
cycloneive_lcell_comb \CLK_DIV|Add0~40 (
// Equation(s):
// \CLK_DIV|Add0~40_combout  = (\CLK_DIV|count [20] & (\CLK_DIV|Add0~39  $ (GND))) # (!\CLK_DIV|count [20] & (!\CLK_DIV|Add0~39  & VCC))
// \CLK_DIV|Add0~41  = CARRY((\CLK_DIV|count [20] & !\CLK_DIV|Add0~39 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~39 ),
	.combout(\CLK_DIV|Add0~40_combout ),
	.cout(\CLK_DIV|Add0~41 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~40 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N28
cycloneive_lcell_comb \CLK_DIV|count~8 (
// Equation(s):
// \CLK_DIV|count~8_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~40_combout )

	.dataa(gnd),
	.datab(\CLK_DIV|Equal0~8_combout ),
	.datac(\CLK_DIV|Add0~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CLK_DIV|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~8 .lut_mask = 16'h3030;
defparam \CLK_DIV|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N29
dffeas \CLK_DIV|count[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[20] .is_wysiwyg = "true";
defparam \CLK_DIV|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N14
cycloneive_lcell_comb \CLK_DIV|Add0~42 (
// Equation(s):
// \CLK_DIV|Add0~42_combout  = (\CLK_DIV|count [21] & (!\CLK_DIV|Add0~41 )) # (!\CLK_DIV|count [21] & ((\CLK_DIV|Add0~41 ) # (GND)))
// \CLK_DIV|Add0~43  = CARRY((!\CLK_DIV|Add0~41 ) # (!\CLK_DIV|count [21]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~41 ),
	.combout(\CLK_DIV|Add0~42_combout ),
	.cout(\CLK_DIV|Add0~43 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~42 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N22
cycloneive_lcell_comb \CLK_DIV|count~9 (
// Equation(s):
// \CLK_DIV|count~9_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~42_combout )

	.dataa(gnd),
	.datab(\CLK_DIV|Equal0~8_combout ),
	.datac(\CLK_DIV|Add0~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CLK_DIV|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~9 .lut_mask = 16'h3030;
defparam \CLK_DIV|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N23
dffeas \CLK_DIV|count[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[21] .is_wysiwyg = "true";
defparam \CLK_DIV|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N16
cycloneive_lcell_comb \CLK_DIV|Add0~44 (
// Equation(s):
// \CLK_DIV|Add0~44_combout  = (\CLK_DIV|count [22] & (\CLK_DIV|Add0~43  $ (GND))) # (!\CLK_DIV|count [22] & (!\CLK_DIV|Add0~43  & VCC))
// \CLK_DIV|Add0~45  = CARRY((\CLK_DIV|count [22] & !\CLK_DIV|Add0~43 ))

	.dataa(\CLK_DIV|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~43 ),
	.combout(\CLK_DIV|Add0~44_combout ),
	.cout(\CLK_DIV|Add0~45 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~44 .lut_mask = 16'hA50A;
defparam \CLK_DIV|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N16
cycloneive_lcell_comb \CLK_DIV|count~10 (
// Equation(s):
// \CLK_DIV|count~10_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~44_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~10 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N17
dffeas \CLK_DIV|count[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[22] .is_wysiwyg = "true";
defparam \CLK_DIV|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N18
cycloneive_lcell_comb \CLK_DIV|Add0~46 (
// Equation(s):
// \CLK_DIV|Add0~46_combout  = (\CLK_DIV|count [23] & (!\CLK_DIV|Add0~45 )) # (!\CLK_DIV|count [23] & ((\CLK_DIV|Add0~45 ) # (GND)))
// \CLK_DIV|Add0~47  = CARRY((!\CLK_DIV|Add0~45 ) # (!\CLK_DIV|count [23]))

	.dataa(\CLK_DIV|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~45 ),
	.combout(\CLK_DIV|Add0~46_combout ),
	.cout(\CLK_DIV|Add0~47 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~46 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N26
cycloneive_lcell_comb \CLK_DIV|count~11 (
// Equation(s):
// \CLK_DIV|count~11_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~46_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~11 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N27
dffeas \CLK_DIV|count[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[23] .is_wysiwyg = "true";
defparam \CLK_DIV|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N20
cycloneive_lcell_comb \CLK_DIV|Equal0~6 (
// Equation(s):
// \CLK_DIV|Equal0~6_combout  = (\CLK_DIV|count [21] & (\CLK_DIV|count [20] & (\CLK_DIV|count [23] & \CLK_DIV|count [22])))

	.dataa(\CLK_DIV|count [21]),
	.datab(\CLK_DIV|count [20]),
	.datac(\CLK_DIV|count [23]),
	.datad(\CLK_DIV|count [22]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~6 .lut_mask = 16'h8000;
defparam \CLK_DIV|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N20
cycloneive_lcell_comb \CLK_DIV|Add0~48 (
// Equation(s):
// \CLK_DIV|Add0~48_combout  = (\CLK_DIV|count [24] & (\CLK_DIV|Add0~47  $ (GND))) # (!\CLK_DIV|count [24] & (!\CLK_DIV|Add0~47  & VCC))
// \CLK_DIV|Add0~49  = CARRY((\CLK_DIV|count [24] & !\CLK_DIV|Add0~47 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~47 ),
	.combout(\CLK_DIV|Add0~48_combout ),
	.cout(\CLK_DIV|Add0~49 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~48 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N21
dffeas \CLK_DIV|count[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[24] .is_wysiwyg = "true";
defparam \CLK_DIV|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N22
cycloneive_lcell_comb \CLK_DIV|Add0~50 (
// Equation(s):
// \CLK_DIV|Add0~50_combout  = (\CLK_DIV|count [25] & (!\CLK_DIV|Add0~49 )) # (!\CLK_DIV|count [25] & ((\CLK_DIV|Add0~49 ) # (GND)))
// \CLK_DIV|Add0~51  = CARRY((!\CLK_DIV|Add0~49 ) # (!\CLK_DIV|count [25]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~49 ),
	.combout(\CLK_DIV|Add0~50_combout ),
	.cout(\CLK_DIV|Add0~51 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~50 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N22
cycloneive_lcell_comb \CLK_DIV|count~12 (
// Equation(s):
// \CLK_DIV|count~12_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~50_combout )

	.dataa(\CLK_DIV|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CLK_DIV|Add0~50_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~12_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~12 .lut_mask = 16'h5500;
defparam \CLK_DIV|count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y17_N23
dffeas \CLK_DIV|count[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[25] .is_wysiwyg = "true";
defparam \CLK_DIV|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N24
cycloneive_lcell_comb \CLK_DIV|Add0~52 (
// Equation(s):
// \CLK_DIV|Add0~52_combout  = (\CLK_DIV|count [26] & (\CLK_DIV|Add0~51  $ (GND))) # (!\CLK_DIV|count [26] & (!\CLK_DIV|Add0~51  & VCC))
// \CLK_DIV|Add0~53  = CARRY((\CLK_DIV|count [26] & !\CLK_DIV|Add0~51 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~51 ),
	.combout(\CLK_DIV|Add0~52_combout ),
	.cout(\CLK_DIV|Add0~53 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~52 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N25
dffeas \CLK_DIV|count[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[26] .is_wysiwyg = "true";
defparam \CLK_DIV|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N26
cycloneive_lcell_comb \CLK_DIV|Add0~54 (
// Equation(s):
// \CLK_DIV|Add0~54_combout  = \CLK_DIV|count [27] $ (\CLK_DIV|Add0~53 )

	.dataa(\CLK_DIV|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CLK_DIV|Add0~53 ),
	.combout(\CLK_DIV|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Add0~54 .lut_mask = 16'h5A5A;
defparam \CLK_DIV|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N27
dffeas \CLK_DIV|count[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[27] .is_wysiwyg = "true";
defparam \CLK_DIV|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N30
cycloneive_lcell_comb \CLK_DIV|Equal0~7 (
// Equation(s):
// \CLK_DIV|Equal0~7_combout  = (!\CLK_DIV|count [26] & (!\CLK_DIV|count [24] & (!\CLK_DIV|count [27] & \CLK_DIV|count [25])))

	.dataa(\CLK_DIV|count [26]),
	.datab(\CLK_DIV|count [24]),
	.datac(\CLK_DIV|count [27]),
	.datad(\CLK_DIV|count [25]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~7 .lut_mask = 16'h0100;
defparam \CLK_DIV|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N28
cycloneive_lcell_comb \CLK_DIV|Equal0~5 (
// Equation(s):
// \CLK_DIV|Equal0~5_combout  = (\CLK_DIV|count [19] & (!\CLK_DIV|count [18] & (!\CLK_DIV|count [16] & \CLK_DIV|count [17])))

	.dataa(\CLK_DIV|count [19]),
	.datab(\CLK_DIV|count [18]),
	.datac(\CLK_DIV|count [16]),
	.datad(\CLK_DIV|count [17]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~5 .lut_mask = 16'h0200;
defparam \CLK_DIV|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N14
cycloneive_lcell_comb \CLK_DIV|Equal0~8 (
// Equation(s):
// \CLK_DIV|Equal0~8_combout  = (\CLK_DIV|Equal0~4_combout  & (\CLK_DIV|Equal0~6_combout  & (\CLK_DIV|Equal0~7_combout  & \CLK_DIV|Equal0~5_combout )))

	.dataa(\CLK_DIV|Equal0~4_combout ),
	.datab(\CLK_DIV|Equal0~6_combout ),
	.datac(\CLK_DIV|Equal0~7_combout ),
	.datad(\CLK_DIV|Equal0~5_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~8 .lut_mask = 16'h8000;
defparam \CLK_DIV|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N16
cycloneive_lcell_comb \CLK_DIV|clk~0 (
// Equation(s):
// \CLK_DIV|clk~0_combout  = \CLK_DIV|clk~q  $ (\CLK_DIV|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|clk~q ),
	.datad(\CLK_DIV|Equal0~8_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|clk~0 .lut_mask = 16'h0FF0;
defparam \CLK_DIV|clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y17_N17
dffeas \CLK_DIV|clk (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enable~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|clk .is_wysiwyg = "true";
defparam \CLK_DIV|clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \CLK_DIV|clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_DIV|clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_DIV|clk~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK_DIV|clk~clkctrl .clock_type = "global clock";
defparam \CLK_DIV|clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \button2_raw~input (
	.i(button2_raw),
	.ibar(gnd),
	.o(\button2_raw~input_o ));
// synopsys translate_off
defparam \button2_raw~input .bus_hold = "false";
defparam \button2_raw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \button1_raw~input (
	.i(button1_raw),
	.ibar(gnd),
	.o(\button1_raw~input_o ));
// synopsys translate_off
defparam \button1_raw~input .bus_hold = "false";
defparam \button1_raw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \button3_raw~input (
	.i(button3_raw),
	.ibar(gnd),
	.o(\button3_raw~input_o ));
// synopsys translate_off
defparam \button3_raw~input .bus_hold = "false";
defparam \button3_raw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N26
cycloneive_lcell_comb \COMMAND|always0~0 (
// Equation(s):
// \COMMAND|always0~0_combout  = (\button2_raw~input_o  & (\button1_raw~input_o  & \button3_raw~input_o ))

	.dataa(\button2_raw~input_o ),
	.datab(gnd),
	.datac(\button1_raw~input_o ),
	.datad(\button3_raw~input_o ),
	.cin(gnd),
	.combout(\COMMAND|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|always0~0 .lut_mask = 16'hA000;
defparam \COMMAND|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N0
cycloneive_lcell_comb \COMMAND|Mux0~0 (
// Equation(s):
// \COMMAND|Mux0~0_combout  = (\COMMAND|config_state [2] & (((!\COMMAND|config_state [0] & \COMMAND|always0~0_combout )) # (!\COMMAND|config_state [1]))) # (!\COMMAND|config_state [2] & (\COMMAND|config_state [0] & (!\COMMAND|always0~0_combout  & 
// \COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|always0~0_combout ),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\COMMAND|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux0~0 .lut_mask = 16'h42F0;
defparam \COMMAND|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N1
dffeas \COMMAND|config_state[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\mode_switch~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|config_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|config_state[2] .is_wysiwyg = "true";
defparam \COMMAND|config_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N24
cycloneive_lcell_comb \COMMAND|Mux1~0 (
// Equation(s):
// \COMMAND|Mux1~0_combout  = (\button3_raw~input_o  & ((\button1_raw~input_o ) # (!\COMMAND|config_state [2])))

	.dataa(gnd),
	.datab(\COMMAND|config_state [2]),
	.datac(\button1_raw~input_o ),
	.datad(\button3_raw~input_o ),
	.cin(gnd),
	.combout(\COMMAND|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux1~0 .lut_mask = 16'hF300;
defparam \COMMAND|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N2
cycloneive_lcell_comb \COMMAND|Mux1~1 (
// Equation(s):
// \COMMAND|Mux1~1_combout  = (\COMMAND|config_state [1] & (((\COMMAND|config_state [2])))) # (!\COMMAND|config_state [1] & (\COMMAND|Mux1~0_combout  & ((\button2_raw~input_o ) # (!\COMMAND|config_state [2]))))

	.dataa(\button2_raw~input_o ),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|Mux1~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux1~1 .lut_mask = 16'hCBC0;
defparam \COMMAND|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N0
cycloneive_lcell_comb \COMMAND|Mux1~2 (
// Equation(s):
// \COMMAND|Mux1~2_combout  = (\COMMAND|always0~0_combout  & ((\COMMAND|config_state [0] & ((!\COMMAND|Mux1~1_combout ))) # (!\COMMAND|config_state [0] & (\COMMAND|config_state [1])))) # (!\COMMAND|always0~0_combout  & (!\COMMAND|Mux1~1_combout  & 
// (\COMMAND|config_state [0] $ (\COMMAND|config_state [1]))))

	.dataa(\COMMAND|always0~0_combout ),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|Mux1~1_combout ),
	.cin(gnd),
	.combout(\COMMAND|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux1~2 .lut_mask = 16'h20BC;
defparam \COMMAND|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y33_N1
dffeas \COMMAND|config_state[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\mode_switch~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|config_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|config_state[1] .is_wysiwyg = "true";
defparam \COMMAND|config_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N16
cycloneive_lcell_comb \COMMAND|Mux2~0 (
// Equation(s):
// \COMMAND|Mux2~0_combout  = (\button3_raw~input_o  & (((\button2_raw~input_o  & \button1_raw~input_o )) # (!\COMMAND|config_state [2])))

	.dataa(\button2_raw~input_o ),
	.datab(\COMMAND|config_state [2]),
	.datac(\button1_raw~input_o ),
	.datad(\button3_raw~input_o ),
	.cin(gnd),
	.combout(\COMMAND|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux2~0 .lut_mask = 16'hB300;
defparam \COMMAND|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N20
cycloneive_lcell_comb \COMMAND|Mux2~1 (
// Equation(s):
// \COMMAND|Mux2~1_combout  = (!\COMMAND|config_state [1] & ((\COMMAND|config_state [0] & ((\COMMAND|Mux2~0_combout ))) # (!\COMMAND|config_state [0] & (!\COMMAND|always0~0_combout ))))

	.dataa(\COMMAND|always0~0_combout ),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|Mux2~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux2~1 .lut_mask = 16'h0D01;
defparam \COMMAND|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N22
cycloneive_lcell_comb \COMMAND|Mux2~2 (
// Equation(s):
// \COMMAND|Mux2~2_combout  = (\COMMAND|config_state [0] & (\button2_raw~input_o  & (\button1_raw~input_o  & \button3_raw~input_o ))) # (!\COMMAND|config_state [0] & (((!\button3_raw~input_o ))))

	.dataa(\button2_raw~input_o ),
	.datab(\COMMAND|config_state [0]),
	.datac(\button1_raw~input_o ),
	.datad(\button3_raw~input_o ),
	.cin(gnd),
	.combout(\COMMAND|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux2~2 .lut_mask = 16'h8033;
defparam \COMMAND|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N8
cycloneive_lcell_comb \COMMAND|Mux2~3 (
// Equation(s):
// \COMMAND|Mux2~3_combout  = (\COMMAND|Mux2~1_combout ) # ((!\COMMAND|config_state [2] & (\COMMAND|config_state [1] & \COMMAND|Mux2~2_combout )))

	.dataa(\COMMAND|Mux2~1_combout ),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|Mux2~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux2~3 .lut_mask = 16'hBAAA;
defparam \COMMAND|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y34_N9
dffeas \COMMAND|config_state[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\mode_switch~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|config_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|config_state[0] .is_wysiwyg = "true";
defparam \COMMAND|config_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N18
cycloneive_lcell_comb \COMMAND|DISPLAY4|display|Equal0~3 (
// Equation(s):
// \COMMAND|DISPLAY4|display|Equal0~3_combout  = (!\COMMAND|config_state [0] & (\COMMAND|config_state [2] & (\COMMAND|config_state [1] & !\mode_switch~input_o )))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY4|display|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY4|display|Equal0~3 .lut_mask = 16'h0040;
defparam \COMMAND|DISPLAY4|display|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N22
cycloneive_lcell_comb \LCD|config_done (
// Equation(s):
// \LCD|config_done~combout  = (!\LCD|comb~0_combout  & ((\LCD|config_done~combout ) # (\COMMAND|DISPLAY4|display|Equal0~3_combout )))

	.dataa(gnd),
	.datab(\LCD|comb~0_combout ),
	.datac(\LCD|config_done~combout ),
	.datad(\COMMAND|DISPLAY4|display|Equal0~3_combout ),
	.cin(gnd),
	.combout(\LCD|config_done~combout ),
	.cout());
// synopsys translate_off
defparam \LCD|config_done .lut_mask = 16'h3330;
defparam \LCD|config_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N10
cycloneive_lcell_comb \LCD|Line21[6]~2 (
// Equation(s):
// \LCD|Line21[6]~2_combout  = (\COMMAND|config_state [1] & (((!\COMMAND|config_state [2] & \COMMAND|config_state [0])))) # (!\COMMAND|config_state [1] & ((\COMMAND|config_state [2]) # ((\LCD|config_done~combout  & !\COMMAND|config_state [0]))))

	.dataa(\LCD|config_done~combout ),
	.datab(\COMMAND|config_state [1]),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|Line21[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line21[6]~2 .lut_mask = 16'h3C32;
defparam \LCD|Line21[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N20
cycloneive_lcell_comb \LCD|Line21[0]~3 (
// Equation(s):
// \LCD|Line21[0]~3_combout  = (\COMMAND|config_state [1] & (((!\COMMAND|config_state [2] & \COMMAND|config_state [0])))) # (!\COMMAND|config_state [1] & (!\COMMAND|config_state [0] & ((\LCD|config_done~combout ) # (\COMMAND|config_state [2]))))

	.dataa(\LCD|config_done~combout ),
	.datab(\COMMAND|config_state [1]),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|Line21[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line21[0]~3 .lut_mask = 16'h0C32;
defparam \LCD|Line21[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N30
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~54 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~54_combout  = (\mode_switch~input_o ) # ((\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|Line21[6]~2_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|Line21[0]~3_combout ))))

	.dataa(\LCD|Line21[6]~2_combout ),
	.datab(\mode_switch~input_o ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|Line21[0]~3_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~54_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~54 .lut_mask = 16'hEFEC;
defparam \LCD|LCD|u1|u1|Mux1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N10
cycloneive_lcell_comb \LCD|Line12[0]~0 (
// Equation(s):
// \LCD|Line12[0]~0_combout  = (\COMMAND|config_state [1] & (((!\COMMAND|config_state [0])))) # (!\COMMAND|config_state [1] & (!\COMMAND|config_state [2] & ((\LCD|config_done~combout ) # (\COMMAND|config_state [0]))))

	.dataa(\LCD|config_done~combout ),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|Line12[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line12[0]~0 .lut_mask = 16'h03F2;
defparam \LCD|Line12[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N0
cycloneive_lcell_comb \LCD|LCD_state.0000~0 (
// Equation(s):
// \LCD|LCD_state.0000~0_combout  = (\COMMAND|config_state [2] & (((!\COMMAND|config_state [0]) # (!\COMMAND|config_state [1])))) # (!\COMMAND|config_state [2] & ((\LCD|config_done~combout ) # ((\COMMAND|config_state [1]) # (\COMMAND|config_state [0]))))

	.dataa(\LCD|config_done~combout ),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD_state.0000~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD_state.0000~0 .lut_mask = 16'h3FFE;
defparam \LCD|LCD_state.0000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N4
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~60 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~60_combout  = (\mode_switch~input_o ) # ((\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|Line12[0]~0_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|LCD_state.0000~0_combout ))))

	.dataa(\LCD|Line12[0]~0_combout ),
	.datab(\LCD|LCD_state.0000~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~60_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~60 .lut_mask = 16'hFFAC;
defparam \LCD|LCD|u1|u1|Mux1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N30
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~58 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~58_combout  = (!\COMMAND|config_state [2] & (!\mode_switch~input_o  & !\COMMAND|config_state [1]))

	.dataa(gnd),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~58_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~58 .lut_mask = 16'h0003;
defparam \LCD|LCD|u1|u1|Mux1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \switch_array[6]~input (
	.i(switch_array[6]),
	.ibar(gnd),
	.o(\switch_array[6]~input_o ));
// synopsys translate_off
defparam \switch_array[6]~input .bus_hold = "false";
defparam \switch_array[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N12
cycloneive_lcell_comb \COMMAND|address~9 (
// Equation(s):
// \COMMAND|address~9_combout  = (!\COMMAND|config_state [2] & (\COMMAND|config_state [1] & (!\mode_switch~input_o  & \switch_array[6]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[6]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|address~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~9 .lut_mask = 16'h0400;
defparam \COMMAND|address~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N6
cycloneive_lcell_comb \COMMAND|address[11]~1 (
// Equation(s):
// \COMMAND|address[11]~1_combout  = (\COMMAND|config_state [0] & (((!\COMMAND|config_state [2] & \COMMAND|always0~0_combout )) # (!\COMMAND|config_state [1]))) # (!\COMMAND|config_state [0] & ((\COMMAND|config_state [2] & ((\COMMAND|always0~0_combout ) # 
// (!\COMMAND|config_state [1]))) # (!\COMMAND|config_state [2] & (\COMMAND|config_state [1]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|always0~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|address[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address[11]~1 .lut_mask = 16'h7E1E;
defparam \COMMAND|address[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N0
cycloneive_lcell_comb \COMMAND|address[11]~2 (
// Equation(s):
// \COMMAND|address[11]~2_combout  = (\mode_switch~input_o ) # (!\COMMAND|address[11]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|address[11]~1_combout ),
	.cin(gnd),
	.combout(\COMMAND|address[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address[11]~2 .lut_mask = 16'hF0FF;
defparam \COMMAND|address[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N13
dffeas \COMMAND|address[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~9_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[6] .is_wysiwyg = "true";
defparam \COMMAND|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N30
cycloneive_lcell_comb \COMMAND|Mux49~0 (
// Equation(s):
// \COMMAND|Mux49~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|address [6]),
	.cin(gnd),
	.combout(\COMMAND|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux49~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N4
cycloneive_lcell_comb \COMMAND|master~2 (
// Equation(s):
// \COMMAND|master~2_combout  = ((\button3_raw~input_o  & ((!\button1_raw~input_o ) # (!\button2_raw~input_o )))) # (!\COMMAND|config_state [0])

	.dataa(\button2_raw~input_o ),
	.datab(\COMMAND|config_state [0]),
	.datac(\button1_raw~input_o ),
	.datad(\button3_raw~input_o ),
	.cin(gnd),
	.combout(\COMMAND|master~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|master~2 .lut_mask = 16'h7F33;
defparam \COMMAND|master~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N12
cycloneive_lcell_comb \COMMAND|master~3 (
// Equation(s):
// \COMMAND|master~3_combout  = (\COMMAND|config_state [1] & \COMMAND|config_state [2])

	.dataa(\COMMAND|config_state [1]),
	.datab(gnd),
	.datac(\COMMAND|config_state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|master~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|master~3 .lut_mask = 16'hA0A0;
defparam \COMMAND|master~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N30
cycloneive_lcell_comb \COMMAND|slave~4 (
// Equation(s):
// \COMMAND|slave~4_combout  = (!\mode_switch~input_o  & (((\COMMAND|always0~0_combout  & !\COMMAND|config_state [0])) # (!\COMMAND|master~3_combout )))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|always0~0_combout ),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|master~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|slave~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|slave~4 .lut_mask = 16'h0455;
defparam \COMMAND|slave~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N2
cycloneive_lcell_comb \COMMAND|master~6 (
// Equation(s):
// \COMMAND|master~6_combout  = ((!\COMMAND|config_state [1] & (\COMMAND|master~2_combout  & !\COMMAND|config_state [2]))) # (!\COMMAND|slave~4_combout )

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|master~2_combout ),
	.datac(\COMMAND|slave~4_combout ),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\COMMAND|master~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|master~6 .lut_mask = 16'h0F4F;
defparam \COMMAND|master~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N12
cycloneive_lcell_comb \COMMAND|master[0]~5 (
// Equation(s):
// \COMMAND|master[0]~5_combout  = (\COMMAND|master~6_combout  & (\COMMAND|config_state [0] & ((\COMMAND|master~4_combout )))) # (!\COMMAND|master~6_combout  & (((\COMMAND|master [0]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|master~6_combout ),
	.datac(\COMMAND|master [0]),
	.datad(\COMMAND|master~4_combout ),
	.cin(gnd),
	.combout(\COMMAND|master[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|master[0]~5 .lut_mask = 16'hB830;
defparam \COMMAND|master[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y33_N13
dffeas \COMMAND|master[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|master[0]~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|master [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|master[0] .is_wysiwyg = "true";
defparam \COMMAND|master[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N6
cycloneive_lcell_comb \LCD|Line110[6]~0 (
// Equation(s):
// \LCD|Line110[6]~0_combout  = (!\COMMAND|config_state [1] & !\COMMAND|config_state [2])

	.dataa(\COMMAND|config_state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\LCD|Line110[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line110[6]~0 .lut_mask = 16'h0055;
defparam \LCD|Line110[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N24
cycloneive_lcell_comb \COMMAND|master~4 (
// Equation(s):
// \COMMAND|master~4_combout  = (!\mode_switch~input_o  & (!\COMMAND|master [0] & (!\COMMAND|master [1] & \LCD|Line110[6]~0_combout )))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|master [0]),
	.datac(\COMMAND|master [1]),
	.datad(\LCD|Line110[6]~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|master~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|master~4 .lut_mask = 16'h0100;
defparam \COMMAND|master~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y33_N25
dffeas \COMMAND|master[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|master~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\COMMAND|config_state [0]),
	.sload(gnd),
	.ena(\COMMAND|master~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|master [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|master[1] .is_wysiwyg = "true";
defparam \COMMAND|master[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N30
cycloneive_lcell_comb \COMMAND|burst_num2[11]~0 (
// Equation(s):
// \COMMAND|burst_num2[11]~0_combout  = (!\COMMAND|master [1] & !\COMMAND|master [0])

	.dataa(\COMMAND|master [1]),
	.datab(\COMMAND|master [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|burst_num2[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num2[11]~0 .lut_mask = 16'h1111;
defparam \COMMAND|burst_num2[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~124 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~124_combout  = (!\mode_switch~input_o  & (\COMMAND|config_state [1] & \COMMAND|config_state [2]))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|config_state [1]),
	.datac(gnd),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~124_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~124 .lut_mask = 16'h4400;
defparam \LCD|LCD|u1|u1|Mux1~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N18
cycloneive_lcell_comb \COMMAND|burst_num1[11]~0 (
// Equation(s):
// \COMMAND|burst_num1[11]~0_combout  = (\LCD|LCD|u1|u1|Mux1~124_combout  & ((\COMMAND|config_state [0]) # ((!\COMMAND|always0~0_combout  & \COMMAND|burst_num2[11]~0_combout ))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|always0~0_combout ),
	.datac(\COMMAND|burst_num2[11]~0_combout ),
	.datad(\LCD|LCD|u1|u1|Mux1~124_combout ),
	.cin(gnd),
	.combout(\COMMAND|burst_num1[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num1[11]~0 .lut_mask = 16'hBA00;
defparam \COMMAND|burst_num1[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N19
dffeas \COMMAND|address1[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux49~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[6] .is_wysiwyg = "true";
defparam \COMMAND|address1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~56 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~56_combout  = (\mode_switch~input_o  & (((\COMMAND|address1 [6])))) # (!\mode_switch~input_o  & (!\COMMAND|config_state [2] & ((!\COMMAND|config_state [1]))))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|address1 [6]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~56_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~56 .lut_mask = 16'hA0B1;
defparam \LCD|LCD|u1|u1|Mux1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~57 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~57_combout  = \LCD|LCD|u1|u1|Mux1~56_combout  $ (((!\mode_switch~input_o  & !\COMMAND|config_state [0])))

	.dataa(\mode_switch~input_o ),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~56_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~57_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~57 .lut_mask = 16'hFA05;
defparam \LCD|LCD|u1|u1|Mux1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \switch_array[7]~input (
	.i(switch_array[7]),
	.ibar(gnd),
	.o(\switch_array[7]~input_o ));
// synopsys translate_off
defparam \switch_array[7]~input .bus_hold = "false";
defparam \switch_array[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N10
cycloneive_lcell_comb \COMMAND|address~8 (
// Equation(s):
// \COMMAND|address~8_combout  = (!\COMMAND|config_state [2] & (\switch_array[7]~input_o  & (!\mode_switch~input_o  & \COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\switch_array[7]~input_o ),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\COMMAND|address~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~8 .lut_mask = 16'h0400;
defparam \COMMAND|address~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N11
dffeas \COMMAND|address[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~8_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[7] .is_wysiwyg = "true";
defparam \COMMAND|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N2
cycloneive_lcell_comb \COMMAND|Mux48~0 (
// Equation(s):
// \COMMAND|Mux48~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|address [7]),
	.cin(gnd),
	.combout(\COMMAND|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux48~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N9
dffeas \COMMAND|address1[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux48~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[7] .is_wysiwyg = "true";
defparam \COMMAND|address1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N8
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~55 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~55_combout  = (\mode_switch~input_o  & (((\COMMAND|address1 [7])))) # (!\mode_switch~input_o  & (\COMMAND|config_state [0] & ((\COMMAND|config_state [2]))))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|address1 [7]),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~55_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~55 .lut_mask = 16'hE4A0;
defparam \LCD|LCD|u1|u1|Mux1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~59 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~59_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|LCD|u1|u1|Mux1~57_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|LCD|u1|u1|Mux1~58_combout ) # ((\LCD|LCD|u1|u1|Mux1~55_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~58_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~57_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~55_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~59_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~59 .lut_mask = 16'hCFCA;
defparam \LCD|LCD|u1|u1|Mux1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux7~4 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux7~4_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & (((\LCD|LCD|u1|CHAR_COUNT [3])))) # (!\LCD|LCD|u1|CHAR_COUNT [4] & ((\LCD|LCD|u1|CHAR_COUNT [3] & ((\LCD|LCD|u1|u1|Mux1~59_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [3] & 
// (\LCD|LCD|u1|u1|Mux1~60_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(\LCD|LCD|u1|u1|Mux1~60_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datad(\LCD|LCD|u1|u1|Mux1~59_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux7~4 .lut_mask = 16'hF4A4;
defparam \LCD|LCD|u1|u1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N16
cycloneive_lcell_comb \LCD|Line17[6]~9 (
// Equation(s):
// \LCD|Line17[6]~9_combout  = (!\COMMAND|config_state [1] & !\mode_switch~input_o )

	.dataa(\COMMAND|config_state [1]),
	.datab(gnd),
	.datac(\mode_switch~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|Line17[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line17[6]~9 .lut_mask = 16'h0505;
defparam \LCD|Line17[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N28
cycloneive_lcell_comb \COMMAND|data~7 (
// Equation(s):
// \COMMAND|data~7_combout  = (\COMMAND|config_state [2] & (\switch_array[7]~input_o  & (!\COMMAND|config_state [0] & \LCD|Line17[6]~9_combout )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\switch_array[7]~input_o ),
	.datac(\COMMAND|config_state [0]),
	.datad(\LCD|Line17[6]~9_combout ),
	.cin(gnd),
	.combout(\COMMAND|data~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data~7 .lut_mask = 16'h0800;
defparam \COMMAND|data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N10
cycloneive_lcell_comb \COMMAND|data[5]~1 (
// Equation(s):
// \COMMAND|data[5]~1_combout  = (\COMMAND|config_state [2] & ((\COMMAND|config_state [0] & (!\COMMAND|config_state [1])) # (!\COMMAND|config_state [0] & ((\COMMAND|always0~0_combout ))))) # (!\COMMAND|config_state [2] & ((\COMMAND|config_state [1]) # 
// ((\COMMAND|config_state [0]))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|always0~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|data[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data[5]~1 .lut_mask = 16'h7E74;
defparam \COMMAND|data[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N4
cycloneive_lcell_comb \COMMAND|data[5]~2 (
// Equation(s):
// \COMMAND|data[5]~2_combout  = (\mode_switch~input_o ) # (!\COMMAND|data[5]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|data[5]~1_combout ),
	.cin(gnd),
	.combout(\COMMAND|data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data[5]~2 .lut_mask = 16'hF0FF;
defparam \COMMAND|data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N29
dffeas \COMMAND|data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|data~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|data[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data[7] .is_wysiwyg = "true";
defparam \COMMAND|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N10
cycloneive_lcell_comb \COMMAND|Mux56~0 (
// Equation(s):
// \COMMAND|Mux56~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|data [7])

	.dataa(gnd),
	.datab(\COMMAND|config_state [0]),
	.datac(gnd),
	.datad(\COMMAND|data [7]),
	.cin(gnd),
	.combout(\COMMAND|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux56~0 .lut_mask = 16'h3300;
defparam \COMMAND|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y34_N5
dffeas \COMMAND|data1[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux56~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data1[7] .is_wysiwyg = "true";
defparam \COMMAND|data1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N2
cycloneive_lcell_comb \COMMAND|data~6 (
// Equation(s):
// \COMMAND|data~6_combout  = (\COMMAND|config_state [2] & (\switch_array[6]~input_o  & (!\COMMAND|config_state [0] & \LCD|Line17[6]~9_combout )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\switch_array[6]~input_o ),
	.datac(\COMMAND|config_state [0]),
	.datad(\LCD|Line17[6]~9_combout ),
	.cin(gnd),
	.combout(\COMMAND|data~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data~6 .lut_mask = 16'h0800;
defparam \COMMAND|data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N3
dffeas \COMMAND|data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|data~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|data[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data[6] .is_wysiwyg = "true";
defparam \COMMAND|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N6
cycloneive_lcell_comb \COMMAND|Mux57~0 (
// Equation(s):
// \COMMAND|Mux57~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|data [6])

	.dataa(gnd),
	.datab(\COMMAND|config_state [0]),
	.datac(gnd),
	.datad(\COMMAND|data [6]),
	.cin(gnd),
	.combout(\COMMAND|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux57~0 .lut_mask = 16'h3300;
defparam \COMMAND|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N26
cycloneive_lcell_comb \COMMAND|data1[6]~feeder (
// Equation(s):
// \COMMAND|data1[6]~feeder_combout  = \COMMAND|Mux57~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|Mux57~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|data1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data1[6]~feeder .lut_mask = 16'hFF00;
defparam \COMMAND|data1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y34_N27
dffeas \COMMAND|data1[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|data1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data1[6] .is_wysiwyg = "true";
defparam \COMMAND|data1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N4
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~61 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~61_combout  = (\mode_switch~input_o  & ((\LCD|LCD|u1|CHAR_COUNT [0] & ((\COMMAND|data1 [6]))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (\COMMAND|data1 [7]))))

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\COMMAND|data1 [7]),
	.datad(\COMMAND|data1 [6]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~61_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~61 .lut_mask = 16'hA820;
defparam \LCD|LCD|u1|u1|Mux1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux7~5 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux7~5_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & ((\LCD|LCD|u1|u1|Mux7~4_combout  & ((\LCD|LCD|u1|u1|Mux1~61_combout ))) # (!\LCD|LCD|u1|u1|Mux7~4_combout  & (\LCD|LCD|u1|u1|Mux1~54_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [4] & 
// (((\LCD|LCD|u1|u1|Mux7~4_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(\LCD|LCD|u1|u1|Mux1~54_combout ),
	.datac(\LCD|LCD|u1|u1|Mux7~4_combout ),
	.datad(\LCD|LCD|u1|u1|Mux1~61_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux7~5 .lut_mask = 16'hF858;
defparam \LCD|LCD|u1|u1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N10
cycloneive_lcell_comb \LCD|Line114[6]~0 (
// Equation(s):
// \LCD|Line114[6]~0_combout  = (\LCD|Line17[6]~9_combout  & ((\COMMAND|config_state [0] & (\COMMAND|config_state [2])) # (!\COMMAND|config_state [0] & (!\COMMAND|config_state [2] & \LCD|config_done~combout ))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\LCD|config_done~combout ),
	.datad(\LCD|Line17[6]~9_combout ),
	.cin(gnd),
	.combout(\LCD|Line114[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line114[6]~0 .lut_mask = 16'h9800;
defparam \LCD|Line114[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N16
cycloneive_lcell_comb \COMMAND|slave~7 (
// Equation(s):
// \COMMAND|slave~7_combout  = (!\mode_switch~input_o  & \COMMAND|config_state [1])

	.dataa(\mode_switch~input_o ),
	.datab(gnd),
	.datac(\COMMAND|config_state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|slave~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|slave~7 .lut_mask = 16'h5050;
defparam \COMMAND|slave~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N16
cycloneive_lcell_comb \LCD|Line23[0]~0 (
// Equation(s):
// \LCD|Line23[0]~0_combout  = (((\COMMAND|config_state [2]) # (!\COMMAND|config_state [0])) # (!\LCD|LCD_state.0000~0_combout )) # (!\COMMAND|slave~7_combout )

	.dataa(\COMMAND|slave~7_combout ),
	.datab(\LCD|LCD_state.0000~0_combout ),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|Line23[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line23[0]~0 .lut_mask = 16'hF7FF;
defparam \LCD|Line23[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~132 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~132_combout  = (\COMMAND|config_state [2] & (!\COMMAND|config_state [1] & (!\mode_switch~input_o  & !\COMMAND|config_state [0])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~132_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~132 .lut_mask = 16'h0002;
defparam \LCD|LCD|u1|u1|Mux1~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N2
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~46 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~46_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|Line114[6]~0_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|LCD|u1|u1|Mux1~132_combout ) # (!\LCD|Line23[0]~0_combout ))))

	.dataa(\LCD|Line114[6]~0_combout ),
	.datab(\LCD|Line23[0]~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~132_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~46_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~46 .lut_mask = 16'hAFA3;
defparam \LCD|LCD|u1|u1|Mux1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \switch_array[5]~input (
	.i(switch_array[5]),
	.ibar(gnd),
	.o(\switch_array[5]~input_o ));
// synopsys translate_off
defparam \switch_array[5]~input .bus_hold = "false";
defparam \switch_array[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N30
cycloneive_lcell_comb \COMMAND|data~5 (
// Equation(s):
// \COMMAND|data~5_combout  = (\switch_array[5]~input_o  & (\COMMAND|config_state [2] & (!\COMMAND|config_state [0] & \LCD|Line17[6]~9_combout )))

	.dataa(\switch_array[5]~input_o ),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [0]),
	.datad(\LCD|Line17[6]~9_combout ),
	.cin(gnd),
	.combout(\COMMAND|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data~5 .lut_mask = 16'h0800;
defparam \COMMAND|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N31
dffeas \COMMAND|data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|data~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|data[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data[5] .is_wysiwyg = "true";
defparam \COMMAND|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N24
cycloneive_lcell_comb \COMMAND|Mux58~0 (
// Equation(s):
// \COMMAND|Mux58~0_combout  = (\COMMAND|data [5] & !\COMMAND|config_state [0])

	.dataa(\COMMAND|data [5]),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux58~0 .lut_mask = 16'h0A0A;
defparam \COMMAND|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y34_N23
dffeas \COMMAND|data1[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux58~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data1[5] .is_wysiwyg = "true";
defparam \COMMAND|data1[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \switch_array[4]~input (
	.i(switch_array[4]),
	.ibar(gnd),
	.o(\switch_array[4]~input_o ));
// synopsys translate_off
defparam \switch_array[4]~input .bus_hold = "false";
defparam \switch_array[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N20
cycloneive_lcell_comb \COMMAND|data~4 (
// Equation(s):
// \COMMAND|data~4_combout  = (\COMMAND|config_state [2] & (\switch_array[4]~input_o  & (!\COMMAND|config_state [0] & \LCD|Line17[6]~9_combout )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\switch_array[4]~input_o ),
	.datac(\COMMAND|config_state [0]),
	.datad(\LCD|Line17[6]~9_combout ),
	.cin(gnd),
	.combout(\COMMAND|data~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data~4 .lut_mask = 16'h0800;
defparam \COMMAND|data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N21
dffeas \COMMAND|data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|data~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|data[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data[4] .is_wysiwyg = "true";
defparam \COMMAND|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N0
cycloneive_lcell_comb \COMMAND|Mux59~0 (
// Equation(s):
// \COMMAND|Mux59~0_combout  = (\COMMAND|data [4] & !\COMMAND|config_state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|data [4]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\COMMAND|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux59~0 .lut_mask = 16'h00F0;
defparam \COMMAND|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N12
cycloneive_lcell_comb \COMMAND|data1[4]~feeder (
// Equation(s):
// \COMMAND|data1[4]~feeder_combout  = \COMMAND|Mux59~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|Mux59~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|data1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data1[4]~feeder .lut_mask = 16'hFF00;
defparam \COMMAND|data1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y34_N13
dffeas \COMMAND|data1[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|data1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data1[4] .is_wysiwyg = "true";
defparam \COMMAND|data1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~53 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~53_combout  = (\mode_switch~input_o  & ((\LCD|LCD|u1|CHAR_COUNT [0] & ((\COMMAND|data1 [4]))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (\COMMAND|data1 [5]))))

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\COMMAND|data1 [5]),
	.datad(\COMMAND|data1 [4]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~53_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~53 .lut_mask = 16'hA820;
defparam \LCD|LCD|u1|u1|Mux1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N20
cycloneive_lcell_comb \LCD|Line111[5]~0 (
// Equation(s):
// \LCD|Line111[5]~0_combout  = (\mode_switch~input_o ) # ((\COMMAND|config_state [2] & ((!\COMMAND|config_state [1]) # (!\COMMAND|config_state [0]))) # (!\COMMAND|config_state [2] & ((\COMMAND|config_state [0]) # (\COMMAND|config_state [1]))))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|Line111[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line111[5]~0 .lut_mask = 16'hBFFE;
defparam \LCD|Line111[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~51 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~51_combout  = (\LCD|config_done~combout  & (!\COMMAND|config_state [2] & (!\COMMAND|config_state [0] & !\COMMAND|config_state [1])))

	.dataa(\LCD|config_done~combout ),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~51_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~51 .lut_mask = 16'h0002;
defparam \LCD|LCD|u1|u1|Mux1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~52 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~52_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & ((\mode_switch~input_o ) # ((\LCD|LCD|u1|u1|Mux1~51_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|Line111[5]~0_combout ))))

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|Line111[5]~0_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~51_combout ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~52_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~52 .lut_mask = 16'hFACC;
defparam \LCD|LCD|u1|u1|Mux1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~48 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~48_combout  = (\COMMAND|config_state [2] & ((!\COMMAND|config_state [1]) # (!\COMMAND|config_state [0])))

	.dataa(gnd),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~48_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~48 .lut_mask = 16'h0CCC;
defparam \LCD|LCD|u1|u1|Mux1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N8
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~49 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~49_combout  = (\COMMAND|config_state [0] & (((!\COMMAND|config_state [1])))) # (!\COMMAND|config_state [0] & ((\COMMAND|config_state [1]) # ((\LCD|config_done~combout  & !\COMMAND|config_state [2]))))

	.dataa(\LCD|config_done~combout ),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~49_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~49 .lut_mask = 16'h0FF2;
defparam \LCD|LCD|u1|u1|Mux1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N24
cycloneive_lcell_comb \COMMAND|address~7 (
// Equation(s):
// \COMMAND|address~7_combout  = (!\COMMAND|config_state [2] & (\COMMAND|config_state [1] & (!\mode_switch~input_o  & \switch_array[4]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[4]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|address~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~7 .lut_mask = 16'h0400;
defparam \COMMAND|address~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N25
dffeas \COMMAND|address[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[4] .is_wysiwyg = "true";
defparam \COMMAND|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N18
cycloneive_lcell_comb \COMMAND|Mux51~0 (
// Equation(s):
// \COMMAND|Mux51~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [4])

	.dataa(gnd),
	.datab(\COMMAND|config_state [0]),
	.datac(gnd),
	.datad(\COMMAND|address [4]),
	.cin(gnd),
	.combout(\COMMAND|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux51~0 .lut_mask = 16'h3300;
defparam \COMMAND|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y34_N29
dffeas \COMMAND|address1[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux51~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[4] .is_wysiwyg = "true";
defparam \COMMAND|address1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N30
cycloneive_lcell_comb \COMMAND|address~6 (
// Equation(s):
// \COMMAND|address~6_combout  = (!\COMMAND|config_state [2] & (\COMMAND|config_state [1] & (!\mode_switch~input_o  & \switch_array[5]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[5]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|address~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~6 .lut_mask = 16'h0400;
defparam \COMMAND|address~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N31
dffeas \COMMAND|address[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[5] .is_wysiwyg = "true";
defparam \COMMAND|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N28
cycloneive_lcell_comb \COMMAND|Mux50~0 (
// Equation(s):
// \COMMAND|Mux50~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [5])

	.dataa(gnd),
	.datab(\COMMAND|config_state [0]),
	.datac(gnd),
	.datad(\COMMAND|address [5]),
	.cin(gnd),
	.combout(\COMMAND|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux50~0 .lut_mask = 16'h3300;
defparam \COMMAND|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y34_N3
dffeas \COMMAND|address1[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux50~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[5] .is_wysiwyg = "true";
defparam \COMMAND|address1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~47 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~47_combout  = (\mode_switch~input_o  & ((\LCD|LCD|u1|CHAR_COUNT [0] & (\COMMAND|address1 [4])) # (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\COMMAND|address1 [5]))))) # (!\mode_switch~input_o  & (\LCD|LCD|u1|CHAR_COUNT [0]))

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\COMMAND|address1 [4]),
	.datad(\COMMAND|address1 [5]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~47_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~47 .lut_mask = 16'hE6C4;
defparam \LCD|LCD|u1|u1|Mux1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N10
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~50 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~50_combout  = (\mode_switch~input_o  & (((\LCD|LCD|u1|u1|Mux1~47_combout )))) # (!\mode_switch~input_o  & (\LCD|LCD|u1|u1|Mux1~48_combout  $ (((\LCD|LCD|u1|u1|Mux1~47_combout ) # (!\LCD|LCD|u1|u1|Mux1~49_combout )))))

	.dataa(\LCD|LCD|u1|u1|Mux1~48_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~49_combout ),
	.datac(\mode_switch~input_o ),
	.datad(\LCD|LCD|u1|u1|Mux1~47_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~50_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~50 .lut_mask = 16'hF509;
defparam \LCD|LCD|u1|u1|Mux1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux7~2 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux7~2_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & (((\LCD|LCD|u1|CHAR_COUNT [3])))) # (!\LCD|LCD|u1|CHAR_COUNT [4] & ((\LCD|LCD|u1|CHAR_COUNT [3] & ((\LCD|LCD|u1|u1|Mux1~50_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [3] & 
// (!\LCD|LCD|u1|u1|Mux1~52_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(\LCD|LCD|u1|u1|Mux1~52_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datad(\LCD|LCD|u1|u1|Mux1~50_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux7~2 .lut_mask = 16'hF1A1;
defparam \LCD|LCD|u1|u1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N16
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux7~3 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux7~3_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & ((\LCD|LCD|u1|u1|Mux7~2_combout  & ((\LCD|LCD|u1|u1|Mux1~53_combout ))) # (!\LCD|LCD|u1|u1|Mux7~2_combout  & (\LCD|LCD|u1|u1|Mux1~46_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [4] & 
// (((\LCD|LCD|u1|u1|Mux7~2_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(\LCD|LCD|u1|u1|Mux1~46_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~53_combout ),
	.datad(\LCD|LCD|u1|u1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux7~3 .lut_mask = 16'hF588;
defparam \LCD|LCD|u1|u1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux7~6 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux7~6_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (((\LCD|LCD|u1|CHAR_COUNT [1])))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|CHAR_COUNT [1] & ((\LCD|LCD|u1|u1|Mux7~3_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & 
// (\LCD|LCD|u1|u1|Mux7~5_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\LCD|LCD|u1|u1|Mux7~5_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|LCD|u1|u1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux7~6 .lut_mask = 16'hF4A4;
defparam \LCD|LCD|u1|u1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N8
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~63 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~63_combout  = (!\LCD|LCD|u1|CHAR_COUNT [0] & (!\COMMAND|config_state [2] & (!\COMMAND|config_state [1] & !\mode_switch~input_o )))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~63_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~63 .lut_mask = 16'h0001;
defparam \LCD|LCD|u1|u1|Mux1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \switch_array[0]~input (
	.i(switch_array[0]),
	.ibar(gnd),
	.o(\switch_array[0]~input_o ));
// synopsys translate_off
defparam \switch_array[0]~input .bus_hold = "false";
defparam \switch_array[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N28
cycloneive_lcell_comb \COMMAND|address~10 (
// Equation(s):
// \COMMAND|address~10_combout  = (!\mode_switch~input_o  & (!\COMMAND|config_state [2] & (\COMMAND|config_state [1] & \switch_array[0]~input_o )))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\switch_array[0]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|address~10_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~10 .lut_mask = 16'h1000;
defparam \COMMAND|address~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N29
dffeas \COMMAND|address[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[0] .is_wysiwyg = "true";
defparam \COMMAND|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N6
cycloneive_lcell_comb \COMMAND|Mux55~0 (
// Equation(s):
// \COMMAND|Mux55~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|address [0]),
	.cin(gnd),
	.combout(\COMMAND|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux55~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N1
dffeas \COMMAND|address1[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux55~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[0] .is_wysiwyg = "true";
defparam \COMMAND|address1[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \switch_array[1]~input (
	.i(switch_array[1]),
	.ibar(gnd),
	.o(\switch_array[1]~input_o ));
// synopsys translate_off
defparam \switch_array[1]~input .bus_hold = "false";
defparam \switch_array[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N22
cycloneive_lcell_comb \COMMAND|address~11 (
// Equation(s):
// \COMMAND|address~11_combout  = (!\mode_switch~input_o  & (\switch_array[1]~input_o  & (\COMMAND|config_state [1] & !\COMMAND|config_state [2])))

	.dataa(\mode_switch~input_o ),
	.datab(\switch_array[1]~input_o ),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\COMMAND|address~11_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~11 .lut_mask = 16'h0040;
defparam \COMMAND|address~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N23
dffeas \COMMAND|address[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[1] .is_wysiwyg = "true";
defparam \COMMAND|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N2
cycloneive_lcell_comb \COMMAND|Mux54~0 (
// Equation(s):
// \COMMAND|Mux54~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [1])

	.dataa(gnd),
	.datab(\COMMAND|config_state [0]),
	.datac(gnd),
	.datad(\COMMAND|address [1]),
	.cin(gnd),
	.combout(\COMMAND|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux54~0 .lut_mask = 16'h3300;
defparam \COMMAND|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y36_N15
dffeas \COMMAND|address1[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux54~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[1] .is_wysiwyg = "true";
defparam \COMMAND|address1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~62 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~62_combout  = (\mode_switch~input_o  & ((\LCD|LCD|u1|CHAR_COUNT [0] & (\COMMAND|address1 [0])) # (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\COMMAND|address1 [1])))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(\COMMAND|address1 [0]),
	.datac(\COMMAND|address1 [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~62_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~62 .lut_mask = 16'hD800;
defparam \LCD|LCD|u1|u1|Mux1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N2
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~125 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~125_combout  = (\LCD|LCD|u1|u1|Mux1~62_combout ) # ((\LCD|config_done~combout  & (\LCD|LCD|u1|u1|Mux1~63_combout  & !\COMMAND|config_state [0])))

	.dataa(\LCD|config_done~combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~63_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~62_combout ),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~125_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~125 .lut_mask = 16'hF0F8;
defparam \LCD|LCD|u1|u1|Mux1~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N6
cycloneive_lcell_comb \COMMAND|data~8 (
// Equation(s):
// \COMMAND|data~8_combout  = (\COMMAND|config_state [2] & (\switch_array[0]~input_o  & (!\COMMAND|config_state [0] & \LCD|Line17[6]~9_combout )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\switch_array[0]~input_o ),
	.datac(\COMMAND|config_state [0]),
	.datad(\LCD|Line17[6]~9_combout ),
	.cin(gnd),
	.combout(\COMMAND|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data~8 .lut_mask = 16'h0800;
defparam \COMMAND|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N7
dffeas \COMMAND|data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|data~8_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|data[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data[0] .is_wysiwyg = "true";
defparam \COMMAND|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N28
cycloneive_lcell_comb \COMMAND|Mux63~0 (
// Equation(s):
// \COMMAND|Mux63~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|data [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|data [0]),
	.cin(gnd),
	.combout(\COMMAND|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux63~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N14
cycloneive_lcell_comb \COMMAND|data1[0]~feeder (
// Equation(s):
// \COMMAND|data1[0]~feeder_combout  = \COMMAND|Mux63~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|Mux63~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|data1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data1[0]~feeder .lut_mask = 16'hFF00;
defparam \COMMAND|data1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N15
dffeas \COMMAND|data1[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|data1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data1[0] .is_wysiwyg = "true";
defparam \COMMAND|data1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N2
cycloneive_lcell_comb \COMMAND|data~9 (
// Equation(s):
// \COMMAND|data~9_combout  = (\switch_array[1]~input_o  & (!\COMMAND|config_state [0] & (\COMMAND|config_state [2] & \LCD|Line17[6]~9_combout )))

	.dataa(\switch_array[1]~input_o ),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [2]),
	.datad(\LCD|Line17[6]~9_combout ),
	.cin(gnd),
	.combout(\COMMAND|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data~9 .lut_mask = 16'h2000;
defparam \COMMAND|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y33_N3
dffeas \COMMAND|data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|data~9_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|data[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data[1] .is_wysiwyg = "true";
defparam \COMMAND|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N22
cycloneive_lcell_comb \COMMAND|Mux62~0 (
// Equation(s):
// \COMMAND|Mux62~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|data [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|data [1]),
	.cin(gnd),
	.combout(\COMMAND|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux62~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N25
dffeas \COMMAND|data1[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux62~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data1[1] .is_wysiwyg = "true";
defparam \COMMAND|data1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~68 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~68_combout  = (\mode_switch~input_o  & ((\LCD|LCD|u1|CHAR_COUNT [0] & (\COMMAND|data1 [0])) # (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\COMMAND|data1 [1])))))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|data1 [0]),
	.datac(\COMMAND|data1 [1]),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~68_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~68 .lut_mask = 16'h88A0;
defparam \LCD|LCD|u1|u1|Mux1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N24
cycloneive_lcell_comb \COMMAND|DISPLAY4|display|Equal0~2 (
// Equation(s):
// \COMMAND|DISPLAY4|display|Equal0~2_combout  = (!\COMMAND|config_state [2] & (\COMMAND|config_state [0] & (!\mode_switch~input_o  & \COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY4|display|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY4|display|Equal0~2 .lut_mask = 16'h0400;
defparam \COMMAND|DISPLAY4|display|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N16
cycloneive_lcell_comb \LCD|LCD_state.0000~1 (
// Equation(s):
// \LCD|LCD_state.0000~1_combout  = (\mode_switch~input_o ) # (\LCD|LCD_state.0000~0_combout )

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|LCD_state.0000~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|LCD_state.0000~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD_state.0000~1 .lut_mask = 16'hEEEE;
defparam \LCD|LCD_state.0000~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N2
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~64 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~64_combout  = (\LCD|LCD|u1|u1|Mux1~132_combout ) # (!\LCD|Line23[0]~0_combout )

	.dataa(gnd),
	.datab(\LCD|Line23[0]~0_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~132_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~64_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~64 .lut_mask = 16'hF3F3;
defparam \LCD|LCD|u1|u1|Mux1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N4
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~65 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~65_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (\COMMAND|DISPLAY4|display|Equal0~2_combout  & (\LCD|LCD_state.0000~1_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|LCD|u1|u1|Mux1~64_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(\COMMAND|DISPLAY4|display|Equal0~2_combout ),
	.datac(\LCD|LCD_state.0000~1_combout ),
	.datad(\LCD|LCD|u1|u1|Mux1~64_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~65_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~65 .lut_mask = 16'hD580;
defparam \LCD|LCD|u1|u1|Mux1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \switch_array[9]~input (
	.i(switch_array[9]),
	.ibar(gnd),
	.o(\switch_array[9]~input_o ));
// synopsys translate_off
defparam \switch_array[9]~input .bus_hold = "false";
defparam \switch_array[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N16
cycloneive_lcell_comb \COMMAND|address~12 (
// Equation(s):
// \COMMAND|address~12_combout  = (\COMMAND|config_state [1] & (!\COMMAND|config_state [2] & (!\mode_switch~input_o  & \switch_array[9]~input_o )))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[9]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|address~12_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~12 .lut_mask = 16'h0200;
defparam \COMMAND|address~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N17
dffeas \COMMAND|address[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~12_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[9] .is_wysiwyg = "true";
defparam \COMMAND|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N26
cycloneive_lcell_comb \COMMAND|Mux46~0 (
// Equation(s):
// \COMMAND|Mux46~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [9])

	.dataa(gnd),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|address [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux46~0 .lut_mask = 16'h3030;
defparam \COMMAND|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N23
dffeas \COMMAND|address1[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux46~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[9] .is_wysiwyg = "true";
defparam \COMMAND|address1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~67 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~67_combout  = (\COMMAND|config_state [1] & (!\COMMAND|config_state [2] & (!\COMMAND|config_state [0]))) # (!\COMMAND|config_state [1] & ((\COMMAND|config_state [2]) # ((\COMMAND|config_state [0]) # (\LCD|config_done~combout ))))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [0]),
	.datad(\LCD|config_done~combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~67_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~67 .lut_mask = 16'h5756;
defparam \LCD|LCD|u1|u1|Mux1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~135 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~135_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (!\mode_switch~input_o )) # (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\mode_switch~input_o  & (\COMMAND|address1 [9])) # (!\mode_switch~input_o  & ((!\LCD|LCD|u1|u1|Mux1~67_combout )))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(\mode_switch~input_o ),
	.datac(\COMMAND|address1 [9]),
	.datad(\LCD|LCD|u1|u1|Mux1~67_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~135_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~135 .lut_mask = 16'h6273;
defparam \LCD|LCD|u1|u1|Mux1~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~66 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~66_combout  = (\mode_switch~input_o ) # (\COMMAND|config_state [1] $ (((\COMMAND|config_state [0]) # (\COMMAND|config_state [2]))))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [0]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~66_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~66 .lut_mask = 16'hF5F6;
defparam \LCD|LCD|u1|u1|Mux1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \switch_array[8]~input (
	.i(switch_array[8]),
	.ibar(gnd),
	.o(\switch_array[8]~input_o ));
// synopsys translate_off
defparam \switch_array[8]~input .bus_hold = "false";
defparam \switch_array[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N22
cycloneive_lcell_comb \COMMAND|address~13 (
// Equation(s):
// \COMMAND|address~13_combout  = (!\COMMAND|config_state [2] & (\COMMAND|config_state [1] & (!\mode_switch~input_o  & \switch_array[8]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[8]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|address~13_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~13 .lut_mask = 16'h0400;
defparam \COMMAND|address~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N23
dffeas \COMMAND|address[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~13_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[8] .is_wysiwyg = "true";
defparam \COMMAND|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N4
cycloneive_lcell_comb \COMMAND|Mux47~0 (
// Equation(s):
// \COMMAND|Mux47~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|address [8]),
	.cin(gnd),
	.combout(\COMMAND|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux47~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N3
dffeas \COMMAND|address1[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux47~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[8] .is_wysiwyg = "true";
defparam \COMMAND|address1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N2
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~136 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~136_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|LCD|u1|u1|Mux1~66_combout  & ((\LCD|LCD|u1|u1|Mux1~135_combout ) # (\COMMAND|address1 [8])))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|LCD|u1|u1|Mux1~135_combout ))

	.dataa(\LCD|LCD|u1|u1|Mux1~135_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~66_combout ),
	.datac(\COMMAND|address1 [8]),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~136_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~136 .lut_mask = 16'hC8AA;
defparam \LCD|LCD|u1|u1|Mux1~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N12
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux7~7 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux7~7_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & ((\LCD|LCD|u1|CHAR_COUNT [3]) # ((\LCD|LCD|u1|u1|Mux1~65_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [4] & (!\LCD|LCD|u1|CHAR_COUNT [3] & ((\LCD|LCD|u1|u1|Mux1~136_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datac(\LCD|LCD|u1|u1|Mux1~65_combout ),
	.datad(\LCD|LCD|u1|u1|Mux1~136_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux7~7 .lut_mask = 16'hB9A8;
defparam \LCD|LCD|u1|u1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux7~8 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux7~8_combout  = (\LCD|LCD|u1|CHAR_COUNT [3] & ((\LCD|LCD|u1|u1|Mux7~7_combout  & ((\LCD|LCD|u1|u1|Mux1~68_combout ))) # (!\LCD|LCD|u1|u1|Mux7~7_combout  & (\LCD|LCD|u1|u1|Mux1~125_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [3] & 
// (((\LCD|LCD|u1|u1|Mux7~7_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~125_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~68_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datad(\LCD|LCD|u1|u1|Mux7~7_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux7~8 .lut_mask = 16'hCFA0;
defparam \LCD|LCD|u1|u1|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \switch_array[3]~input (
	.i(switch_array[3]),
	.ibar(gnd),
	.o(\switch_array[3]~input_o ));
// synopsys translate_off
defparam \switch_array[3]~input .bus_hold = "false";
defparam \switch_array[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N8
cycloneive_lcell_comb \COMMAND|data~3 (
// Equation(s):
// \COMMAND|data~3_combout  = (\LCD|Line17[6]~9_combout  & (\COMMAND|config_state [2] & (\switch_array[3]~input_o  & !\COMMAND|config_state [0])))

	.dataa(\LCD|Line17[6]~9_combout ),
	.datab(\COMMAND|config_state [2]),
	.datac(\switch_array[3]~input_o ),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\COMMAND|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data~3 .lut_mask = 16'h0080;
defparam \COMMAND|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y33_N9
dffeas \COMMAND|data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|data~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|data[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data[3] .is_wysiwyg = "true";
defparam \COMMAND|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N8
cycloneive_lcell_comb \COMMAND|Mux60~0 (
// Equation(s):
// \COMMAND|Mux60~0_combout  = (\COMMAND|data [3] & !\COMMAND|config_state [0])

	.dataa(gnd),
	.datab(\COMMAND|data [3]),
	.datac(\COMMAND|config_state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux60~0 .lut_mask = 16'h0C0C;
defparam \COMMAND|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N21
dffeas \COMMAND|data1[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux60~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data1[3] .is_wysiwyg = "true";
defparam \COMMAND|data1[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \switch_array[2]~input (
	.i(switch_array[2]),
	.ibar(gnd),
	.o(\switch_array[2]~input_o ));
// synopsys translate_off
defparam \switch_array[2]~input .bus_hold = "false";
defparam \switch_array[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N30
cycloneive_lcell_comb \COMMAND|data~0 (
// Equation(s):
// \COMMAND|data~0_combout  = (\LCD|Line17[6]~9_combout  & (\COMMAND|config_state [2] & (\switch_array[2]~input_o  & !\COMMAND|config_state [0])))

	.dataa(\LCD|Line17[6]~9_combout ),
	.datab(\COMMAND|config_state [2]),
	.datac(\switch_array[2]~input_o ),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\COMMAND|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|data~0 .lut_mask = 16'h0080;
defparam \COMMAND|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y33_N31
dffeas \COMMAND|data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|data~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|data[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data[2] .is_wysiwyg = "true";
defparam \COMMAND|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N30
cycloneive_lcell_comb \COMMAND|Mux61~0 (
// Equation(s):
// \COMMAND|Mux61~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|data [2]),
	.cin(gnd),
	.combout(\COMMAND|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux61~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N19
dffeas \COMMAND|data1[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux61~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data1[2] .is_wysiwyg = "true";
defparam \COMMAND|data1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~45 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~45_combout  = (\mode_switch~input_o  & ((\LCD|LCD|u1|CHAR_COUNT [0] & ((\COMMAND|data1 [2]))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (\COMMAND|data1 [3]))))

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\COMMAND|data1 [3]),
	.datad(\COMMAND|data1 [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~45_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~45 .lut_mask = 16'hA820;
defparam \LCD|LCD|u1|u1|Mux1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N18
cycloneive_lcell_comb \COMMAND|DISPLAY4|display|Equal0~1 (
// Equation(s):
// \COMMAND|DISPLAY4|display|Equal0~1_combout  = (\COMMAND|config_state [2] & (!\COMMAND|config_state [0] & (!\COMMAND|config_state [1] & !\mode_switch~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY4|display|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY4|display|Equal0~1 .lut_mask = 16'h0002;
defparam \COMMAND|DISPLAY4|display|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N4
cycloneive_lcell_comb \LCD|Line17[5]~8 (
// Equation(s):
// \LCD|Line17[5]~8_combout  = (((\COMMAND|config_state [1]) # (\mode_switch~input_o )) # (!\COMMAND|config_state [0])) # (!\COMMAND|config_state [2])

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|Line17[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line17[5]~8 .lut_mask = 16'hFFF7;
defparam \LCD|Line17[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~34 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~34_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & ((\COMMAND|DISPLAY4|display|Equal0~2_combout ) # ((\COMMAND|DISPLAY4|display|Equal0~1_combout ) # (!\LCD|Line17[5]~8_combout ))))

	.dataa(\COMMAND|DISPLAY4|display|Equal0~2_combout ),
	.datab(\COMMAND|DISPLAY4|display|Equal0~1_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|Line17[5]~8_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~34_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~34 .lut_mask = 16'hE0F0;
defparam \LCD|LCD|u1|u1|Mux1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N26
cycloneive_lcell_comb \COMMAND|address~3 (
// Equation(s):
// \COMMAND|address~3_combout  = (\COMMAND|config_state [1] & (!\COMMAND|config_state [2] & (!\mode_switch~input_o  & \switch_array[3]~input_o )))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[3]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|address~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~3 .lut_mask = 16'h0200;
defparam \COMMAND|address~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N27
dffeas \COMMAND|address[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[3] .is_wysiwyg = "true";
defparam \COMMAND|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N8
cycloneive_lcell_comb \COMMAND|Mux52~0 (
// Equation(s):
// \COMMAND|Mux52~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|address [3]),
	.cin(gnd),
	.combout(\COMMAND|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux52~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N15
dffeas \COMMAND|address1[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux52~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[3] .is_wysiwyg = "true";
defparam \COMMAND|address1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N16
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~37 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~37_combout  = (\COMMAND|config_state [1] & (((!\COMMAND|config_state [0])))) # (!\COMMAND|config_state [1] & ((\COMMAND|config_state [2]) # ((\COMMAND|config_state [0]) # (\LCD|config_done~combout ))))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [0]),
	.datad(\LCD|config_done~combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~37_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~37 .lut_mask = 16'h5F5E;
defparam \LCD|LCD|u1|u1|Mux1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~38 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~38_combout  = (\mode_switch~input_o  & (!\COMMAND|address1 [3])) # (!\mode_switch~input_o  & ((\LCD|LCD|u1|u1|Mux1~37_combout )))

	.dataa(gnd),
	.datab(\mode_switch~input_o ),
	.datac(\COMMAND|address1 [3]),
	.datad(\LCD|LCD|u1|u1|Mux1~37_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~38_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~38 .lut_mask = 16'h3F0C;
defparam \LCD|LCD|u1|u1|Mux1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N16
cycloneive_lcell_comb \COMMAND|address~0 (
// Equation(s):
// \COMMAND|address~0_combout  = (!\COMMAND|config_state [2] & (!\mode_switch~input_o  & (\COMMAND|config_state [1] & \switch_array[2]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\mode_switch~input_o ),
	.datac(\COMMAND|config_state [1]),
	.datad(\switch_array[2]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|address~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~0 .lut_mask = 16'h1000;
defparam \COMMAND|address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y32_N17
dffeas \COMMAND|address[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[2] .is_wysiwyg = "true";
defparam \COMMAND|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N30
cycloneive_lcell_comb \COMMAND|Mux53~0 (
// Equation(s):
// \COMMAND|Mux53~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|address [2]),
	.cin(gnd),
	.combout(\COMMAND|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux53~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N11
dffeas \COMMAND|address1[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux53~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[2] .is_wysiwyg = "true";
defparam \COMMAND|address1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~35 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~35_combout  = (\COMMAND|config_state [0] & ((\COMMAND|config_state [2]))) # (!\COMMAND|config_state [0] & (\LCD|config_done~combout  & !\COMMAND|config_state [2]))

	.dataa(gnd),
	.datab(\LCD|config_done~combout ),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~35_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~35 .lut_mask = 16'hF00C;
defparam \LCD|LCD|u1|u1|Mux1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N10
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~36 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~36_combout  = (\mode_switch~input_o  & (((\COMMAND|address1 [2])))) # (!\mode_switch~input_o  & (!\COMMAND|config_state [1] & ((\LCD|LCD|u1|u1|Mux1~35_combout ))))

	.dataa(\COMMAND|config_state [1]),
	.datab(\mode_switch~input_o ),
	.datac(\COMMAND|address1 [2]),
	.datad(\LCD|LCD|u1|u1|Mux1~35_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~36_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~36 .lut_mask = 16'hD1C0;
defparam \LCD|LCD|u1|u1|Mux1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~39 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~39_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|LCD|u1|u1|Mux1~36_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (!\LCD|LCD|u1|u1|Mux1~38_combout ))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|u1|Mux1~38_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~36_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~39_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~39 .lut_mask = 16'hF303;
defparam \LCD|LCD|u1|u1|Mux1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~43 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~43_combout  = ((\mode_switch~input_o ) # (\COMMAND|config_state [1] $ (!\COMMAND|config_state [2]))) # (!\COMMAND|config_state [0])

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~43_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~43 .lut_mask = 16'hFDF7;
defparam \LCD|LCD|u1|u1|Mux1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \switch_array[10]~input (
	.i(switch_array[10]),
	.ibar(gnd),
	.o(\switch_array[10]~input_o ));
// synopsys translate_off
defparam \switch_array[10]~input .bus_hold = "false";
defparam \switch_array[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N18
cycloneive_lcell_comb \COMMAND|address~4 (
// Equation(s):
// \COMMAND|address~4_combout  = (!\COMMAND|config_state [2] & (\COMMAND|config_state [1] & (!\mode_switch~input_o  & \switch_array[10]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[10]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|address~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~4 .lut_mask = 16'h0400;
defparam \COMMAND|address~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N19
dffeas \COMMAND|address[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[10] .is_wysiwyg = "true";
defparam \COMMAND|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N10
cycloneive_lcell_comb \COMMAND|Mux45~0 (
// Equation(s):
// \COMMAND|Mux45~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|address [10]),
	.cin(gnd),
	.combout(\COMMAND|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux45~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N17
dffeas \COMMAND|address1[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux45~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[10] .is_wysiwyg = "true";
defparam \COMMAND|address1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~40 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~40_combout  = (\mode_switch~input_o ) # (\COMMAND|config_state [2] $ (((!\COMMAND|config_state [1]) # (!\COMMAND|config_state [0]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~40_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~40 .lut_mask = 16'hF8F7;
defparam \LCD|LCD|u1|u1|Mux1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N16
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~41 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~41_combout  = (\mode_switch~input_o  & ((\COMMAND|address1 [10]) # ((\COMMAND|config_state [1] & !\LCD|LCD|u1|u1|Mux1~40_combout )))) # (!\mode_switch~input_o  & (\COMMAND|config_state [1] & ((!\LCD|LCD|u1|u1|Mux1~40_combout ))))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|config_state [1]),
	.datac(\COMMAND|address1 [10]),
	.datad(\LCD|LCD|u1|u1|Mux1~40_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~41_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~41 .lut_mask = 16'hA0EC;
defparam \LCD|LCD|u1|u1|Mux1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \switch_array[11]~input (
	.i(switch_array[11]),
	.ibar(gnd),
	.o(\switch_array[11]~input_o ));
// synopsys translate_off
defparam \switch_array[11]~input .bus_hold = "false";
defparam \switch_array[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N20
cycloneive_lcell_comb \COMMAND|address~5 (
// Equation(s):
// \COMMAND|address~5_combout  = (!\COMMAND|config_state [2] & (\switch_array[11]~input_o  & (!\mode_switch~input_o  & \COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\switch_array[11]~input_o ),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\COMMAND|address~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|address~5 .lut_mask = 16'h0400;
defparam \COMMAND|address~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N21
dffeas \COMMAND|address[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|address~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address[11] .is_wysiwyg = "true";
defparam \COMMAND|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N4
cycloneive_lcell_comb \COMMAND|Mux44~0 (
// Equation(s):
// \COMMAND|Mux44~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|address [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|address [11]),
	.cin(gnd),
	.combout(\COMMAND|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux44~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N13
dffeas \COMMAND|address1[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux44~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address1[11] .is_wysiwyg = "true";
defparam \COMMAND|address1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N12
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~42 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~42_combout  = (\LCD|LCD|u1|u1|Mux1~40_combout  & ((\COMMAND|address1 [11]) # (!\mode_switch~input_o )))

	.dataa(\mode_switch~input_o ),
	.datab(gnd),
	.datac(\COMMAND|address1 [11]),
	.datad(\LCD|LCD|u1|u1|Mux1~40_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~42_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~42 .lut_mask = 16'hF500;
defparam \LCD|LCD|u1|u1|Mux1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N0
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~44 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~44_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|LCD|u1|u1|Mux1~43_combout  & (\LCD|LCD|u1|u1|Mux1~41_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|LCD|u1|u1|Mux1~42_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~43_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~41_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~42_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~44_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~44 .lut_mask = 16'h8F80;
defparam \LCD|LCD|u1|u1|Mux1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N16
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux7~0 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux7~0_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & (((\LCD|LCD|u1|CHAR_COUNT [3])))) # (!\LCD|LCD|u1|CHAR_COUNT [4] & ((\LCD|LCD|u1|CHAR_COUNT [3] & (\LCD|LCD|u1|u1|Mux1~39_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [3] & 
// ((\LCD|LCD|u1|u1|Mux1~44_combout )))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(\LCD|LCD|u1|u1|Mux1~39_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datad(\LCD|LCD|u1|u1|Mux1~44_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux7~0 .lut_mask = 16'hE5E0;
defparam \LCD|LCD|u1|u1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N10
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux7~1 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux7~1_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & ((\LCD|LCD|u1|u1|Mux7~0_combout  & (\LCD|LCD|u1|u1|Mux1~45_combout )) # (!\LCD|LCD|u1|u1|Mux7~0_combout  & ((\LCD|LCD|u1|u1|Mux1~34_combout ))))) # (!\LCD|LCD|u1|CHAR_COUNT [4] & 
// (((\LCD|LCD|u1|u1|Mux7~0_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(\LCD|LCD|u1|u1|Mux1~45_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~34_combout ),
	.datad(\LCD|LCD|u1|u1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux7~1 .lut_mask = 16'hDDA0;
defparam \LCD|LCD|u1|u1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux7~9 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux7~9_combout  = (\LCD|LCD|u1|u1|Mux7~6_combout  & (((\LCD|LCD|u1|u1|Mux7~8_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [2]))) # (!\LCD|LCD|u1|u1|Mux7~6_combout  & (\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|u1|Mux7~1_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux7~6_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datac(\LCD|LCD|u1|u1|Mux7~8_combout ),
	.datad(\LCD|LCD|u1|u1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux7~9 .lut_mask = 16'hE6A2;
defparam \LCD|LCD|u1|u1|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~14 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~14_combout  = (\LCD|LCD|u1|CHAR_COUNT [4]) # ((\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|CHAR_COUNT [1]) # (\LCD|LCD|u1|CHAR_COUNT [0]))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~14 .lut_mask = 16'hFAEA;
defparam \LCD|LCD|u1|u1|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N20
cycloneive_lcell_comb \LCD|LCD_state~0 (
// Equation(s):
// \LCD|LCD_state~0_combout  = (!\mode_switch~input_o  & \LCD|config_done~combout )

	.dataa(gnd),
	.datab(\mode_switch~input_o ),
	.datac(\LCD|config_done~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|LCD_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD_state~0 .lut_mask = 16'h3030;
defparam \LCD|LCD_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N14
cycloneive_lcell_comb \LCD|LCD_state~1 (
// Equation(s):
// \LCD|LCD_state~1_combout  = (\LCD|LCD_state~0_combout  & (!\COMMAND|config_state [0] & (!\COMMAND|config_state [1] & !\COMMAND|config_state [2])))

	.dataa(\LCD|LCD_state~0_combout ),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\LCD|LCD_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD_state~1 .lut_mask = 16'h0002;
defparam \LCD|LCD_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N24
cycloneive_lcell_comb \LCD|Line21[3]~4 (
// Equation(s):
// \LCD|Line21[3]~4_combout  = (\mode_switch~input_o ) # ((\COMMAND|config_state [0] & (\COMMAND|config_state [1] & \COMMAND|config_state [2])) # (!\COMMAND|config_state [0] & (!\COMMAND|config_state [1] & !\COMMAND|config_state [2])))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [1]),
	.datac(\COMMAND|config_state [2]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|Line21[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line21[3]~4 .lut_mask = 16'hFF81;
defparam \LCD|Line21[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~15 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~15_combout  = (\LCD|LCD_state.0000~1_combout  & (\LCD|LCD|u1|u1|Mux3~14_combout  & (!\LCD|LCD_state~1_combout  & \LCD|Line21[3]~4_combout )))

	.dataa(\LCD|LCD_state.0000~1_combout ),
	.datab(\LCD|LCD|u1|u1|Mux3~14_combout ),
	.datac(\LCD|LCD_state~1_combout ),
	.datad(\LCD|Line21[3]~4_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~15 .lut_mask = 16'h0800;
defparam \LCD|LCD|u1|u1|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N0
cycloneive_lcell_comb \LCD|Line15[6]~1 (
// Equation(s):
// \LCD|Line15[6]~1_combout  = (!\mode_switch~input_o  & ((!\COMMAND|config_state [0]) # (!\COMMAND|config_state [1])))

	.dataa(gnd),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|Line15[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line15[6]~1 .lut_mask = 16'h030F;
defparam \LCD|Line15[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N30
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~23 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~23_combout  = (!\LCD|LCD|u1|CHAR_COUNT [0] & (((!\COMMAND|config_state [1] & !\COMMAND|config_state [2])) # (!\LCD|Line15[6]~1_combout )))

	.dataa(\LCD|Line15[6]~1_combout ),
	.datab(\COMMAND|config_state [1]),
	.datac(\COMMAND|config_state [2]),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~23_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~23 .lut_mask = 16'h0057;
defparam \LCD|LCD|u1|u1|Mux3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~16 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~16_combout  = (!\LCD|LCD|u1|CHAR_COUNT [4] & (((!\LCD|LCD|u1|CHAR_COUNT [1] & \LCD|LCD|u1|u1|Mux3~23_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [2])))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datac(\LCD|LCD|u1|u1|Mux3~23_combout ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~16 .lut_mask = 16'h1055;
defparam \LCD|LCD|u1|u1|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N14
cycloneive_lcell_comb \LCD|Line16[4]~2 (
// Equation(s):
// \LCD|Line16[4]~2_combout  = (\mode_switch~input_o ) # ((!\COMMAND|config_state [2] & (\COMMAND|config_state [1] $ (\COMMAND|config_state [0]))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|Line16[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line16[4]~2 .lut_mask = 16'hF1F4;
defparam \LCD|Line16[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N16
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~17 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~17_combout  = (\COMMAND|config_state [0] & (\COMMAND|config_state [2] $ (\COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [0]),
	.datab(gnd),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~17 .lut_mask = 16'h0AA0;
defparam \LCD|LCD|u1|u1|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N2
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~18 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~18_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & ((\mode_switch~input_o ) # ((\LCD|LCD|u1|u1|Mux3~17_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|Line16[4]~2_combout ))))

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\LCD|Line16[4]~2_combout ),
	.datad(\LCD|LCD|u1|u1|Mux3~17_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~18 .lut_mask = 16'hFCB8;
defparam \LCD|LCD|u1|u1|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N8
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~19 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~19_combout  = (\mode_switch~input_o ) # ((\COMMAND|config_state [0] & !\COMMAND|config_state [2]))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~19 .lut_mask = 16'hF2F2;
defparam \LCD|LCD|u1|u1|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N0
cycloneive_lcell_comb \LCD|Line19[4]~4 (
// Equation(s):
// \LCD|Line19[4]~4_combout  = (\COMMAND|config_state [2] & ((\COMMAND|config_state [1] $ (!\COMMAND|config_state [0])))) # (!\COMMAND|config_state [2] & (!\LCD|config_done~combout  & (!\COMMAND|config_state [1] & !\COMMAND|config_state [0])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\LCD|config_done~combout ),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|Line19[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line19[4]~4 .lut_mask = 16'hA00B;
defparam \LCD|Line19[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N10
cycloneive_lcell_comb \LCD|Line19[4]~6 (
// Equation(s):
// \LCD|Line19[4]~6_combout  = (\LCD|Line19[4]~4_combout ) # (\mode_switch~input_o )

	.dataa(gnd),
	.datab(\LCD|Line19[4]~4_combout ),
	.datac(gnd),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|Line19[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line19[4]~6 .lut_mask = 16'hFFCC;
defparam \LCD|Line19[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N10
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~20 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~20_combout  = (\LCD|LCD|u1|CHAR_COUNT [2]) # ((\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|LCD|u1|u1|Mux3~19_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|Line19[4]~6_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(\LCD|LCD|u1|u1|Mux3~19_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datad(\LCD|Line19[4]~6_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~20 .lut_mask = 16'hFDF8;
defparam \LCD|LCD|u1|u1|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~21 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~21_combout  = (\LCD|LCD|u1|u1|Mux3~16_combout  & ((\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|LCD|u1|u1|Mux3~18_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [1] & ((\LCD|LCD|u1|u1|Mux3~20_combout )))))

	.dataa(\LCD|LCD|u1|u1|Mux3~16_combout ),
	.datab(\LCD|LCD|u1|u1|Mux3~18_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|LCD|u1|u1|Mux3~20_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~21_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~21 .lut_mask = 16'h8A80;
defparam \LCD|LCD|u1|u1|Mux3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~11 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~11_combout  = (!\COMMAND|config_state [1] & (((!\LCD|LCD|u1|CHAR_COUNT [0] & !\COMMAND|config_state [0])) # (!\LCD|LCD|u1|CHAR_COUNT [1])))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~11 .lut_mask = 16'h0307;
defparam \LCD|LCD|u1|u1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~12 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~12_combout  = (\COMMAND|config_state [2] & (((\LCD|LCD|u1|u1|Mux3~11_combout ) # (\mode_switch~input_o )))) # (!\COMMAND|config_state [2] & (!\LCD|Line15[6]~1_combout ))

	.dataa(\LCD|Line15[6]~1_combout ),
	.datab(\LCD|LCD|u1|u1|Mux3~11_combout ),
	.datac(\COMMAND|config_state [2]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~12 .lut_mask = 16'hF5C5;
defparam \LCD|LCD|u1|u1|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N8
cycloneive_lcell_comb \LCD|Line11[4]~0 (
// Equation(s):
// \LCD|Line11[4]~0_combout  = (\mode_switch~input_o ) # ((\COMMAND|config_state [2] & ((!\COMMAND|config_state [1]))) # (!\COMMAND|config_state [2] & (\COMMAND|config_state [0] & \COMMAND|config_state [1])))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|Line11[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line11[4]~0 .lut_mask = 16'hAEFA;
defparam \LCD|Line11[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N0
cycloneive_lcell_comb \LCD|Line13[4]~0 (
// Equation(s):
// \LCD|Line13[4]~0_combout  = (\mode_switch~input_o ) # (\COMMAND|config_state [2] $ (((\COMMAND|config_state [0] & \COMMAND|config_state [1]))))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|Line13[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line13[4]~0 .lut_mask = 16'hBEFA;
defparam \LCD|Line13[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~8 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~8_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (((\LCD|LCD|u1|CHAR_COUNT [0]) # (!\LCD|Line13[4]~0_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|Line11[4]~0_combout  & (!\LCD|LCD|u1|CHAR_COUNT [0])))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|Line11[4]~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|Line13[4]~0_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~8 .lut_mask = 16'hA4AE;
defparam \LCD|LCD|u1|u1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~7 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~7_combout  = (\COMMAND|config_state [1] & (((!\LCD|LCD|u1|CHAR_COUNT [1] & !\COMMAND|config_state [2])) # (!\COMMAND|config_state [0]))) # (!\COMMAND|config_state [1] & ((\COMMAND|config_state [2] & (!\LCD|LCD|u1|CHAR_COUNT [1])) # 
// (!\COMMAND|config_state [2] & ((\COMMAND|config_state [0])))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~7 .lut_mask = 16'h375C;
defparam \LCD|LCD|u1|u1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~9 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~9_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & ((\mode_switch~input_o  & (\LCD|LCD|u1|u1|Mux3~8_combout )) # (!\mode_switch~input_o  & ((!\LCD|LCD|u1|u1|Mux3~7_combout ))))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (!\LCD|LCD|u1|u1|Mux3~8_combout 
// ))

	.dataa(\LCD|LCD|u1|u1|Mux3~8_combout ),
	.datab(\LCD|LCD|u1|u1|Mux3~7_combout ),
	.datac(\mode_switch~input_o ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~9 .lut_mask = 16'hA355;
defparam \LCD|LCD|u1|u1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N2
cycloneive_lcell_comb \LCD|Line16[6]~0 (
// Equation(s):
// \LCD|Line16[6]~0_combout  = (!\COMMAND|config_state [1] & (!\COMMAND|config_state [2] & ((!\COMMAND|config_state [0]) # (!\mode_switch~input_o ))))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|Line16[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line16[6]~0 .lut_mask = 16'h0111;
defparam \LCD|Line16[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N12
cycloneive_lcell_comb \LCD|Line16[6]~1 (
// Equation(s):
// \LCD|Line16[6]~1_combout  = (\COMMAND|config_state [0] & (((\LCD|Line16[6]~0_combout )))) # (!\COMMAND|config_state [0] & ((\COMMAND|slave~7_combout ) # ((\LCD|LCD_state~1_combout  & \LCD|Line16[6]~0_combout ))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|slave~7_combout ),
	.datac(\LCD|LCD_state~1_combout ),
	.datad(\LCD|Line16[6]~0_combout ),
	.cin(gnd),
	.combout(\LCD|Line16[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line16[6]~1 .lut_mask = 16'hFE44;
defparam \LCD|Line16[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~5 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~5_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|Line16[4]~2_combout ) # ((\LCD|LCD|u1|CHAR_COUNT [1])))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (((!\LCD|LCD|u1|CHAR_COUNT [1] & !\LCD|Line16[6]~1_combout ))))

	.dataa(\LCD|Line16[4]~2_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|Line16[6]~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~5 .lut_mask = 16'hC8CB;
defparam \LCD|LCD|u1|u1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N12
cycloneive_lcell_comb \LCD|Line18[4]~2 (
// Equation(s):
// \LCD|Line18[4]~2_combout  = (\COMMAND|config_state [2] & (((\COMMAND|config_state [0])))) # (!\COMMAND|config_state [2] & (!\COMMAND|config_state [0] & ((\COMMAND|config_state [1]) # (\LCD|config_done~combout ))))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [0]),
	.datad(\LCD|config_done~combout ),
	.cin(gnd),
	.combout(\LCD|Line18[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line18[4]~2 .lut_mask = 16'hC3C2;
defparam \LCD|Line18[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N20
cycloneive_lcell_comb \LCD|Line18[4]~3 (
// Equation(s):
// \LCD|Line18[4]~3_combout  = (\mode_switch~input_o ) # ((\LCD|Line18[4]~2_combout  & ((!\COMMAND|config_state [1]) # (!\COMMAND|config_state [0]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\mode_switch~input_o ),
	.datac(\COMMAND|config_state [1]),
	.datad(\LCD|Line18[4]~2_combout ),
	.cin(gnd),
	.combout(\LCD|Line18[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line18[4]~3 .lut_mask = 16'hDFCC;
defparam \LCD|Line18[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N2
cycloneive_lcell_comb \LCD|Line11[5]~2 (
// Equation(s):
// \LCD|Line11[5]~2_combout  = (!\LCD|LCD_state~1_combout  & (\LCD|Line21[3]~4_combout  & ((\mode_switch~input_o ) # (\LCD|LCD_state.0000~0_combout ))))

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|LCD_state.0000~0_combout ),
	.datac(\LCD|LCD_state~1_combout ),
	.datad(\LCD|Line21[3]~4_combout ),
	.cin(gnd),
	.combout(\LCD|Line11[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line11[5]~2 .lut_mask = 16'h0E00;
defparam \LCD|Line11[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N16
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~6 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~6_combout  = (\LCD|LCD|u1|u1|Mux3~5_combout  & ((\LCD|Line18[4]~3_combout ) # ((!\LCD|LCD|u1|CHAR_COUNT [1])))) # (!\LCD|LCD|u1|u1|Mux3~5_combout  & (((\LCD|LCD|u1|CHAR_COUNT [1] & \LCD|Line11[5]~2_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux3~5_combout ),
	.datab(\LCD|Line18[4]~3_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|Line11[5]~2_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~6 .lut_mask = 16'hDA8A;
defparam \LCD|LCD|u1|u1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~10 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~10_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (((\LCD|LCD|u1|CHAR_COUNT [4]) # (\LCD|LCD|u1|u1|Mux3~6_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & (\LCD|LCD|u1|u1|Mux3~9_combout  & (!\LCD|LCD|u1|CHAR_COUNT [4])))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\LCD|LCD|u1|u1|Mux3~9_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datad(\LCD|LCD|u1|u1|Mux3~6_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~10 .lut_mask = 16'hAEA4;
defparam \LCD|LCD|u1|u1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N16
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~2 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~2_combout  = (\COMMAND|config_state [0] & ((\COMMAND|config_state [1]) # (!\LCD|LCD|u1|CHAR_COUNT [0])))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(gnd),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~2 .lut_mask = 16'hF500;
defparam \LCD|LCD|u1|u1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N2
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~3 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~3_combout  = (\COMMAND|config_state [2] & (!\COMMAND|config_state [1] & ((\LCD|LCD|u1|CHAR_COUNT [1]) # (!\LCD|LCD|u1|u1|Mux3~2_combout )))) # (!\COMMAND|config_state [2] & (\LCD|LCD|u1|u1|Mux3~2_combout  & (\COMMAND|config_state 
// [1])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\LCD|LCD|u1|u1|Mux3~2_combout ),
	.datac(\COMMAND|config_state [1]),
	.datad(\LCD|LCD|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~3 .lut_mask = 16'h4A42;
defparam \LCD|LCD|u1|u1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~4 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~4_combout  = (\mode_switch~input_o  & ((\LCD|LCD|u1|CHAR_COUNT [1]))) # (!\mode_switch~input_o  & (\LCD|LCD|u1|u1|Mux3~3_combout ))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|u1|Mux3~3_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~4 .lut_mask = 16'hF0CC;
defparam \LCD|LCD|u1|u1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N12
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~13 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~13_combout  = (\LCD|LCD|u1|u1|Mux3~10_combout  & ((\LCD|LCD|u1|u1|Mux3~12_combout ) # ((!\LCD|LCD|u1|CHAR_COUNT [4])))) # (!\LCD|LCD|u1|u1|Mux3~10_combout  & (((\LCD|LCD|u1|CHAR_COUNT [4] & \LCD|LCD|u1|u1|Mux3~4_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux3~12_combout ),
	.datab(\LCD|LCD|u1|u1|Mux3~10_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datad(\LCD|LCD|u1|u1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~13 .lut_mask = 16'hBC8C;
defparam \LCD|LCD|u1|u1|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux3~22 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux3~22_combout  = (\LCD|LCD|u1|CHAR_COUNT [3] & ((\LCD|LCD|u1|u1|Mux3~15_combout ) # ((\LCD|LCD|u1|u1|Mux3~21_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [3] & (((\LCD|LCD|u1|u1|Mux3~13_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux3~15_combout ),
	.datab(\LCD|LCD|u1|u1|Mux3~21_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datad(\LCD|LCD|u1|u1|Mux3~13_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux3~22_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux3~22 .lut_mask = 16'hEFE0;
defparam \LCD|LCD|u1|u1|Mux3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N20
cycloneive_lcell_comb \LCD|Line21[3]~5 (
// Equation(s):
// \LCD|Line21[3]~5_combout  = (\LCD|LCD_state~1_combout  & (\LCD|Line21[3]~4_combout  & ((\mode_switch~input_o ) # (\LCD|LCD_state.0000~0_combout ))))

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|LCD_state.0000~0_combout ),
	.datac(\LCD|LCD_state~1_combout ),
	.datad(\LCD|Line21[3]~4_combout ),
	.cin(gnd),
	.combout(\LCD|Line21[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line21[3]~5 .lut_mask = 16'hE000;
defparam \LCD|Line21[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N24
cycloneive_lcell_comb \LCD|Line111[5]~1 (
// Equation(s):
// \LCD|Line111[5]~1_combout  = (\LCD|config_done~combout  & !\COMMAND|config_state [0])

	.dataa(\LCD|config_done~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|Line111[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line111[5]~1 .lut_mask = 16'h00AA;
defparam \LCD|Line111[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~20 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~20_combout  = (\mode_switch~input_o ) # ((!\COMMAND|config_state [2] & (\LCD|Line111[5]~1_combout  & !\COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\LCD|Line111[5]~1_combout ),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~20 .lut_mask = 16'hF0F4;
defparam \LCD|LCD|u1|u1|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N8
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~14 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~14_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|LCD|u1|u1|Mux4~20_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (!\LCD|LCD|u1|u1|Mux1~132_combout  & (\LCD|Line23[0]~0_combout )))

	.dataa(\LCD|LCD|u1|u1|Mux1~132_combout ),
	.datab(\LCD|Line23[0]~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux4~20_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~14 .lut_mask = 16'hF404;
defparam \LCD|LCD|u1|u1|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~16 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~16_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|LCD|u1|CHAR_COUNT [1]) # (!\LCD|LCD|u1|u1|Mux4~14_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|LCD|u1|u1|Mux4~14_combout  $ (((\LCD|Line21[3]~5_combout  & 
// !\LCD|LCD|u1|CHAR_COUNT [1])))))

	.dataa(\LCD|Line21[3]~5_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|LCD|u1|u1|Mux4~14_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~16 .lut_mask = 16'hF1CE;
defparam \LCD|LCD|u1|u1|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N30
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~2 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~2_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & ((\LCD|LCD|u1|CHAR_COUNT [0] & (\COMMAND|DISPLAY4|display|Equal0~2_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\COMMAND|DISPLAY4|display|Equal0~1_combout )))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\COMMAND|DISPLAY4|display|Equal0~2_combout ),
	.datad(\COMMAND|DISPLAY4|display|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~2 .lut_mask = 16'hA280;
defparam \LCD|LCD|u1|u1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N2
cycloneive_lcell_comb \LCD|Line27[6]~0 (
// Equation(s):
// \LCD|Line27[6]~0_combout  = (\COMMAND|config_state [2]) # ((\mode_switch~input_o ) # ((!\COMMAND|config_state [0] & !\COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|Line27[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line27[6]~0 .lut_mask = 16'hFAFB;
defparam \LCD|Line27[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~13 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~13_combout  = (\LCD|LCD|u1|u1|Mux2~2_combout  & (\LCD|LCD_state.0000~1_combout  & ((\LCD|Line27[6]~0_combout ) # (\LCD|LCD|u1|CHAR_COUNT [0]))))

	.dataa(\LCD|LCD|u1|u1|Mux2~2_combout ),
	.datab(\LCD|Line27[6]~0_combout ),
	.datac(\LCD|LCD_state.0000~1_combout ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~13 .lut_mask = 16'hA080;
defparam \LCD|LCD|u1|u1|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~15 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~15_combout  = (\LCD|LCD|u1|u1|Mux4~14_combout ) # ((\LCD|LCD|u1|CHAR_COUNT [1]) # (\LCD|LCD|u1|CHAR_COUNT [0]))

	.dataa(\LCD|LCD|u1|u1|Mux4~14_combout ),
	.datab(gnd),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~15 .lut_mask = 16'hFFFA;
defparam \LCD|LCD|u1|u1|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N8
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~17 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~17_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (((\LCD|LCD|u1|u1|Mux4~13_combout ) # (!\LCD|LCD|u1|u1|Mux4~15_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & (\LCD|LCD|u1|u1|Mux4~16_combout  $ (((\LCD|LCD|u1|u1|Mux4~15_combout )))))

	.dataa(\LCD|LCD|u1|u1|Mux4~16_combout ),
	.datab(\LCD|LCD|u1|u1|Mux4~13_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datad(\LCD|LCD|u1|u1|Mux4~15_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~17 .lut_mask = 16'hC5FA;
defparam \LCD|LCD|u1|u1|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~10 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~10_combout  = (!\mode_switch~input_o  & ((\LCD|LCD_state.0000~0_combout ) # (\LCD|LCD|u1|CHAR_COUNT [1])))

	.dataa(gnd),
	.datab(\LCD|LCD_state.0000~0_combout ),
	.datac(\mode_switch~input_o ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~10 .lut_mask = 16'h0F0C;
defparam \LCD|LCD|u1|u1|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N16
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~76 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~76_combout  = (!\COMMAND|config_state [2] & (\LCD|LCD|u1|CHAR_COUNT [0] & !\COMMAND|config_state [1]))

	.dataa(\COMMAND|config_state [2]),
	.datab(gnd),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~76_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~76 .lut_mask = 16'h0050;
defparam \LCD|LCD|u1|u1|Mux1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N30
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~75 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~75_combout  = (\COMMAND|config_state [2] & (\COMMAND|config_state [1] $ (((\COMMAND|config_state [0] & !\LCD|LCD|u1|CHAR_COUNT [0])))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~75_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~75 .lut_mask = 16'hA208;
defparam \LCD|LCD|u1|u1|Mux1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N2
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~9 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~9_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & ((\LCD|LCD|u1|u1|Mux1~75_combout ) # ((\LCD|LCD|u1|u1|Mux1~76_combout  & !\LCD|Line111[5]~1_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|LCD|u1|u1|Mux1~76_combout  & 
// ((\LCD|Line111[5]~1_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|LCD|u1|u1|Mux1~76_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~75_combout ),
	.datad(\LCD|Line111[5]~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~9 .lut_mask = 16'hE4A8;
defparam \LCD|LCD|u1|u1|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~73 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~73_combout  = (\COMMAND|config_state [0] & (!\mode_switch~input_o  & ((!\COMMAND|config_state [1])))) # (!\COMMAND|config_state [0] & ((\COMMAND|config_state [1] & (!\mode_switch~input_o )) # (!\COMMAND|config_state [1] & 
// ((\LCD|LCD_state~1_combout )))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\mode_switch~input_o ),
	.datac(\LCD|LCD_state~1_combout ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~73_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~73 .lut_mask = 16'h1172;
defparam \LCD|LCD|u1|u1|Mux1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N4
cycloneive_lcell_comb \LCD|Line11[3]~1 (
// Equation(s):
// \LCD|Line11[3]~1_combout  = ((\COMMAND|DISPLAY4|display|Equal0~2_combout ) # (\COMMAND|DISPLAY4|display|Equal0~1_combout )) # (!\LCD|Line17[5]~8_combout )

	.dataa(gnd),
	.datab(\LCD|Line17[5]~8_combout ),
	.datac(\COMMAND|DISPLAY4|display|Equal0~2_combout ),
	.datad(\COMMAND|DISPLAY4|display|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LCD|Line11[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line11[3]~1 .lut_mask = 16'hFFF3;
defparam \LCD|Line11[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N10
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~74 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~74_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (!\COMMAND|config_state [2] & (\LCD|LCD|u1|u1|Mux1~73_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & (((\LCD|Line11[3]~1_combout ))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\LCD|LCD|u1|u1|Mux1~73_combout ),
	.datac(\LCD|Line11[3]~1_combout ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~74_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~74 .lut_mask = 16'h44F0;
defparam \LCD|LCD|u1|u1|Mux1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N12
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~8 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~8_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (!\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|Line11[4]~0_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|LCD|u1|u1|Mux1~74_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|Line11[4]~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~74_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~8 .lut_mask = 16'h4F40;
defparam \LCD|LCD|u1|u1|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~11 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~11_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (\LCD|LCD|u1|u1|Mux4~10_combout  & (\LCD|LCD|u1|u1|Mux4~9_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & (((\LCD|LCD|u1|u1|Mux4~8_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\LCD|LCD|u1|u1|Mux4~10_combout ),
	.datac(\LCD|LCD|u1|u1|Mux4~9_combout ),
	.datad(\LCD|LCD|u1|u1|Mux4~8_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~11 .lut_mask = 16'hD580;
defparam \LCD|LCD|u1|u1|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~72 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~72_combout  = (!\COMMAND|config_state [1] & ((\COMMAND|config_state [0] & (\COMMAND|config_state [2])) # (!\COMMAND|config_state [0] & (!\COMMAND|config_state [2] & \LCD|config_done~combout ))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\LCD|config_done~combout ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~72_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~72 .lut_mask = 16'h0098;
defparam \LCD|LCD|u1|u1|Mux1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N30
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~19 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~19_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (((\LCD|Line21[3]~5_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & (!\mode_switch~input_o  & ((\LCD|LCD|u1|u1|Mux1~72_combout ))))

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|Line21[3]~5_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~72_combout ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~19 .lut_mask = 16'hCC50;
defparam \LCD|LCD|u1|u1|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N12
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~71 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~71_combout  = (!\LCD|LCD|u1|CHAR_COUNT [1] & !\mode_switch~input_o )

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~71_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~71 .lut_mask = 16'h0055;
defparam \LCD|LCD|u1|u1|Mux1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~6 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~6_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|LCD|u1|u1|Mux4~19_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (((!\LCD|LCD_state.0000~0_combout  & \LCD|LCD|u1|u1|Mux1~71_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux4~19_combout ),
	.datab(\LCD|LCD_state.0000~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~71_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~6 .lut_mask = 16'hA3A0;
defparam \LCD|LCD|u1|u1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N28
cycloneive_lcell_comb \LCD|Line110[3]~1 (
// Equation(s):
// \LCD|Line110[3]~1_combout  = (\COMMAND|DISPLAY4|display|Equal0~3_combout  & ((\LCD|LCD_state.0000~0_combout ) # (\mode_switch~input_o )))

	.dataa(gnd),
	.datab(\COMMAND|DISPLAY4|display|Equal0~3_combout ),
	.datac(\LCD|LCD_state.0000~0_combout ),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|Line110[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line110[3]~1 .lut_mask = 16'hCCC0;
defparam \LCD|Line110[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N28
cycloneive_lcell_comb \LCD|Line19[3]~5 (
// Equation(s):
// \LCD|Line19[3]~5_combout  = (!\mode_switch~input_o  & (\COMMAND|config_state [0] $ (!\COMMAND|config_state [2])))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(gnd),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|Line19[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line19[3]~5 .lut_mask = 16'h0099;
defparam \LCD|Line19[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~69 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~69_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (((\LCD|LCD|u1|CHAR_COUNT [0])))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & ((\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|Line110[3]~1_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|Line19[3]~5_combout 
// )))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|Line110[3]~1_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|Line19[3]~5_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~69_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~69 .lut_mask = 16'hE5E0;
defparam \LCD|LCD|u1|u1|Mux1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N10
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~70 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~70_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & ((\LCD|LCD|u1|u1|Mux1~69_combout  & (\LCD|Line21[3]~5_combout )) # (!\LCD|LCD|u1|u1|Mux1~69_combout  & ((!\LCD|Line111[5]~0_combout ))))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & 
// (((\LCD|LCD|u1|u1|Mux1~69_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|Line21[3]~5_combout ),
	.datac(\LCD|Line111[5]~0_combout ),
	.datad(\LCD|LCD|u1|u1|Mux1~69_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~70_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~70 .lut_mask = 16'hDD0A;
defparam \LCD|LCD|u1|u1|Mux1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N8
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~7 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~7_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (\LCD|LCD|u1|u1|Mux4~6_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|u1|Mux1~70_combout )))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\LCD|LCD|u1|u1|Mux4~6_combout ),
	.datac(gnd),
	.datad(\LCD|LCD|u1|u1|Mux1~70_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~7 .lut_mask = 16'hDD88;
defparam \LCD|LCD|u1|u1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~12 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~12_combout  = (\LCD|LCD|u1|CHAR_COUNT [3] & ((\LCD|LCD|u1|u1|Mux4~7_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [3] & (\LCD|LCD|u1|u1|Mux4~11_combout ))

	.dataa(\LCD|LCD|u1|u1|Mux4~11_combout ),
	.datab(\LCD|LCD|u1|u1|Mux4~7_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~12 .lut_mask = 16'hCACA;
defparam \LCD|LCD|u1|u1|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N2
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux4~18 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux4~18_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & (\LCD|LCD|u1|u1|Mux4~17_combout  & (!\LCD|LCD|u1|CHAR_COUNT [3]))) # (!\LCD|LCD|u1|CHAR_COUNT [4] & (((\LCD|LCD|u1|u1|Mux4~12_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(\LCD|LCD|u1|u1|Mux4~17_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datad(\LCD|LCD|u1|u1|Mux4~12_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux4~18 .lut_mask = 16'h5D08;
defparam \LCD|LCD|u1|u1|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~90 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~90_combout  = (!\LCD|LCD|u1|CHAR_COUNT [1] & ((\mode_switch~input_o ) # (\LCD|Line21[6]~2_combout )))

	.dataa(gnd),
	.datab(\mode_switch~input_o ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|Line21[6]~2_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~90_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~90 .lut_mask = 16'h0F0C;
defparam \LCD|LCD|u1|u1|Mux1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~91 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~91_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|LCD|u1|CHAR_COUNT [1] & ((\LCD|Line114[6]~0_combout ) # (\LCD|LCD|u1|u1|Mux1~90_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (!\LCD|LCD|u1|CHAR_COUNT [1] & 
// ((\LCD|LCD|u1|u1|Mux1~90_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datac(\LCD|Line114[6]~0_combout ),
	.datad(\LCD|LCD|u1|u1|Mux1~90_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~91_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~91 .lut_mask = 16'h9980;
defparam \LCD|LCD|u1|u1|Mux1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~93 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~93_combout  = (\COMMAND|config_state [0] & (!\mode_switch~input_o  & (\COMMAND|config_state [1] $ (\COMMAND|config_state [2])))) # (!\COMMAND|config_state [0] & (!\COMMAND|config_state [1] & ((!\COMMAND|config_state [2]) # 
// (!\mode_switch~input_o ))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~93_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~93 .lut_mask = 16'h0319;
defparam \LCD|LCD|u1|u1|Mux1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N8
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~94 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~94_combout  = (\LCD|LCD|u1|u1|Mux1~93_combout  & ((\LCD|LCD_state~1_combout ) # ((\COMMAND|config_state [2]) # (\COMMAND|config_state [1]))))

	.dataa(\LCD|LCD_state~1_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~93_combout ),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~94_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~94 .lut_mask = 16'hCCC8;
defparam \LCD|LCD|u1|u1|Mux1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~128 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~128_combout  = (\LCD|LCD|u1|u1|Mux1~94_combout  & (\LCD|LCD|u1|CHAR_COUNT [1] $ (\LCD|LCD|u1|CHAR_COUNT [0])))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(gnd),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~94_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~128_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~128 .lut_mask = 16'h5A00;
defparam \LCD|LCD|u1|u1|Mux1~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~127 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~127_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|LCD_state.0000~0_combout ) # (\mode_switch~input_o )))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|Line27[6]~0_combout  & ((\LCD|LCD_state.0000~0_combout ) # (\mode_switch~input_o ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(\LCD|Line27[6]~0_combout ),
	.datac(\LCD|LCD_state.0000~0_combout ),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~127_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~127 .lut_mask = 16'hEEE0;
defparam \LCD|LCD|u1|u1|Mux1~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N0
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~92 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~92_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|LCD|u1|u1|Mux1~127_combout  & (\LCD|LCD|u1|u1|Mux2~2_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & (((\LCD|LCD|u1|u1|Mux1~127_combout  & \LCD|LCD|u1|u1|Mux2~2_combout )) # 
// (!\LCD|Line17[5]~8_combout )))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|LCD|u1|u1|Mux1~127_combout ),
	.datac(\LCD|LCD|u1|u1|Mux2~2_combout ),
	.datad(\LCD|Line17[5]~8_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~92_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~92 .lut_mask = 16'hC0D5;
defparam \LCD|LCD|u1|u1|Mux1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~95 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~95_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (((\LCD|LCD|u1|u1|Mux1~92_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|u1|Mux1~91_combout ) # ((\LCD|LCD|u1|u1|Mux1~128_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~91_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~128_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datad(\LCD|LCD|u1|u1|Mux1~92_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~95_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~95 .lut_mask = 16'hFE0E;
defparam \LCD|LCD|u1|u1|Mux1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~86 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~86_combout  = (\LCD|LCD|u1|u1|Mux1~71_combout  & ((\COMMAND|config_state [1] & (\COMMAND|config_state [0])) # (!\COMMAND|config_state [1] & ((!\COMMAND|config_state [2])))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [1]),
	.datac(\COMMAND|config_state [2]),
	.datad(\LCD|LCD|u1|u1|Mux1~71_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~86_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~86 .lut_mask = 16'h8B00;
defparam \LCD|LCD|u1|u1|Mux1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N4
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~85 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~85_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|LCD_state.0000~1_combout  & (\LCD|LCD_state~1_combout  & \LCD|Line21[3]~4_combout )))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|LCD_state.0000~1_combout ),
	.datac(\LCD|LCD_state~1_combout ),
	.datad(\LCD|Line21[3]~4_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~85_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~85 .lut_mask = 16'h8000;
defparam \LCD|LCD|u1|u1|Mux1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N16
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~87 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~87_combout  = \LCD|LCD|u1|CHAR_COUNT [0] $ (\LCD|LCD|u1|CHAR_COUNT [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~87_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~87 .lut_mask = 16'h0FF0;
defparam \LCD|LCD|u1|u1|Mux1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~88 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~88_combout  = (\LCD|LCD|u1|u1|Mux1~87_combout  & (((\LCD|Line114[6]~0_combout )))) # (!\LCD|LCD|u1|u1|Mux1~87_combout  & ((\LCD|LCD|u1|u1|Mux1~86_combout ) # ((\LCD|LCD|u1|u1|Mux1~85_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~86_combout ),
	.datab(\LCD|Line114[6]~0_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~85_combout ),
	.datad(\LCD|LCD|u1|u1|Mux1~87_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~88_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~88 .lut_mask = 16'hCCFA;
defparam \LCD|LCD|u1|u1|Mux1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~126 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~126_combout  = (\COMMAND|config_state [2] & (((!\COMMAND|config_state [1])) # (!\COMMAND|config_state [0]))) # (!\COMMAND|config_state [2] & (!\LCD|config_done~combout  & ((\COMMAND|config_state [0]) # (\COMMAND|config_state [1]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\LCD|config_done~combout ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~126_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~126 .lut_mask = 16'h47CE;
defparam \LCD|LCD|u1|u1|Mux1~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N0
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~77 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~77_combout  = (\LCD|LCD|u1|CHAR_COUNT [0]) # ((!\LCD|LCD|u1|CHAR_COUNT [1] & \LCD|LCD|u1|u1|Mux1~126_combout ))

	.dataa(gnd),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|LCD|u1|u1|Mux1~126_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~77_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~77 .lut_mask = 16'hCFCC;
defparam \LCD|LCD|u1|u1|Mux1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~79 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~79_combout  = (!\COMMAND|config_state [0] & (\COMMAND|config_state [2] & (\LCD|LCD|u1|CHAR_COUNT [1] & !\COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~79_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~79 .lut_mask = 16'h0040;
defparam \LCD|LCD|u1|u1|Mux1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N2
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~78 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~78_combout  = (\COMMAND|config_state [1] & ((\COMMAND|config_state [0] $ (!\LCD|LCD|u1|CHAR_COUNT [1])) # (!\COMMAND|config_state [2]))) # (!\COMMAND|config_state [1] & ((\COMMAND|config_state [0]) # (\COMMAND|config_state [2] $ 
// (\LCD|LCD|u1|CHAR_COUNT [1]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~78_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~78 .lut_mask = 16'hB7BE;
defparam \LCD|LCD|u1|u1|Mux1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~80 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~80_combout  = (!\mode_switch~input_o  & ((\LCD|LCD|u1|u1|Mux1~77_combout  & (!\LCD|LCD|u1|u1|Mux1~79_combout  & \LCD|LCD|u1|u1|Mux1~78_combout )) # (!\LCD|LCD|u1|u1|Mux1~77_combout  & ((\LCD|LCD|u1|u1|Mux1~78_combout ) # 
// (!\LCD|LCD|u1|u1|Mux1~79_combout )))))

	.dataa(\LCD|LCD|u1|u1|Mux1~77_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~79_combout ),
	.datac(\mode_switch~input_o ),
	.datad(\LCD|LCD|u1|u1|Mux1~78_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~80_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~80 .lut_mask = 16'h0701;
defparam \LCD|LCD|u1|u1|Mux1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N30
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~83 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~83_combout  = ((!\LCD|LCD|u1|CHAR_COUNT [1] & (!\LCD|LCD|u1|CHAR_COUNT [0] & \mode_switch~input_o ))) # (!\LCD|Line11[5]~2_combout )

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\mode_switch~input_o ),
	.datad(\LCD|Line11[5]~2_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~83_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~83 .lut_mask = 16'h10FF;
defparam \LCD|LCD|u1|u1|Mux1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N8
cycloneive_lcell_comb \LCD|Line15[6]~0 (
// Equation(s):
// \LCD|Line15[6]~0_combout  = (!\mode_switch~input_o  & ((\COMMAND|config_state [0]) # ((!\COMMAND|config_state [1]) # (!\COMMAND|config_state [2]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|Line15[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line15[6]~0 .lut_mask = 16'h0B0F;
defparam \LCD|Line15[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~81 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~81_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|LCD|u1|CHAR_COUNT [0])) # (!\LCD|LCD|u1|CHAR_COUNT [1] & ((\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|Line16[6]~1_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|Line15[6]~0_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\LCD|Line15[6]~0_combout ),
	.datad(\LCD|Line16[6]~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~81_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~81 .lut_mask = 16'hDC98;
defparam \LCD|LCD|u1|u1|Mux1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N12
cycloneive_lcell_comb \LCD|Line17[6]~5 (
// Equation(s):
// \LCD|Line17[6]~5_combout  = (\COMMAND|config_state [0] & ((\COMMAND|config_state [1]))) # (!\COMMAND|config_state [0] & (!\LCD|config_done~combout  & !\COMMAND|config_state [1]))

	.dataa(\COMMAND|config_state [0]),
	.datab(gnd),
	.datac(\LCD|config_done~combout ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|Line17[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line17[6]~5 .lut_mask = 16'hAA05;
defparam \LCD|Line17[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N6
cycloneive_lcell_comb \LCD|Line17[6]~10 (
// Equation(s):
// \LCD|Line17[6]~10_combout  = (!\mode_switch~input_o  & ((\COMMAND|config_state [2]) # (\LCD|Line17[6]~5_combout )))

	.dataa(gnd),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(\LCD|Line17[6]~5_combout ),
	.cin(gnd),
	.combout(\LCD|Line17[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line17[6]~10 .lut_mask = 16'h0F0C;
defparam \LCD|Line17[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~82 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~82_combout  = (\LCD|LCD|u1|u1|Mux1~81_combout  & (((!\LCD|LCD|u1|CHAR_COUNT [1])) # (!\LCD|Line11[5]~2_combout ))) # (!\LCD|LCD|u1|u1|Mux1~81_combout  & (((\LCD|LCD|u1|CHAR_COUNT [1] & \LCD|Line17[6]~10_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~81_combout ),
	.datab(\LCD|Line11[5]~2_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|Line17[6]~10_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~82_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~82 .lut_mask = 16'h7A2A;
defparam \LCD|LCD|u1|u1|Mux1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~84 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~84_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|CHAR_COUNT [3]) # ((\LCD|LCD|u1|u1|Mux1~82_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & (!\LCD|LCD|u1|CHAR_COUNT [3] & (\LCD|LCD|u1|u1|Mux1~83_combout )))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datac(\LCD|LCD|u1|u1|Mux1~83_combout ),
	.datad(\LCD|LCD|u1|u1|Mux1~82_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~84_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~84 .lut_mask = 16'hBA98;
defparam \LCD|LCD|u1|u1|Mux1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N10
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~89 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~89_combout  = (\LCD|LCD|u1|CHAR_COUNT [3] & ((\LCD|LCD|u1|u1|Mux1~84_combout  & (\LCD|LCD|u1|u1|Mux1~88_combout )) # (!\LCD|LCD|u1|u1|Mux1~84_combout  & ((\LCD|LCD|u1|u1|Mux1~80_combout ))))) # (!\LCD|LCD|u1|CHAR_COUNT [3] & 
// (((\LCD|LCD|u1|u1|Mux1~84_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~88_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datac(\LCD|LCD|u1|u1|Mux1~80_combout ),
	.datad(\LCD|LCD|u1|u1|Mux1~84_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~89_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~89 .lut_mask = 16'hBBC0;
defparam \LCD|LCD|u1|u1|Mux1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N4
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~96 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~96_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & (\LCD|LCD|u1|u1|Mux1~95_combout  & (!\LCD|LCD|u1|CHAR_COUNT [3]))) # (!\LCD|LCD|u1|CHAR_COUNT [4] & (((\LCD|LCD|u1|u1|Mux1~89_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~95_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datad(\LCD|LCD|u1|u1|Mux1~89_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~96_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~96 .lut_mask = 16'h3B08;
defparam \LCD|LCD|u1|u1|Mux1~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N4
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~97 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~97_combout  = (!\LCD|LCD|u1|CHAR_COUNT [0] & !\LCD|Line17[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|Line17[5]~8_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~97_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~97 .lut_mask = 16'h000F;
defparam \LCD|LCD|u1|u1|Mux1~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~130 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~130_combout  = (\COMMAND|config_state [0] & (((!\mode_switch~input_o )))) # (!\COMMAND|config_state [0] & (\LCD|LCD_state~1_combout  & (!\COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [0]),
	.datab(\LCD|LCD_state~1_combout ),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~130_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~130 .lut_mask = 16'h04AE;
defparam \LCD|LCD|u1|u1|Mux1~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N8
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~123 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~123_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (((!\LCD|Line17[5]~8_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (!\COMMAND|config_state [2] & (\LCD|LCD|u1|u1|Mux1~130_combout )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\LCD|LCD|u1|u1|Mux1~130_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|Line17[5]~8_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~123_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~123 .lut_mask = 16'h04F4;
defparam \LCD|LCD|u1|u1|Mux1~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~15 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~15_combout  = (\COMMAND|config_state [2] & (\COMMAND|config_state [1])) # (!\COMMAND|config_state [2] & ((!\COMMAND|config_state [0])))

	.dataa(\COMMAND|config_state [2]),
	.datab(gnd),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~15 .lut_mask = 16'hA0F5;
defparam \LCD|LCD|u1|u1|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~16 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~16_combout  = (\COMMAND|config_state [0] & (\COMMAND|config_state [2] $ (((\COMMAND|config_state [1]))))) # (!\COMMAND|config_state [0] & (!\COMMAND|config_state [2] & (\LCD|config_done~combout  & !\COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\LCD|config_done~combout ),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~16 .lut_mask = 16'h5A04;
defparam \LCD|LCD|u1|u1|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~131 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~131_combout  = (!\mode_switch~input_o  & ((\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|LCD|u1|u1|Mux1~16_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|LCD|u1|u1|Mux1~15_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~15_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~16_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~131_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~131 .lut_mask = 16'h00CA;
defparam \LCD|LCD|u1|u1|Mux1~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~133 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~133_combout  = (\COMMAND|config_state [2] & ((\COMMAND|config_state [1] $ (\COMMAND|config_state [0])))) # (!\COMMAND|config_state [2] & ((\COMMAND|config_state [0]) # ((\LCD|config_done~combout  & !\COMMAND|config_state [1]))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\LCD|config_done~combout ),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~133_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~133 .lut_mask = 16'h5FA4;
defparam \LCD|LCD|u1|u1|Mux1~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N30
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~134 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~134_combout  = (\LCD|LCD|u1|u1|Mux1~133_combout  & (!\mode_switch~input_o  & (\COMMAND|config_state [0] $ (!\LCD|LCD|u1|CHAR_COUNT [0]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\LCD|LCD|u1|u1|Mux1~133_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~134_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~134 .lut_mask = 16'h0084;
defparam \LCD|LCD|u1|u1|Mux1~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~10 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~10_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (((\LCD|LCD|u1|CHAR_COUNT [1])))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|LCD|u1|u1|Mux1~131_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [1] & 
// ((\LCD|LCD|u1|u1|Mux1~134_combout )))))

	.dataa(\LCD|LCD|u1|u1|Mux1~131_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datac(\LCD|LCD|u1|u1|Mux1~134_combout ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~10 .lut_mask = 16'hEE30;
defparam \LCD|LCD|u1|u1|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N12
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~11 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~11_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|u1|Mux6~10_combout  & (\LCD|LCD|u1|u1|Mux1~97_combout )) # (!\LCD|LCD|u1|u1|Mux6~10_combout  & ((\LCD|LCD|u1|u1|Mux1~123_combout ))))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & 
// (((\LCD|LCD|u1|u1|Mux6~10_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\LCD|LCD|u1|u1|Mux1~97_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~123_combout ),
	.datad(\LCD|LCD|u1|u1|Mux6~10_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~11 .lut_mask = 16'hDDA0;
defparam \LCD|LCD|u1|u1|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~122 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~122_combout  = (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|LCD|u1|u1|Mux1~132_combout ) # (!\LCD|Line23[0]~0_combout )))

	.dataa(gnd),
	.datab(\LCD|Line23[0]~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~132_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~122_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~122 .lut_mask = 16'h0F03;
defparam \LCD|LCD|u1|u1|Mux1~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N12
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~4 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~4_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & ((\COMMAND|DISPLAY4|display|Equal0~1_combout ) # (!\LCD|Line17[5]~8_combout )))

	.dataa(gnd),
	.datab(\LCD|Line17[5]~8_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\COMMAND|DISPLAY4|display|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~4 .lut_mask = 16'hF030;
defparam \LCD|LCD|u1|u1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~5 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~5_combout  = (!\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|u1|Mux1~122_combout ) # (\LCD|LCD|u1|u1|Mux6~4_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|LCD|u1|u1|Mux1~122_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datad(\LCD|LCD|u1|u1|Mux6~4_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~5 .lut_mask = 16'h5040;
defparam \LCD|LCD|u1|u1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~6 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~6_combout  = (\COMMAND|config_state [2] & (((!\COMMAND|config_state [1] & !\mode_switch~input_o )))) # (!\COMMAND|config_state [2] & ((\COMMAND|config_state [1] & ((!\mode_switch~input_o ))) # (!\COMMAND|config_state [1] & 
// (!\COMMAND|config_state [0]))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~6 .lut_mask = 16'h015B;
defparam \LCD|LCD|u1|u1|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~13 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~13_combout  = (\COMMAND|config_state [0] & (((\COMMAND|config_state [1] & !\COMMAND|config_state [2])))) # (!\COMMAND|config_state [0] & ((\COMMAND|config_state [2]) # ((\LCD|LCD_state~0_combout  & !\COMMAND|config_state [1]))))

	.dataa(\LCD|LCD_state~0_combout ),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~13 .lut_mask = 16'h33C2;
defparam \LCD|LCD|u1|u1|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~7 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~7_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (((!\LCD|Line17[5]~8_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|LCD|u1|u1|Mux6~6_combout  & ((\LCD|LCD|u1|u1|Mux6~13_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|LCD|u1|u1|Mux6~6_combout ),
	.datac(\LCD|Line17[5]~8_combout ),
	.datad(\LCD|LCD|u1|u1|Mux6~13_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~7 .lut_mask = 16'h4E0A;
defparam \LCD|LCD|u1|u1|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N16
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~8 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~8_combout  = (!\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|LCD|u1|u1|Mux6~7_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|Line11[3]~1_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\LCD|Line11[3]~1_combout ),
	.datad(\LCD|LCD|u1|u1|Mux6~7_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~8 .lut_mask = 16'h5410;
defparam \LCD|LCD|u1|u1|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~116 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~116_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|Line110[3]~1_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (!\LCD|Line13[4]~0_combout ))

	.dataa(gnd),
	.datab(\LCD|Line13[4]~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|Line110[3]~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~116_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~116 .lut_mask = 16'hF303;
defparam \LCD|LCD|u1|u1|Mux1~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~120 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~120_combout  = (!\COMMAND|config_state [0] & ((\COMMAND|config_state [1]) # ((!\LCD|config_done~combout  & !\COMMAND|config_state [2]))))

	.dataa(\LCD|config_done~combout ),
	.datab(\COMMAND|config_state [1]),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~120_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~120 .lut_mask = 16'h00CD;
defparam \LCD|LCD|u1|u1|Mux1~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~121 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~121_combout  = (!\mode_switch~input_o  & ((\LCD|LCD|u1|u1|Mux1~75_combout ) # ((\LCD|LCD|u1|u1|Mux1~120_combout  & \LCD|LCD|u1|CHAR_COUNT [0]))))

	.dataa(\LCD|LCD|u1|u1|Mux1~75_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~120_combout ),
	.datac(\mode_switch~input_o ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~121_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~121 .lut_mask = 16'h0E0A;
defparam \LCD|LCD|u1|u1|Mux1~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N30
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~129 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~129_combout  = (\COMMAND|config_state [2]) # ((\COMMAND|config_state [0]) # ((!\COMMAND|config_state [1] & !\mode_switch~input_o )))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~129_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~129 .lut_mask = 16'hFFCD;
defparam \LCD|LCD|u1|u1|Mux1~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~118 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~118_combout  = (\COMMAND|config_state [1] & (!\mode_switch~input_o  & ((\COMMAND|config_state [0]) # (!\COMMAND|config_state [2])))) # (!\COMMAND|config_state [1] & ((\COMMAND|config_state [2] & (!\mode_switch~input_o )) # 
// (!\COMMAND|config_state [2] & ((!\COMMAND|config_state [0])))))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~118_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~118 .lut_mask = 16'h0E17;
defparam \LCD|LCD|u1|u1|Mux1~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N4
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~119 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~119_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|LCD|u1|u1|Mux1~129_combout  & (\LCD|LCD|u1|u1|Mux1~118_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|Line16[6]~1_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~129_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datac(\LCD|LCD|u1|u1|Mux1~118_combout ),
	.datad(\LCD|Line16[6]~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~119_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~119 .lut_mask = 16'hB380;
defparam \LCD|LCD|u1|u1|Mux1~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~117 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~117_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (!\mode_switch~input_o  & (!\LCD|LCD_state.0000~0_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (\COMMAND|DISPLAY4|display|Equal0~3_combout  & ((\mode_switch~input_o ) # 
// (\LCD|LCD_state.0000~0_combout ))))

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|LCD_state.0000~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\COMMAND|DISPLAY4|display|Equal0~3_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~117_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~117 .lut_mask = 16'h1E10;
defparam \LCD|LCD|u1|u1|Mux1~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~2 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~2_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (((\LCD|LCD|u1|CHAR_COUNT [2]) # (\LCD|LCD|u1|u1|Mux1~117_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|LCD|u1|u1|Mux1~119_combout  & (!\LCD|LCD|u1|CHAR_COUNT [2])))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|LCD|u1|u1|Mux1~119_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datad(\LCD|LCD|u1|u1|Mux1~117_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~2 .lut_mask = 16'hAEA4;
defparam \LCD|LCD|u1|u1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N8
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~3 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~3_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|u1|Mux6~2_combout  & ((\LCD|LCD|u1|u1|Mux1~121_combout ))) # (!\LCD|LCD|u1|u1|Mux6~2_combout  & (\LCD|LCD|u1|u1|Mux1~116_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & 
// (((\LCD|LCD|u1|u1|Mux6~2_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~116_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~121_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datad(\LCD|LCD|u1|u1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~3 .lut_mask = 16'hCFA0;
defparam \LCD|LCD|u1|u1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N10
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~9 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~9_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & ((\LCD|LCD|u1|u1|Mux6~5_combout ) # ((\LCD|LCD|u1|u1|Mux6~8_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [4] & (((\LCD|LCD|u1|u1|Mux6~3_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux6~5_combout ),
	.datab(\LCD|LCD|u1|u1|Mux6~8_combout ),
	.datac(\LCD|LCD|u1|u1|Mux6~3_combout ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [4]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~9 .lut_mask = 16'hEEF0;
defparam \LCD|LCD|u1|u1|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux6~12 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux6~12_combout  = (\LCD|LCD|u1|CHAR_COUNT [3] & (\LCD|LCD|u1|u1|Mux6~11_combout  & (!\LCD|LCD|u1|CHAR_COUNT [4]))) # (!\LCD|LCD|u1|CHAR_COUNT [3] & (((\LCD|LCD|u1|u1|Mux6~9_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux6~11_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datad(\LCD|LCD|u1|u1|Mux6~9_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux6~12 .lut_mask = 16'h2F20;
defparam \LCD|LCD|u1|u1|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~114 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~114_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & ((\LCD|LCD|u1|CHAR_COUNT [0]) # (!\LCD|Line17[5]~8_combout )))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(gnd),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|Line17[5]~8_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~114_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~114 .lut_mask = 16'hA0F0;
defparam \LCD|LCD|u1|u1|Mux1~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~115 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~115_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|LCD|u1|u1|Mux1~114_combout  & ((\LCD|Line21[3]~5_combout ))) # (!\LCD|LCD|u1|u1|Mux1~114_combout  & (\LCD|Line114[6]~0_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & 
// (((\LCD|LCD|u1|u1|Mux1~114_combout ))))

	.dataa(\LCD|Line114[6]~0_combout ),
	.datab(\LCD|Line21[3]~5_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~114_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~115_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~115 .lut_mask = 16'hCFA0;
defparam \LCD|LCD|u1|u1|Mux1~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~99 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~99_combout  = (\COMMAND|config_state [2] & (((!\COMMAND|config_state [1])) # (!\COMMAND|config_state [0]))) # (!\COMMAND|config_state [2] & ((\COMMAND|config_state [1]) # ((!\COMMAND|config_state [0] & \LCD|config_done~combout ))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\LCD|config_done~combout ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~99_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~99 .lut_mask = 16'h77BA;
defparam \LCD|LCD|u1|u1|Mux1~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~100 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~100_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (((\LCD|Line13[4]~0_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & (!\mode_switch~input_o  & ((\LCD|LCD|u1|u1|Mux1~99_combout ))))

	.dataa(\mode_switch~input_o ),
	.datab(\LCD|Line13[4]~0_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~99_combout ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~100_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~100 .lut_mask = 16'hCC50;
defparam \LCD|LCD|u1|u1|Mux1~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~101 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~101_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (!\LCD|LCD|u1|u1|Mux1~100_combout  & (\LCD|LCD|u1|CHAR_COUNT [1]))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|LCD|u1|CHAR_COUNT [1] & ((!\LCD|Line19[4]~6_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT 
// [1] & (\LCD|LCD|u1|u1|Mux1~100_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(\LCD|LCD|u1|u1|Mux1~100_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|Line19[4]~6_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~101_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~101 .lut_mask = 16'h2474;
defparam \LCD|LCD|u1|u1|Mux1~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N8
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~110 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~110_combout  = (\COMMAND|config_state [0] & ((\LCD|LCD|u1|CHAR_COUNT [1]) # (!\COMMAND|config_state [1]))) # (!\COMMAND|config_state [0] & (\COMMAND|config_state [1]))

	.dataa(gnd),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\LCD|LCD|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~110_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~110 .lut_mask = 16'hFC3C;
defparam \LCD|LCD|u1|u1|Mux1~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N10
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~111 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~111_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & ((\LCD|LCD|u1|u1|Mux1~110_combout  & (!\mode_switch~input_o )) # (!\LCD|LCD|u1|u1|Mux1~110_combout  & ((\LCD|LCD_state~1_combout ))))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & 
// (((\LCD|LCD|u1|u1|Mux1~110_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\mode_switch~input_o ),
	.datac(\LCD|LCD_state~1_combout ),
	.datad(\LCD|LCD|u1|u1|Mux1~110_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~111_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~111 .lut_mask = 16'h77A0;
defparam \LCD|LCD|u1|u1|Mux1~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N0
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~112 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~112_combout  = (\COMMAND|config_state [2] & (\LCD|Line15[6]~1_combout  & (\LCD|LCD|u1|CHAR_COUNT [1]))) # (!\COMMAND|config_state [2] & (((\LCD|LCD|u1|u1|Mux1~111_combout ))))

	.dataa(\LCD|Line15[6]~1_combout ),
	.datab(\COMMAND|config_state [2]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|LCD|u1|u1|Mux1~111_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~112_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~112 .lut_mask = 16'hB380;
defparam \LCD|LCD|u1|u1|Mux1~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~108 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~108_combout  = (\COMMAND|config_state [1] & ((\COMMAND|config_state [0]))) # (!\COMMAND|config_state [1] & (\LCD|config_done~combout  & !\COMMAND|config_state [0]))

	.dataa(\LCD|config_done~combout ),
	.datab(\COMMAND|config_state [1]),
	.datac(gnd),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~108_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~108 .lut_mask = 16'hCC22;
defparam \LCD|LCD|u1|u1|Mux1~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N0
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~109 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~109_combout  = (!\mode_switch~input_o  & ((\COMMAND|config_state [2] & (\COMMAND|config_state [1])) # (!\COMMAND|config_state [2] & ((!\LCD|LCD|u1|u1|Mux1~108_combout )))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\LCD|LCD|u1|u1|Mux1~108_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~109_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~109 .lut_mask = 16'h080D;
defparam \LCD|LCD|u1|u1|Mux1~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N4
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~113 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~113_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & ((\LCD|LCD|u1|u1|Mux1~112_combout ) # ((!\LCD|LCD|u1|u1|Mux1~109_combout  & !\LCD|LCD|u1|CHAR_COUNT [1])))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|LCD|u1|u1|Mux1~109_combout  & 
// \LCD|LCD|u1|CHAR_COUNT [1]))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datab(\LCD|LCD|u1|u1|Mux1~112_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~109_combout ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~113_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~113 .lut_mask = 16'hD88A;
defparam \LCD|LCD|u1|u1|Mux1~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~104 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~104_combout  = (!\COMMAND|config_state [2] & (!\mode_switch~input_o  & (\COMMAND|config_state [0] $ (\COMMAND|config_state [1]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~104_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~104 .lut_mask = 16'h0012;
defparam \LCD|LCD|u1|u1|Mux1~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~103 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~103_combout  = (!\mode_switch~input_o  & ((\COMMAND|config_state [0]) # (\COMMAND|config_state [2] $ (!\COMMAND|config_state [1]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~103_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~103 .lut_mask = 16'h00EB;
defparam \LCD|LCD|u1|u1|Mux1~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N12
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~105 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~105_combout  = (\LCD|LCD|u1|CHAR_COUNT [1] & (((\LCD|LCD|u1|u1|Mux1~103_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|LCD|u1|u1|Mux1~104_combout  & (\LCD|LCD_state.0000~0_combout )))

	.dataa(\LCD|LCD|u1|u1|Mux1~104_combout ),
	.datab(\LCD|LCD_state.0000~0_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|LCD|u1|u1|Mux1~103_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~105_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~105 .lut_mask = 16'hF808;
defparam \LCD|LCD|u1|u1|Mux1~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~102 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~102_combout  = (\COMMAND|config_state [2] & (!\mode_switch~input_o  & ((!\COMMAND|config_state [1]) # (!\COMMAND|config_state [0]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~102_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~102 .lut_mask = 16'h004C;
defparam \LCD|LCD|u1|u1|Mux1~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N30
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~106 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~106_combout  = (\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|LCD|u1|u1|Mux1~105_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (((\LCD|LCD|u1|CHAR_COUNT [1] & \LCD|LCD|u1|u1|Mux1~102_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux1~105_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~102_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~106_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~106 .lut_mask = 16'hACA0;
defparam \LCD|LCD|u1|u1|Mux1~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~107 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~107_combout  = (\LCD|LCD|u1|u1|Mux1~106_combout ) # ((!\LCD|LCD|u1|CHAR_COUNT [1] & (\LCD|Line11[3]~1_combout  & !\LCD|LCD|u1|CHAR_COUNT [0])))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datab(\LCD|Line11[3]~1_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~106_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~107_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~107 .lut_mask = 16'hFF04;
defparam \LCD|LCD|u1|u1|Mux1~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N24
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux5~4 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux5~4_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (((\LCD|LCD|u1|CHAR_COUNT [3]) # (\LCD|LCD|u1|u1|Mux1~107_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & (\LCD|LCD|u1|u1|Mux1~113_combout  & (!\LCD|LCD|u1|CHAR_COUNT [3])))

	.dataa(\LCD|LCD|u1|u1|Mux1~113_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datad(\LCD|LCD|u1|u1|Mux1~107_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux5~4 .lut_mask = 16'hCEC2;
defparam \LCD|LCD|u1|u1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N22
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux5~5 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux5~5_combout  = (\LCD|LCD|u1|CHAR_COUNT [3] & ((\LCD|LCD|u1|u1|Mux5~4_combout  & (\LCD|LCD|u1|u1|Mux1~115_combout )) # (!\LCD|LCD|u1|u1|Mux5~4_combout  & ((\LCD|LCD|u1|u1|Mux1~101_combout ))))) # (!\LCD|LCD|u1|CHAR_COUNT [3] & 
// (((\LCD|LCD|u1|u1|Mux5~4_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datab(\LCD|LCD|u1|u1|Mux1~115_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~101_combout ),
	.datad(\LCD|LCD|u1|u1|Mux5~4_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux5~5 .lut_mask = 16'hDDA0;
defparam \LCD|LCD|u1|u1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux5~0 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux5~0_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|u1|Mux4~13_combout ) # ((!\LCD|LCD|u1|CHAR_COUNT [1] & \LCD|LCD|u1|u1|Mux1~97_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datac(\LCD|LCD|u1|u1|Mux1~97_combout ),
	.datad(\LCD|LCD|u1|u1|Mux4~13_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux5~0 .lut_mask = 16'hAA20;
defparam \LCD|LCD|u1|u1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N0
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux1~98 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux1~98_combout  = (!\LCD|LCD|u1|CHAR_COUNT [1] & \LCD|LCD|u1|CHAR_COUNT [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux1~98_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux1~98 .lut_mask = 16'h0F00;
defparam \LCD|LCD|u1|u1|Mux1~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N12
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux5~1 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux5~1_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (((\LCD|LCD|u1|u1|Mux1~132_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & ((\mode_switch~input_o ) # ((\LCD|Line21[6]~2_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\mode_switch~input_o ),
	.datac(\LCD|LCD|u1|u1|Mux1~132_combout ),
	.datad(\LCD|Line21[6]~2_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux5~1 .lut_mask = 16'hF5E4;
defparam \LCD|LCD|u1|u1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux5~2 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux5~2_combout  = (\LCD|LCD|u1|u1|Mux1~98_combout  & (((\LCD|LCD|u1|u1|Mux5~1_combout )))) # (!\LCD|LCD|u1|u1|Mux1~98_combout  & (\LCD|Line21[3]~5_combout  & (!\LCD|LCD|u1|CHAR_COUNT [2])))

	.dataa(\LCD|Line21[3]~5_combout ),
	.datab(\LCD|LCD|u1|u1|Mux1~98_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datad(\LCD|LCD|u1|u1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux5~2 .lut_mask = 16'hCE02;
defparam \LCD|LCD|u1|u1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N28
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux5~3 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux5~3_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & (!\LCD|LCD|u1|CHAR_COUNT [3] & ((\LCD|LCD|u1|u1|Mux5~0_combout ) # (\LCD|LCD|u1|u1|Mux5~2_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datac(\LCD|LCD|u1|u1|Mux5~0_combout ),
	.datad(\LCD|LCD|u1|u1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux5~3 .lut_mask = 16'h2220;
defparam \LCD|LCD|u1|u1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N0
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux5~6 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux5~6_combout  = (\LCD|LCD|u1|u1|Mux5~3_combout ) # ((!\LCD|LCD|u1|CHAR_COUNT [4] & \LCD|LCD|u1|u1|Mux5~5_combout ))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datab(gnd),
	.datac(\LCD|LCD|u1|u1|Mux5~5_combout ),
	.datad(\LCD|LCD|u1|u1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux5~6 .lut_mask = 16'hFF50;
defparam \LCD|LCD|u1|u1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N16
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~4 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~4_combout  = ((\COMMAND|config_state [2] & ((\COMMAND|config_state [0]) # (\COMMAND|config_state [1]))) # (!\COMMAND|config_state [2] & ((!\COMMAND|config_state [1]) # (!\COMMAND|config_state [0])))) # (!\LCD|LCD_state.0000~1_combout )

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\LCD|LCD_state.0000~1_combout ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~4 .lut_mask = 16'hBFDF;
defparam \LCD|LCD|u1|u1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N10
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~5 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~5_combout  = (\mode_switch~input_o  & (((\LCD|LCD|u1|CHAR_COUNT [4])))) # (!\mode_switch~input_o  & ((\LCD|LCD|u1|CHAR_COUNT [4] & ((\LCD|LCD|u1|u1|Mux2~4_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [4] & (\LCD|Line11[5]~2_combout ))))

	.dataa(\LCD|Line11[5]~2_combout ),
	.datab(\mode_switch~input_o ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datad(\LCD|LCD|u1|u1|Mux2~4_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~5 .lut_mask = 16'hF2C2;
defparam \LCD|LCD|u1|u1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N14
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~13 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~13_combout  = (\LCD|LCD|u1|u1|Mux2~5_combout  & ((\LCD|LCD|u1|CHAR_COUNT [1] $ (\LCD|LCD|u1|CHAR_COUNT [0])) # (!\LCD|LCD|u1|u1|Mux1~90_combout ))) # (!\LCD|LCD|u1|u1|Mux2~5_combout  & (!\LCD|LCD|u1|u1|Mux1~90_combout  & 
// (\LCD|LCD|u1|CHAR_COUNT [1] $ (!\LCD|LCD|u1|CHAR_COUNT [0]))))

	.dataa(\LCD|LCD|u1|u1|Mux2~5_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux1~90_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~13 .lut_mask = 16'h28EB;
defparam \LCD|LCD|u1|u1|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N26
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~9 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~9_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (((!\LCD|LCD|u1|u1|Mux2~2_combout ) # (!\LCD|LCD_state.0000~1_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [2] & (\LCD|LCD|u1|u1|Mux2~13_combout ))

	.dataa(\LCD|LCD|u1|u1|Mux2~13_combout ),
	.datab(\LCD|LCD_state.0000~1_combout ),
	.datac(\LCD|LCD|u1|u1|Mux2~2_combout ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~9 .lut_mask = 16'h3FAA;
defparam \LCD|LCD|u1|u1|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N4
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~6 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~6_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & (!\LCD|LCD|u1|CHAR_COUNT [1])) # (!\LCD|LCD|u1|CHAR_COUNT [2] & ((\LCD|LCD|u1|CHAR_COUNT [1]) # ((\LCD|LCD|u1|CHAR_COUNT [0]) # (\LCD|LCD|u1|u1|Mux2~5_combout ))))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [0]),
	.datad(\LCD|LCD|u1|u1|Mux2~5_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~6 .lut_mask = 16'h7776;
defparam \LCD|LCD|u1|u1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N30
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~3 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~3_combout  = (!\COMMAND|DISPLAY4|display|Equal0~2_combout  & \LCD|Line17[5]~8_combout )

	.dataa(gnd),
	.datab(\COMMAND|DISPLAY4|display|Equal0~2_combout ),
	.datac(\LCD|Line17[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~3 .lut_mask = 16'h3030;
defparam \LCD|LCD|u1|u1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N28
cycloneive_lcell_comb \COMMAND|DISPLAY4|display|io_seven[5]~6 (
// Equation(s):
// \COMMAND|DISPLAY4|display|io_seven[5]~6_combout  = (!\COMMAND|config_state [2] & (\COMMAND|config_state [0] & (!\mode_switch~input_o  & !\COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY4|display|io_seven[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY4|display|io_seven[5]~6 .lut_mask = 16'h0004;
defparam \COMMAND|DISPLAY4|display|io_seven[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N6
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~7 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~7_combout  = (\LCD|LCD_state.0000~1_combout  & ((\LCD|LCD|u1|CHAR_COUNT [0] & ((!\COMMAND|DISPLAY4|display|io_seven[5]~6_combout ))) # (!\LCD|LCD|u1|CHAR_COUNT [0] & (\LCD|LCD|u1|u1|Mux2~3_combout )))) # (!\LCD|LCD_state.0000~1_combout 
//  & (((\LCD|LCD|u1|CHAR_COUNT [0]))))

	.dataa(\LCD|LCD|u1|u1|Mux2~3_combout ),
	.datab(\COMMAND|DISPLAY4|display|io_seven[5]~6_combout ),
	.datac(\LCD|LCD_state.0000~1_combout ),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~7 .lut_mask = 16'h3FA0;
defparam \LCD|LCD|u1|u1|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N0
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~8 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~8_combout  = (\LCD|LCD|u1|CHAR_COUNT [2] & \LCD|LCD|u1|u1|Mux2~7_combout )

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD|LCD|u1|u1|Mux2~7_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~8 .lut_mask = 16'hAA00;
defparam \LCD|LCD|u1|u1|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N12
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~10 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~10_combout  = (\LCD|LCD|u1|CHAR_COUNT [4] & (\LCD|LCD|u1|u1|Mux2~9_combout )) # (!\LCD|LCD|u1|CHAR_COUNT [4] & (((\LCD|LCD|u1|u1|Mux2~6_combout ) # (\LCD|LCD|u1|u1|Mux2~8_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux2~9_combout ),
	.datab(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datac(\LCD|LCD|u1|u1|Mux2~6_combout ),
	.datad(\LCD|LCD|u1|u1|Mux2~8_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~10 .lut_mask = 16'hBBB8;
defparam \LCD|LCD|u1|u1|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N18
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~11 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~11_combout  = (\LCD|LCD|u1|CHAR_COUNT [2]) # (((\LCD|LCD|u1|CHAR_COUNT [4]) # (\LCD|LCD|u1|CHAR_COUNT [0])) # (!\LCD|LCD|u1|CHAR_COUNT [1]))

	.dataa(\LCD|LCD|u1|CHAR_COUNT [2]),
	.datab(\LCD|LCD|u1|CHAR_COUNT [1]),
	.datac(\LCD|LCD|u1|CHAR_COUNT [4]),
	.datad(\LCD|LCD|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~11 .lut_mask = 16'hFFFB;
defparam \LCD|LCD|u1|u1|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N20
cycloneive_lcell_comb \LCD|LCD|u1|u1|Mux2~12 (
// Equation(s):
// \LCD|LCD|u1|u1|Mux2~12_combout  = (\LCD|LCD|u1|CHAR_COUNT [3] & ((\LCD|Line111[5]~0_combout ) # ((\LCD|LCD|u1|u1|Mux2~11_combout )))) # (!\LCD|LCD|u1|CHAR_COUNT [3] & (((\LCD|LCD|u1|u1|Mux2~10_combout ))))

	.dataa(\LCD|Line111[5]~0_combout ),
	.datab(\LCD|LCD|u1|u1|Mux2~10_combout ),
	.datac(\LCD|LCD|u1|CHAR_COUNT [3]),
	.datad(\LCD|LCD|u1|u1|Mux2~11_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|u1|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|u1|Mux2~12 .lut_mask = 16'hFCAC;
defparam \LCD|LCD|u1|u1|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N10
cycloneive_lcell_comb \LCD|LCD|u1|DATA_BUS_VALUE~0 (
// Equation(s):
// \LCD|LCD|u1|DATA_BUS_VALUE~0_combout  = (!\LCD|LCD|u1|u1|Mux2~12_combout  & ((\LCD|LCD|u1|u1|Mux6~12_combout ) # (\LCD|LCD|u1|u1|Mux5~6_combout )))

	.dataa(\LCD|LCD|u1|u1|Mux6~12_combout ),
	.datab(\LCD|LCD|u1|u1|Mux5~6_combout ),
	.datac(\LCD|LCD|u1|u1|Mux2~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|LCD|u1|DATA_BUS_VALUE~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|DATA_BUS_VALUE~0 .lut_mask = 16'h0E0E;
defparam \LCD|LCD|u1|DATA_BUS_VALUE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N20
cycloneive_lcell_comb \LCD|LCD|u1|DATA_BUS_VALUE~1 (
// Equation(s):
// \LCD|LCD|u1|DATA_BUS_VALUE~1_combout  = (!\LCD|LCD|u1|u1|Mux3~22_combout  & (\LCD|LCD|u1|u1|Mux4~18_combout  & (!\LCD|LCD|u1|u1|Mux1~96_combout  & \LCD|LCD|u1|DATA_BUS_VALUE~0_combout )))

	.dataa(\LCD|LCD|u1|u1|Mux3~22_combout ),
	.datab(\LCD|LCD|u1|u1|Mux4~18_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~96_combout ),
	.datad(\LCD|LCD|u1|DATA_BUS_VALUE~0_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|DATA_BUS_VALUE~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|DATA_BUS_VALUE~1 .lut_mask = 16'h0400;
defparam \LCD|LCD|u1|DATA_BUS_VALUE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N0
cycloneive_lcell_comb \LCD|LCD|u1|Selector9~1 (
// Equation(s):
// \LCD|LCD|u1|Selector9~1_combout  = (\LCD|LCD|u1|Selector9~0_combout ) # ((\LCD|LCD|u1|state.Print_String~q  & (\LCD|LCD|u1|u1|Mux7~9_combout  $ (\LCD|LCD|u1|DATA_BUS_VALUE~1_combout ))))

	.dataa(\LCD|LCD|u1|Selector9~0_combout ),
	.datab(\LCD|LCD|u1|state.Print_String~q ),
	.datac(\LCD|LCD|u1|u1|Mux7~9_combout ),
	.datad(\LCD|LCD|u1|DATA_BUS_VALUE~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector9~1 .lut_mask = 16'hAEEA;
defparam \LCD|LCD|u1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N1
dffeas \LCD|LCD|u1|DATA_BUS_VALUE[0] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|DATA_BUS_VALUE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|DATA_BUS_VALUE[0] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|DATA_BUS_VALUE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N22
cycloneive_lcell_comb \LCD|LCD|u1|Selector8~0 (
// Equation(s):
// \LCD|LCD|u1|Selector8~0_combout  = (\LCD|LCD|u1|state.Print_String~q  & (\LCD|LCD|u1|u1|Mux6~12_combout  $ (((!\LCD|LCD|u1|u1|Mux7~9_combout  & \LCD|LCD|u1|DATA_BUS_VALUE~1_combout )))))

	.dataa(\LCD|LCD|u1|u1|Mux6~12_combout ),
	.datab(\LCD|LCD|u1|state.Print_String~q ),
	.datac(\LCD|LCD|u1|u1|Mux7~9_combout ),
	.datad(\LCD|LCD|u1|DATA_BUS_VALUE~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector8~0 .lut_mask = 16'h8488;
defparam \LCD|LCD|u1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N4
cycloneive_lcell_comb \LCD|LCD|u1|Selector8~1 (
// Equation(s):
// \LCD|LCD|u1|Selector8~1_combout  = (\LCD|LCD|u1|Selector8~0_combout ) # ((\LCD|LCD|u1|state.MODE_SET~q ) # ((!\LCD|LCD|u1|LCD_RS~0_combout  & \LCD|LCD|u1|DATA_BUS_VALUE [1])))

	.dataa(\LCD|LCD|u1|LCD_RS~0_combout ),
	.datab(\LCD|LCD|u1|Selector8~0_combout ),
	.datac(\LCD|LCD|u1|DATA_BUS_VALUE [1]),
	.datad(\LCD|LCD|u1|state.MODE_SET~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector8~1 .lut_mask = 16'hFFDC;
defparam \LCD|LCD|u1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N5
dffeas \LCD|LCD|u1|DATA_BUS_VALUE[1] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|DATA_BUS_VALUE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|DATA_BUS_VALUE[1] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|DATA_BUS_VALUE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N16
cycloneive_lcell_comb \LCD|LCD|u1|Selector7~0 (
// Equation(s):
// \LCD|LCD|u1|Selector7~0_combout  = (\LCD|LCD|u1|state.DISPLAY_ON~q ) # ((\LCD|LCD|u1|DATA_BUS_VALUE [2] & ((\LCD|LCD|u1|state.HOLD~q ) # (\LCD|LCD|u1|state.DROP_LCD_E~q ))))

	.dataa(\LCD|LCD|u1|state.HOLD~q ),
	.datab(\LCD|LCD|u1|state.DISPLAY_ON~q ),
	.datac(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datad(\LCD|LCD|u1|DATA_BUS_VALUE [2]),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector7~0 .lut_mask = 16'hFECC;
defparam \LCD|LCD|u1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N24
cycloneive_lcell_comb \LCD|LCD|u1|Selector7~1 (
// Equation(s):
// \LCD|LCD|u1|Selector7~1_combout  = \LCD|LCD|u1|u1|Mux5~6_combout  $ (((!\LCD|LCD|u1|u1|Mux6~12_combout  & (!\LCD|LCD|u1|u1|Mux7~9_combout  & \LCD|LCD|u1|DATA_BUS_VALUE~1_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux6~12_combout ),
	.datab(\LCD|LCD|u1|u1|Mux5~6_combout ),
	.datac(\LCD|LCD|u1|u1|Mux7~9_combout ),
	.datad(\LCD|LCD|u1|DATA_BUS_VALUE~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector7~1 .lut_mask = 16'hC9CC;
defparam \LCD|LCD|u1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N0
cycloneive_lcell_comb \LCD|LCD|u1|Selector7~2 (
// Equation(s):
// \LCD|LCD|u1|Selector7~2_combout  = (\LCD|LCD|u1|Selector7~0_combout ) # ((\LCD|LCD|u1|state.MODE_SET~q ) # ((\LCD|LCD|u1|state.Print_String~q  & \LCD|LCD|u1|Selector7~1_combout )))

	.dataa(\LCD|LCD|u1|state.Print_String~q ),
	.datab(\LCD|LCD|u1|Selector7~0_combout ),
	.datac(\LCD|LCD|u1|state.MODE_SET~q ),
	.datad(\LCD|LCD|u1|Selector7~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector7~2 .lut_mask = 16'hFEFC;
defparam \LCD|LCD|u1|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N1
dffeas \LCD|LCD|u1|DATA_BUS_VALUE[2] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|DATA_BUS_VALUE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|DATA_BUS_VALUE[2] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|DATA_BUS_VALUE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N18
cycloneive_lcell_comb \LCD|LCD|u1|Add1~0 (
// Equation(s):
// \LCD|LCD|u1|Add1~0_combout  = \LCD|LCD|u1|u1|Mux4~18_combout  $ (((\LCD|LCD|u1|u1|Mux6~12_combout ) # ((\LCD|LCD|u1|u1|Mux5~6_combout ) # (\LCD|LCD|u1|u1|Mux7~9_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux6~12_combout ),
	.datab(\LCD|LCD|u1|u1|Mux5~6_combout ),
	.datac(\LCD|LCD|u1|u1|Mux7~9_combout ),
	.datad(\LCD|LCD|u1|u1|Mux4~18_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Add1~0 .lut_mask = 16'h01FE;
defparam \LCD|LCD|u1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N4
cycloneive_lcell_comb \LCD|LCD|u1|Selector6~2 (
// Equation(s):
// \LCD|LCD|u1|Selector6~2_combout  = (\LCD|LCD|u1|state.Print_String~q  & ((\LCD|LCD|u1|DATA_BUS_VALUE~1_combout  & (\LCD|LCD|u1|Add1~0_combout )) # (!\LCD|LCD|u1|DATA_BUS_VALUE~1_combout  & ((\LCD|LCD|u1|u1|Mux4~18_combout )))))

	.dataa(\LCD|LCD|u1|DATA_BUS_VALUE~1_combout ),
	.datab(\LCD|LCD|u1|state.Print_String~q ),
	.datac(\LCD|LCD|u1|Add1~0_combout ),
	.datad(\LCD|LCD|u1|u1|Mux4~18_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector6~2 .lut_mask = 16'hC480;
defparam \LCD|LCD|u1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N8
cycloneive_lcell_comb \LCD|LCD|u1|Selector6~1 (
// Equation(s):
// \LCD|LCD|u1|Selector6~1_combout  = (\LCD|LCD|u1|state.RESET2~q ) # ((\LCD|LCD|u1|state.FUNC_SET~q ) # ((\LCD|LCD|u1|state.DISPLAY_OFF~q ) # (\LCD|LCD|u1|state.DISPLAY_ON~q )))

	.dataa(\LCD|LCD|u1|state.RESET2~q ),
	.datab(\LCD|LCD|u1|state.FUNC_SET~q ),
	.datac(\LCD|LCD|u1|state.DISPLAY_OFF~q ),
	.datad(\LCD|LCD|u1|state.DISPLAY_ON~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector6~1 .lut_mask = 16'hFFFE;
defparam \LCD|LCD|u1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N30
cycloneive_lcell_comb \LCD|LCD|u1|Selector6~0 (
// Equation(s):
// \LCD|LCD|u1|Selector6~0_combout  = ((\LCD|LCD|u1|DATA_BUS_VALUE [3] & ((\LCD|LCD|u1|state.DROP_LCD_E~q ) # (\LCD|LCD|u1|state.HOLD~q )))) # (!\LCD|LCD|u1|state.RESET1~q )

	.dataa(\LCD|LCD|u1|DATA_BUS_VALUE [3]),
	.datab(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datac(\LCD|LCD|u1|state.HOLD~q ),
	.datad(\LCD|LCD|u1|state.RESET1~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector6~0 .lut_mask = 16'hA8FF;
defparam \LCD|LCD|u1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N0
cycloneive_lcell_comb \LCD|LCD|u1|Selector6~3 (
// Equation(s):
// \LCD|LCD|u1|Selector6~3_combout  = (\LCD|LCD|u1|Selector6~2_combout ) # ((\LCD|LCD|u1|Selector6~1_combout ) # ((\LCD|LCD|u1|Selector6~0_combout ) # (\LCD|LCD|u1|state.RESET3~q )))

	.dataa(\LCD|LCD|u1|Selector6~2_combout ),
	.datab(\LCD|LCD|u1|Selector6~1_combout ),
	.datac(\LCD|LCD|u1|Selector6~0_combout ),
	.datad(\LCD|LCD|u1|state.RESET3~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector6~3 .lut_mask = 16'hFFFE;
defparam \LCD|LCD|u1|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N1
dffeas \LCD|LCD|u1|DATA_BUS_VALUE[3] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|DATA_BUS_VALUE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|DATA_BUS_VALUE[3] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|DATA_BUS_VALUE[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N14
cycloneive_lcell_comb \LCD|LCD|u1|LessThan1~0 (
// Equation(s):
// \LCD|LCD|u1|LessThan1~0_combout  = (\LCD|LCD|u1|u1|Mux4~18_combout  & ((\LCD|LCD|u1|u1|Mux6~12_combout ) # (\LCD|LCD|u1|u1|Mux5~6_combout )))

	.dataa(\LCD|LCD|u1|u1|Mux6~12_combout ),
	.datab(\LCD|LCD|u1|u1|Mux5~6_combout ),
	.datac(gnd),
	.datad(\LCD|LCD|u1|u1|Mux4~18_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|LessThan1~0 .lut_mask = 16'hEE00;
defparam \LCD|LCD|u1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N8
cycloneive_lcell_comb \LCD|LCD|u1|Selector5~2 (
// Equation(s):
// \LCD|LCD|u1|Selector5~2_combout  = (\LCD|LCD|u1|u1|Mux2~12_combout ) # ((\LCD|LCD|u1|LessThan1~0_combout ) # (\LCD|LCD|u1|u1|Mux1~96_combout ))

	.dataa(\LCD|LCD|u1|u1|Mux2~12_combout ),
	.datab(\LCD|LCD|u1|LessThan1~0_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector5~2 .lut_mask = 16'hFEFE;
defparam \LCD|LCD|u1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N14
cycloneive_lcell_comb \LCD|LCD|u1|Selector5~0 (
// Equation(s):
// \LCD|LCD|u1|Selector5~0_combout  = (!\LCD|LCD|u1|state.RETURN_HOME~q  & (!\LCD|LCD|u1|state.LINE2~q  & (!\LCD|LCD|u1|state.Print_String~q  & !\LCD|LCD|u1|state.MODE_SET~q )))

	.dataa(\LCD|LCD|u1|state.RETURN_HOME~q ),
	.datab(\LCD|LCD|u1|state.LINE2~q ),
	.datac(\LCD|LCD|u1|state.Print_String~q ),
	.datad(\LCD|LCD|u1|state.MODE_SET~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector5~0 .lut_mask = 16'h0001;
defparam \LCD|LCD|u1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N2
cycloneive_lcell_comb \LCD|LCD|u1|Selector5~1 (
// Equation(s):
// \LCD|LCD|u1|Selector5~1_combout  = (\LCD|LCD|u1|Selector5~0_combout  & (!\LCD|LCD|u1|state.DISPLAY_OFF~q  & (!\LCD|LCD|u1|state.DISPLAY_CLEAR~q  & !\LCD|LCD|u1|state.DISPLAY_ON~q )))

	.dataa(\LCD|LCD|u1|Selector5~0_combout ),
	.datab(\LCD|LCD|u1|state.DISPLAY_OFF~q ),
	.datac(\LCD|LCD|u1|state.DISPLAY_CLEAR~q ),
	.datad(\LCD|LCD|u1|state.DISPLAY_ON~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector5~1 .lut_mask = 16'h0002;
defparam \LCD|LCD|u1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N26
cycloneive_lcell_comb \LCD|LCD|u1|Selector5~3 (
// Equation(s):
// \LCD|LCD|u1|Selector5~3_combout  = (\LCD|LCD|u1|Selector5~1_combout ) # ((\LCD|LCD|u1|state.Print_String~q  & ((\LCD|LCD|u1|u1|Mux3~22_combout ) # (!\LCD|LCD|u1|Selector5~2_combout ))))

	.dataa(\LCD|LCD|u1|u1|Mux3~22_combout ),
	.datab(\LCD|LCD|u1|state.Print_String~q ),
	.datac(\LCD|LCD|u1|Selector5~2_combout ),
	.datad(\LCD|LCD|u1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector5~3 .lut_mask = 16'hFF8C;
defparam \LCD|LCD|u1|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N2
cycloneive_lcell_comb \LCD|LCD|u1|DATA_BUS_VALUE[5]~2 (
// Equation(s):
// \LCD|LCD|u1|DATA_BUS_VALUE[5]~2_combout  = (!\LCD|LCD|u1|state.DROP_LCD_E~q  & (\LCD|LCD|r0|oRESET~q  & !\LCD|LCD|u1|state.HOLD~q ))

	.dataa(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datab(gnd),
	.datac(\LCD|LCD|r0|oRESET~q ),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|DATA_BUS_VALUE[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|DATA_BUS_VALUE[5]~2 .lut_mask = 16'h0050;
defparam \LCD|LCD|u1|DATA_BUS_VALUE[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N27
dffeas \LCD|LCD|u1|DATA_BUS_VALUE[4] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|u1|DATA_BUS_VALUE[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|DATA_BUS_VALUE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|DATA_BUS_VALUE[4] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|DATA_BUS_VALUE[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N12
cycloneive_lcell_comb \LCD|LCD|u1|Selector4~0 (
// Equation(s):
// \LCD|LCD|u1|Selector4~0_combout  = (\LCD|LCD|u1|u1|Mux3~22_combout ) # ((\LCD|LCD|u1|LessThan1~0_combout ) # (\LCD|LCD|u1|u1|Mux1~96_combout ))

	.dataa(\LCD|LCD|u1|u1|Mux3~22_combout ),
	.datab(\LCD|LCD|u1|LessThan1~0_combout ),
	.datac(\LCD|LCD|u1|u1|Mux1~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector4~0 .lut_mask = 16'hFEFE;
defparam \LCD|LCD|u1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N28
cycloneive_lcell_comb \LCD|LCD|u1|Selector4~1 (
// Equation(s):
// \LCD|LCD|u1|Selector4~1_combout  = (\LCD|LCD|u1|Selector5~1_combout ) # ((\LCD|LCD|u1|state.Print_String~q  & ((\LCD|LCD|u1|u1|Mux2~12_combout ) # (!\LCD|LCD|u1|Selector4~0_combout ))))

	.dataa(\LCD|LCD|u1|Selector5~1_combout ),
	.datab(\LCD|LCD|u1|state.Print_String~q ),
	.datac(\LCD|LCD|u1|u1|Mux2~12_combout ),
	.datad(\LCD|LCD|u1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector4~1 .lut_mask = 16'hEAEE;
defparam \LCD|LCD|u1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N29
dffeas \LCD|LCD|u1|DATA_BUS_VALUE[5] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|u1|DATA_BUS_VALUE[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|DATA_BUS_VALUE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|DATA_BUS_VALUE[5] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|DATA_BUS_VALUE[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N6
cycloneive_lcell_comb \LCD|LCD|u1|Selector3~0 (
// Equation(s):
// \LCD|LCD|u1|Selector3~0_combout  = (\LCD|LCD|u1|state.LINE2~q ) # ((\LCD|LCD|u1|DATA_BUS_VALUE [6] & ((\LCD|LCD|u1|state.DROP_LCD_E~q ) # (\LCD|LCD|u1|state.HOLD~q ))))

	.dataa(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datab(\LCD|LCD|u1|state.LINE2~q ),
	.datac(\LCD|LCD|u1|DATA_BUS_VALUE [6]),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector3~0 .lut_mask = 16'hFCEC;
defparam \LCD|LCD|u1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N30
cycloneive_lcell_comb \LCD|LCD|u1|Selector3~1 (
// Equation(s):
// \LCD|LCD|u1|Selector3~1_combout  = (\LCD|LCD|u1|Selector3~0_combout ) # ((\LCD|LCD|u1|state.Print_String~q  & ((\LCD|LCD|u1|u1|Mux1~96_combout ) # (\LCD|LCD|u1|DATA_BUS_VALUE~1_combout ))))

	.dataa(\LCD|LCD|u1|Selector3~0_combout ),
	.datab(\LCD|LCD|u1|state.Print_String~q ),
	.datac(\LCD|LCD|u1|u1|Mux1~96_combout ),
	.datad(\LCD|LCD|u1|DATA_BUS_VALUE~1_combout ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector3~1 .lut_mask = 16'hEEEA;
defparam \LCD|LCD|u1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N31
dffeas \LCD|LCD|u1|DATA_BUS_VALUE[6] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|DATA_BUS_VALUE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|DATA_BUS_VALUE[6] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|DATA_BUS_VALUE[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N22
cycloneive_lcell_comb \LCD|LCD|u1|Selector2~0 (
// Equation(s):
// \LCD|LCD|u1|Selector2~0_combout  = (\LCD|LCD|u1|state.RETURN_HOME~q ) # ((\LCD|LCD|u1|state.LINE2~q ) # ((!\LCD|LCD|u1|LCD_RS~0_combout  & \LCD|LCD|u1|DATA_BUS_VALUE [7])))

	.dataa(\LCD|LCD|u1|LCD_RS~0_combout ),
	.datab(\LCD|LCD|u1|state.RETURN_HOME~q ),
	.datac(\LCD|LCD|u1|DATA_BUS_VALUE [7]),
	.datad(\LCD|LCD|u1|state.LINE2~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector2~0 .lut_mask = 16'hFFDC;
defparam \LCD|LCD|u1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N23
dffeas \LCD|LCD|u1|DATA_BUS_VALUE[7] (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|DATA_BUS_VALUE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|DATA_BUS_VALUE[7] .is_wysiwyg = "true";
defparam \LCD|LCD|u1|DATA_BUS_VALUE[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0] $ (VCC)
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33  = CARRY(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0])

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32 .lut_mask = 16'h33CC;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N4
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|Selector1~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|Selector1~0_combout  = (\mode_switch~input_o  & (!\button1_raw~input_o  & !\MASTER1|BUTTON_EVENT1|state.00~q ))

	.dataa(\mode_switch~input_o ),
	.datab(gnd),
	.datac(\button1_raw~input_o ),
	.datad(\MASTER1|BUTTON_EVENT1|state.00~q ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|Selector1~0 .lut_mask = 16'h000A;
defparam \MASTER1|BUTTON_EVENT1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \rw_switch1~input (
	.i(rw_switch1),
	.ibar(gnd),
	.o(\rw_switch1~input_o ));
// synopsys translate_off
defparam \rw_switch1~input .bus_hold = "false";
defparam \rw_switch1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N22
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|Selector1~1 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|Selector1~1_combout  = (\MASTER1|BUTTON_EVENT1|Selector1~0_combout  & (((!\MASTER1|MASTER_PORT|trans_done~0_combout  & \MASTER1|BUTTON_EVENT1|state.WRITE_EVENT~q )) # (!\rw_switch1~input_o ))) # 
// (!\MASTER1|BUTTON_EVENT1|Selector1~0_combout  & (!\MASTER1|MASTER_PORT|trans_done~0_combout  & (\MASTER1|BUTTON_EVENT1|state.WRITE_EVENT~q )))

	.dataa(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.datab(\MASTER1|MASTER_PORT|trans_done~0_combout ),
	.datac(\MASTER1|BUTTON_EVENT1|state.WRITE_EVENT~q ),
	.datad(\rw_switch1~input_o ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|Selector1~1 .lut_mask = 16'h30BA;
defparam \MASTER1|BUTTON_EVENT1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N23
dffeas \MASTER1|BUTTON_EVENT1|state.WRITE_EVENT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|state.WRITE_EVENT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|state.WRITE_EVENT .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|state.WRITE_EVENT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2] & \MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0 .lut_mask = 16'h8080;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~2_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [14])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~2 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~3_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [17])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~3 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [8])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~1 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [3])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~0 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~4_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~2_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~3_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~1_combout  & 
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~0_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~2_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~3_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~4 .lut_mask = 16'h8000;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~5_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [19])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~5 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~6_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [24])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~6 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~7 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~7_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [30])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~7 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~4_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~5_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~6_combout  & 
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~7_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~5_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~6_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8 .lut_mask = 16'h8000;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q ) # ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31] & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~0 .lut_mask = 16'hF4F5;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout  & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9 .lut_mask = 16'hAEAE;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~32 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~32_combout  = \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] $ (VCC)
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~33  = CARRY(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0])

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~32_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~32 .lut_mask = 16'h33CC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~90 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~90_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~91  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~90_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~91 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~90 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~92 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~92_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~91  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~91  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~93  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~91 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~91 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~92_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~93 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~92 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N6
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|Selector4~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|Selector4~0_combout  = (\mode_switch~input_o  & (!\MASTER1|BUTTON_EVENT1|state.00~q  & (!\button1_raw~input_o  & \rw_switch1~input_o )))

	.dataa(\mode_switch~input_o ),
	.datab(\MASTER1|BUTTON_EVENT1|state.00~q ),
	.datac(\button1_raw~input_o ),
	.datad(\rw_switch1~input_o ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|Selector4~0 .lut_mask = 16'h0200;
defparam \MASTER1|BUTTON_EVENT1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N7
dffeas \MASTER1|BUTTON_EVENT1|instruction[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|instruction[0] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N4
cycloneive_lcell_comb \COMMAND|burst_num~3 (
// Equation(s):
// \COMMAND|burst_num~3_combout  = (\COMMAND|config_state [2] & (!\COMMAND|config_state [1] & (!\mode_switch~input_o  & \switch_array[10]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[10]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|burst_num~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num~3 .lut_mask = 16'h0200;
defparam \COMMAND|burst_num~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N10
cycloneive_lcell_comb \COMMAND|burst_num[1]~1 (
// Equation(s):
// \COMMAND|burst_num[1]~1_combout  = (\COMMAND|config_state [0] & (((!\COMMAND|config_state [1] & \COMMAND|always0~0_combout )) # (!\COMMAND|config_state [2]))) # (!\COMMAND|config_state [0] & ((\COMMAND|config_state [2] & ((\COMMAND|always0~0_combout ) # 
// (!\COMMAND|config_state [1]))) # (!\COMMAND|config_state [2] & (\COMMAND|config_state [1]))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|always0~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|burst_num[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num[1]~1 .lut_mask = 16'h7E36;
defparam \COMMAND|burst_num[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N20
cycloneive_lcell_comb \COMMAND|burst_num[1]~2 (
// Equation(s):
// \COMMAND|burst_num[1]~2_combout  = (\mode_switch~input_o ) # (!\COMMAND|burst_num[1]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|burst_num[1]~1_combout ),
	.cin(gnd),
	.combout(\COMMAND|burst_num[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num[1]~2 .lut_mask = 16'hF0FF;
defparam \COMMAND|burst_num[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N5
dffeas \COMMAND|burst_num[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[10] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N14
cycloneive_lcell_comb \COMMAND|Mux102~0 (
// Equation(s):
// \COMMAND|Mux102~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|burst_num [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|burst_num [10]),
	.cin(gnd),
	.combout(\COMMAND|Mux102~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux102~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N27
dffeas \COMMAND|burst_num1[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux102~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[10] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y36_N23
dffeas \MASTER1|BUTTON_EVENT1|burst_num[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num1 [10]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[10] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N26
cycloneive_lcell_comb \COMMAND|burst_num~0 (
// Equation(s):
// \COMMAND|burst_num~0_combout  = (\COMMAND|config_state [2] & (\switch_array[11]~input_o  & (!\mode_switch~input_o  & !\COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\switch_array[11]~input_o ),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\COMMAND|burst_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num~0 .lut_mask = 16'h0008;
defparam \COMMAND|burst_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N27
dffeas \COMMAND|burst_num[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [11]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[11] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N4
cycloneive_lcell_comb \COMMAND|Mux101~0 (
// Equation(s):
// \COMMAND|Mux101~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|burst_num [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|burst_num [11]),
	.cin(gnd),
	.combout(\COMMAND|Mux101~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux101~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N9
dffeas \COMMAND|burst_num1[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux101~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[11] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y36_N25
dffeas \MASTER1|BUTTON_EVENT1|burst_num[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num1 [11]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[11] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N16
cycloneive_lcell_comb \COMMAND|burst_num~5 (
// Equation(s):
// \COMMAND|burst_num~5_combout  = (\COMMAND|config_state [2] & (!\COMMAND|config_state [1] & (!\mode_switch~input_o  & \switch_array[8]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[8]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|burst_num~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num~5 .lut_mask = 16'h0200;
defparam \COMMAND|burst_num~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N17
dffeas \COMMAND|burst_num[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[8] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N10
cycloneive_lcell_comb \COMMAND|Mux104~0 (
// Equation(s):
// \COMMAND|Mux104~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|burst_num [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|burst_num [8]),
	.cin(gnd),
	.combout(\COMMAND|Mux104~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux104~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N22
cycloneive_lcell_comb \COMMAND|burst_num1[8]~feeder (
// Equation(s):
// \COMMAND|burst_num1[8]~feeder_combout  = \COMMAND|Mux104~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|Mux104~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|burst_num1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num1[8]~feeder .lut_mask = 16'hFF00;
defparam \COMMAND|burst_num1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N23
dffeas \COMMAND|burst_num1[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[8] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y36_N29
dffeas \MASTER1|BUTTON_EVENT1|burst_num[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num1 [8]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[8] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N6
cycloneive_lcell_comb \COMMAND|burst_num~4 (
// Equation(s):
// \COMMAND|burst_num~4_combout  = (\COMMAND|config_state [2] & (!\COMMAND|config_state [1] & (!\mode_switch~input_o  & \switch_array[9]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[9]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|burst_num~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num~4 .lut_mask = 16'h0200;
defparam \COMMAND|burst_num~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N7
dffeas \COMMAND|burst_num[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[9] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N24
cycloneive_lcell_comb \COMMAND|Mux103~0 (
// Equation(s):
// \COMMAND|Mux103~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|burst_num [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|burst_num [9]),
	.cin(gnd),
	.combout(\COMMAND|Mux103~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux103~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N28
cycloneive_lcell_comb \COMMAND|burst_num1[9]~feeder (
// Equation(s):
// \COMMAND|burst_num1[9]~feeder_combout  = \COMMAND|Mux103~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|Mux103~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|burst_num1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num1[9]~feeder .lut_mask = 16'hFF00;
defparam \COMMAND|burst_num1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N29
dffeas \COMMAND|burst_num1[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[9] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y36_N21
dffeas \MASTER1|BUTTON_EVENT1|burst_num[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num1 [9]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[9] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout  = (!\MASTER1|BUTTON_EVENT1|burst_num [10] & (!\MASTER1|BUTTON_EVENT1|burst_num [11] & (!\MASTER1|BUTTON_EVENT1|burst_num [8] & !\MASTER1|BUTTON_EVENT1|burst_num [9])))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [10]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [11]),
	.datac(\MASTER1|BUTTON_EVENT1|burst_num [8]),
	.datad(\MASTER1|BUTTON_EVENT1|burst_num [9]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~0 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N14
cycloneive_lcell_comb \COMMAND|burst_num~8 (
// Equation(s):
// \COMMAND|burst_num~8_combout  = (\COMMAND|config_state [2] & (!\COMMAND|config_state [1] & (!\mode_switch~input_o  & \switch_array[5]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[5]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|burst_num~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num~8 .lut_mask = 16'h0200;
defparam \COMMAND|burst_num~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N15
dffeas \COMMAND|burst_num[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num~8_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[5] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N24
cycloneive_lcell_comb \COMMAND|Mux107~0 (
// Equation(s):
// \COMMAND|Mux107~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|burst_num [5])

	.dataa(gnd),
	.datab(\COMMAND|config_state [0]),
	.datac(gnd),
	.datad(\COMMAND|burst_num [5]),
	.cin(gnd),
	.combout(\COMMAND|Mux107~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux107~0 .lut_mask = 16'h3300;
defparam \COMMAND|Mux107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N0
cycloneive_lcell_comb \COMMAND|burst_num1[5]~feeder (
// Equation(s):
// \COMMAND|burst_num1[5]~feeder_combout  = \COMMAND|Mux107~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|Mux107~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|burst_num1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num1[5]~feeder .lut_mask = 16'hFF00;
defparam \COMMAND|burst_num1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y33_N1
dffeas \COMMAND|burst_num1[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[5] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y36_N13
dffeas \MASTER1|BUTTON_EVENT1|burst_num[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num1 [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[5] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N28
cycloneive_lcell_comb \COMMAND|burst_num~7 (
// Equation(s):
// \COMMAND|burst_num~7_combout  = (\COMMAND|config_state [2] & (!\COMMAND|config_state [1] & (!\mode_switch~input_o  & \switch_array[6]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[6]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|burst_num~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num~7 .lut_mask = 16'h0200;
defparam \COMMAND|burst_num~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N29
dffeas \COMMAND|burst_num[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[6] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N30
cycloneive_lcell_comb \COMMAND|Mux106~0 (
// Equation(s):
// \COMMAND|Mux106~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|burst_num [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|burst_num [6]),
	.cin(gnd),
	.combout(\COMMAND|Mux106~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux106~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N3
dffeas \COMMAND|burst_num1[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux106~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[6] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y36_N15
dffeas \MASTER1|BUTTON_EVENT1|burst_num[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num1 [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[6] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N0
cycloneive_lcell_comb \COMMAND|burst_num~9 (
// Equation(s):
// \COMMAND|burst_num~9_combout  = (\COMMAND|config_state [2] & (!\COMMAND|config_state [1] & (!\mode_switch~input_o  & \switch_array[4]~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\mode_switch~input_o ),
	.datad(\switch_array[4]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|burst_num~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num~9 .lut_mask = 16'h0200;
defparam \COMMAND|burst_num~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N1
dffeas \COMMAND|burst_num[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num~9_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[4] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N12
cycloneive_lcell_comb \COMMAND|Mux108~0 (
// Equation(s):
// \COMMAND|Mux108~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|burst_num [4])

	.dataa(gnd),
	.datab(\COMMAND|config_state [0]),
	.datac(gnd),
	.datad(\COMMAND|burst_num [4]),
	.cin(gnd),
	.combout(\COMMAND|Mux108~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux108~0 .lut_mask = 16'h3300;
defparam \COMMAND|Mux108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y36_N3
dffeas \COMMAND|burst_num1[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux108~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[4] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y36_N31
dffeas \MASTER1|BUTTON_EVENT1|burst_num[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num1 [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[4] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N2
cycloneive_lcell_comb \COMMAND|burst_num~6 (
// Equation(s):
// \COMMAND|burst_num~6_combout  = (\COMMAND|config_state [2] & (\switch_array[7]~input_o  & (!\mode_switch~input_o  & !\COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\switch_array[7]~input_o ),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\COMMAND|burst_num~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num~6 .lut_mask = 16'h0008;
defparam \COMMAND|burst_num~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N3
dffeas \COMMAND|burst_num[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[7] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N20
cycloneive_lcell_comb \COMMAND|Mux105~0 (
// Equation(s):
// \COMMAND|Mux105~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|burst_num [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|burst_num [7]),
	.cin(gnd),
	.combout(\COMMAND|Mux105~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux105~0 .lut_mask = 16'h0F00;
defparam \COMMAND|Mux105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N16
cycloneive_lcell_comb \COMMAND|burst_num1[7]~feeder (
// Equation(s):
// \COMMAND|burst_num1[7]~feeder_combout  = \COMMAND|Mux105~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|Mux105~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|burst_num1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num1[7]~feeder .lut_mask = 16'hFF00;
defparam \COMMAND|burst_num1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N17
dffeas \COMMAND|burst_num1[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[7] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y36_N17
dffeas \MASTER1|BUTTON_EVENT1|burst_num[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num1 [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[7] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout  = (!\MASTER1|BUTTON_EVENT1|burst_num [5] & (!\MASTER1|BUTTON_EVENT1|burst_num [6] & (!\MASTER1|BUTTON_EVENT1|burst_num [4] & !\MASTER1|BUTTON_EVENT1|burst_num [7])))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [5]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [6]),
	.datac(\MASTER1|BUTTON_EVENT1|burst_num [4]),
	.datad(\MASTER1|BUTTON_EVENT1|burst_num [7]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~1 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N10
cycloneive_lcell_comb \COMMAND|burst_num~11 (
// Equation(s):
// \COMMAND|burst_num~11_combout  = (!\COMMAND|config_state [1] & (\COMMAND|config_state [2] & (\switch_array[2]~input_o  & !\mode_switch~input_o )))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\switch_array[2]~input_o ),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\COMMAND|burst_num~11_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num~11 .lut_mask = 16'h0040;
defparam \COMMAND|burst_num~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y33_N11
dffeas \COMMAND|burst_num[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[2] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N16
cycloneive_lcell_comb \COMMAND|Mux110~0 (
// Equation(s):
// \COMMAND|Mux110~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|burst_num [2])

	.dataa(gnd),
	.datab(\COMMAND|config_state [0]),
	.datac(gnd),
	.datad(\COMMAND|burst_num [2]),
	.cin(gnd),
	.combout(\COMMAND|Mux110~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux110~0 .lut_mask = 16'h3300;
defparam \COMMAND|Mux110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y36_N5
dffeas \COMMAND|burst_num1[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux110~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[2] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y36_N7
dffeas \MASTER1|BUTTON_EVENT1|burst_num[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num1 [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[2] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N0
cycloneive_lcell_comb \COMMAND|burst_num~10 (
// Equation(s):
// \COMMAND|burst_num~10_combout  = (!\COMMAND|config_state [1] & (\COMMAND|config_state [2] & (\switch_array[3]~input_o  & !\mode_switch~input_o )))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\switch_array[3]~input_o ),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\COMMAND|burst_num~10_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num~10 .lut_mask = 16'h0040;
defparam \COMMAND|burst_num~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y33_N1
dffeas \COMMAND|burst_num[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[3] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N14
cycloneive_lcell_comb \COMMAND|Mux109~0 (
// Equation(s):
// \COMMAND|Mux109~0_combout  = (\COMMAND|burst_num [3] & !\COMMAND|config_state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|burst_num [3]),
	.datad(\COMMAND|config_state [0]),
	.cin(gnd),
	.combout(\COMMAND|Mux109~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux109~0 .lut_mask = 16'h00F0;
defparam \COMMAND|Mux109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y36_N19
dffeas \COMMAND|burst_num1[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux109~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[3] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y36_N9
dffeas \MASTER1|BUTTON_EVENT1|burst_num[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num1 [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[3] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N4
cycloneive_lcell_comb \COMMAND|burst_num~12 (
// Equation(s):
// \COMMAND|burst_num~12_combout  = (!\COMMAND|config_state [1] & (\COMMAND|config_state [2] & (\switch_array[1]~input_o  & !\mode_switch~input_o )))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\switch_array[1]~input_o ),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\COMMAND|burst_num~12_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num~12 .lut_mask = 16'h0040;
defparam \COMMAND|burst_num~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y33_N5
dffeas \COMMAND|burst_num[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num~12_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[1] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N0
cycloneive_lcell_comb \COMMAND|Mux111~0 (
// Equation(s):
// \COMMAND|Mux111~0_combout  = (\COMMAND|burst_num [1] & !\COMMAND|config_state [0])

	.dataa(gnd),
	.datab(\COMMAND|burst_num [1]),
	.datac(\COMMAND|config_state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|Mux111~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux111~0 .lut_mask = 16'h0C0C;
defparam \COMMAND|Mux111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y36_N11
dffeas \COMMAND|burst_num1[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux111~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[1] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y36_N27
dffeas \MASTER1|BUTTON_EVENT1|burst_num[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num1 [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[1] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N0
cycloneive_lcell_comb \COMMAND|burst_num[0]~15 (
// Equation(s):
// \COMMAND|burst_num[0]~15_combout  = (\COMMAND|config_state [2] & ((\COMMAND|config_state [1] & (!\COMMAND|config_state [0])) # (!\COMMAND|config_state [1] & (\COMMAND|config_state [0] & \COMMAND|always0~0_combout ))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [1]),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|always0~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|burst_num[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num[0]~15 .lut_mask = 16'h2808;
defparam \COMMAND|burst_num[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N26
cycloneive_lcell_comb \LCD|Line110[6]~2 (
// Equation(s):
// \LCD|Line110[6]~2_combout  = (!\COMMAND|config_state [2] & (!\COMMAND|config_state [0] & !\COMMAND|config_state [1]))

	.dataa(gnd),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\LCD|Line110[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|Line110[6]~2 .lut_mask = 16'h0003;
defparam \LCD|Line110[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N24
cycloneive_lcell_comb \COMMAND|burst_num[0]~13 (
// Equation(s):
// \COMMAND|burst_num[0]~13_combout  = (\COMMAND|always0~0_combout  & (\COMMAND|config_state [1] & (\COMMAND|config_state [0]))) # (!\COMMAND|always0~0_combout  & ((\COMMAND|config_state [1]) # ((\COMMAND|config_state [0] & \switch_array[0]~input_o ))))

	.dataa(\COMMAND|always0~0_combout ),
	.datab(\COMMAND|config_state [1]),
	.datac(\COMMAND|config_state [0]),
	.datad(\switch_array[0]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|burst_num[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num[0]~13 .lut_mask = 16'hD4C4;
defparam \COMMAND|burst_num[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N2
cycloneive_lcell_comb \COMMAND|burst_num[0]~14 (
// Equation(s):
// \COMMAND|burst_num[0]~14_combout  = (\mode_switch~input_o ) # ((\LCD|Line110[6]~2_combout ) # ((\COMMAND|config_state [2] & \COMMAND|burst_num[0]~13_combout )))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|config_state [2]),
	.datac(\LCD|Line110[6]~2_combout ),
	.datad(\COMMAND|burst_num[0]~13_combout ),
	.cin(gnd),
	.combout(\COMMAND|burst_num[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num[0]~14 .lut_mask = 16'hFEFA;
defparam \COMMAND|burst_num[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N28
cycloneive_lcell_comb \COMMAND|Mux40~0 (
// Equation(s):
// \COMMAND|Mux40~0_combout  = (!\mode_switch~input_o  & (\COMMAND|config_state [2] $ (((\COMMAND|config_state [0]) # (\COMMAND|config_state [1])))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\COMMAND|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux40~0 .lut_mask = 16'h0306;
defparam \COMMAND|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N22
cycloneive_lcell_comb \COMMAND|burst_num[0]~16 (
// Equation(s):
// \COMMAND|burst_num[0]~16_combout  = (\COMMAND|Mux40~0_combout  & (((\COMMAND|burst_num [0])))) # (!\COMMAND|Mux40~0_combout  & (!\COMMAND|burst_num[0]~14_combout  & ((\COMMAND|burst_num [0]) # (!\COMMAND|burst_num[0]~15_combout ))))

	.dataa(\COMMAND|burst_num[0]~15_combout ),
	.datab(\COMMAND|burst_num[0]~14_combout ),
	.datac(\COMMAND|burst_num [0]),
	.datad(\COMMAND|Mux40~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|burst_num[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num[0]~16 .lut_mask = 16'hF031;
defparam \COMMAND|burst_num[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y33_N23
dffeas \COMMAND|burst_num[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num[0]~16_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num[0] .is_wysiwyg = "true";
defparam \COMMAND|burst_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N4
cycloneive_lcell_comb \COMMAND|Mux112~0 (
// Equation(s):
// \COMMAND|Mux112~0_combout  = (\COMMAND|burst_num [0] & !\COMMAND|config_state [0])

	.dataa(\COMMAND|burst_num [0]),
	.datab(gnd),
	.datac(\COMMAND|config_state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|Mux112~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux112~0 .lut_mask = 16'h0A0A;
defparam \COMMAND|Mux112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N26
cycloneive_lcell_comb \COMMAND|burst_num1[0]~feeder (
// Equation(s):
// \COMMAND|burst_num1[0]~feeder_combout  = \COMMAND|Mux112~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|Mux112~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|burst_num1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num1[0]~feeder .lut_mask = 16'hF0F0;
defparam \COMMAND|burst_num1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y33_N27
dffeas \COMMAND|burst_num1[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|burst_num1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num1[0] .is_wysiwyg = "true";
defparam \COMMAND|burst_num1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N0
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|burst_num[0]~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|burst_num[0]~0_combout  = !\COMMAND|burst_num1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|burst_num1 [0]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|burst_num[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[0]~0 .lut_mask = 16'h00FF;
defparam \MASTER1|BUTTON_EVENT1|burst_num[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y36_N1
dffeas \MASTER1|BUTTON_EVENT1|burst_num[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|burst_num[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|burst_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|burst_num[0] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|burst_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout  = (!\MASTER1|BUTTON_EVENT1|burst_num [2] & (!\MASTER1|BUTTON_EVENT1|burst_num [3] & (!\MASTER1|BUTTON_EVENT1|burst_num [1] & !\MASTER1|BUTTON_EVENT1|burst_num [0])))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [2]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [3]),
	.datac(\MASTER1|BUTTON_EVENT1|burst_num [1]),
	.datad(\MASTER1|BUTTON_EVENT1|burst_num [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~2 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout  = (!\MASTER1|BUTTON_EVENT1|instruction [0] & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout )))

	.dataa(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 .lut_mask = 16'h1555;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [0] $ (VCC)
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34  = CARRY(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [0])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33 .lut_mask = 16'h33CC;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0] $ (VCC)
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33  = CARRY(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32 .lut_mask = 16'h33CC;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \BUS|Bus_mux1|m2_rx_data~3 (
// Equation(s):
// \BUS|Bus_mux1|m2_rx_data~3_combout  = (\BUS|Bus_Arbiter1|bus_grant [1] & (!\BUS|Bus_Arbiter1|bus_grant [0] & (\BUS|Bus_Arbiter1|slave_sel [1] & \BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datac(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m2_rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m2_rx_data~3 .lut_mask = 16'h2000;
defparam \BUS|Bus_mux1|m2_rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N4
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|counterReg~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|counterReg~3_combout  = (\SLAVE_2K2|SLAVE_PORT|Selector2~2_combout  & (\SLAVE_2K2|SLAVE_PORT|counterReg [2] $ (((\SLAVE_2K2|SLAVE_PORT|counterReg [1] & \SLAVE_2K2|SLAVE_PORT|counterReg [0])))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|counterReg [1]),
	.datab(\SLAVE_2K2|SLAVE_PORT|counterReg [0]),
	.datac(\SLAVE_2K2|SLAVE_PORT|counterReg [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|Selector2~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|counterReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|counterReg~3 .lut_mask = 16'h7800;
defparam \SLAVE_2K2|SLAVE_PORT|counterReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N5
dffeas \SLAVE_2K2|SLAVE_PORT|counterReg[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|counterReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|counterReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|counterReg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|counterReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N30
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|Add0~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|Add0~0_combout  = \SLAVE_2K2|SLAVE_PORT|counterReg [3] $ (((\SLAVE_2K2|SLAVE_PORT|counterReg [1] & (\SLAVE_2K2|SLAVE_PORT|counterReg [0] & \SLAVE_2K2|SLAVE_PORT|counterReg [2]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|counterReg [1]),
	.datab(\SLAVE_2K2|SLAVE_PORT|counterReg [0]),
	.datac(\SLAVE_2K2|SLAVE_PORT|counterReg [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|counterReg [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|Add0~0 .lut_mask = 16'h7F80;
defparam \SLAVE_2K2|SLAVE_PORT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N0
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|counterReg~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|counterReg~1_combout  = (\SLAVE_2K2|SLAVE_PORT|Selector2~2_combout  & \SLAVE_2K2|SLAVE_PORT|Add0~0_combout )

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|Selector2~2_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|counterReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|counterReg~1 .lut_mask = 16'hC0C0;
defparam \SLAVE_2K2|SLAVE_PORT|counterReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N1
dffeas \SLAVE_2K2|SLAVE_PORT|counterReg[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|counterReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|counterReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|counterReg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|counterReg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~32 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~32_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] $ (VCC)
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~33  = CARRY(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~32_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~32 .lut_mask = 16'h33CC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout  = ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1])))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3])

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 .lut_mask = 16'h1F5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 .lut_mask = 16'h8000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28] & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 .lut_mask = 16'h2200;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 .lut_mask = 16'hC000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29] & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3 .lut_mask = 16'h0300;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \BUS|Bus_mux1|m2_rx_data~1 (
// Equation(s):
// \BUS|Bus_mux1|m2_rx_data~1_combout  = (\BUS|Bus_Arbiter1|bus_grant [1] & (!\BUS|Bus_Arbiter1|bus_grant [0] & (!\BUS|Bus_Arbiter1|slave_sel [1] & \BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datac(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m2_rx_data~1 .lut_mask = 16'h0200;
defparam \BUS|Bus_mux1|m2_rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \BUS|Bus_mux1|m1_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|m1_rx_data~0_combout  = (!\BUS|Bus_Arbiter1|bus_grant [1] & (\BUS|Bus_Arbiter1|bus_grant [0] & (\BUS|Bus_Arbiter1|slave_sel [1] & !\BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datac(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m1_rx_data~0 .lut_mask = 16'h0040;
defparam \BUS|Bus_mux1|m1_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3 .lut_mask = 16'hC000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout  = \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [0] $ (VCC)
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34  = CARRY(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [0])

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 .lut_mask = 16'h33CC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N8
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector3~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector3~0_combout  = (\BUS|Bus_Arbiter1|slave_sel_done~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q  & ((!\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q )))) # (!\BUS|Bus_Arbiter1|slave_sel_done~q  & 
// ((\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q  & !\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector3~0 .lut_mask = 16'h50DC;
defparam \BUS|Bus_Arbiter1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N9
dffeas \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout )) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & 
// ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .lut_mask = 16'hB8B8;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .lut_mask = 16'h3404;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] $ (((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .lut_mask = 16'h4B00;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datac(gnd),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .lut_mask = 16'h88AA;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2] $ (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout )))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1 .lut_mask = 16'h0CC0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N21
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] $ (((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2] & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout )))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .lut_mask = 16'h48C0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] & (((!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0])) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .lut_mask = 16'h1555;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N29
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ) # ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout  & 
// !\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q )))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout  & ((!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .lut_mask = 16'hA0EC;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & !\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout )

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .lut_mask = 16'h0C0C;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .lut_mask = 16'h0C04;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N7
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout  = ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1])))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3])

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 .lut_mask = 16'h3777;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 .lut_mask = 16'h8000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 .lut_mask = 16'h3000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 .lut_mask = 16'hA000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2 .lut_mask = 16'h3233;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3 .lut_mask = 16'h0500;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 .lut_mask = 16'h45EF;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4 .lut_mask = 16'hC8CC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3] & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1])) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 .lut_mask = 16'h1333;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11 .lut_mask = 16'h4000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12 .lut_mask = 16'h5000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .lut_mask = 16'h000C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & ((\BUS|Bus_Arbiter1|m1_grant~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 .lut_mask = 16'h88F8;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y38_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q 
// ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~2 .lut_mask = 16'hECA0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y38_N3
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 .lut_mask = 16'h8080;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~5 .lut_mask = 16'h0504;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~4 .lut_mask = 16'h000A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 .lut_mask = 16'h1101;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [27] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [27] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [27]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~43 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~43_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (!\BUS|Bus_Arbiter1|m1_grant~q  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout 
// ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~43 .lut_mask = 16'h0777;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~14 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~14_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~14 .lut_mask = 16'h1000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout 
// ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~14_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~14_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .lut_mask = 16'hC400;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 .lut_mask = 16'h3310;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~44 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~44_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~44 .lut_mask = 16'h0005;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout  = ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~44_combout 
// )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~43_combout )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~43_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~44_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45 .lut_mask = 16'h7377;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y38_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [29] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [29] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [29]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~97  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~97 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98_combout  = \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [31] $ (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~97 )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[30]~97 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98 .lut_mask = 16'h5A5A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N31
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[31] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout  = ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [1]) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [0])))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [3])

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 .lut_mask = 16'h373F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [11]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [10]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [8]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [9])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [12]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [15]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [13]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [14])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [6]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [7]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [5]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [4])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout  = ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 .lut_mask = 16'hFFFD;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout  = ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [31] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13 .lut_mask = 16'h3F2F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ) # 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout  & 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~1 .lut_mask = 16'hAE0C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~1_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~2 .lut_mask = 16'hF4F0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~3 .lut_mask = 16'h7350;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N1
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout 
//  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 .lut_mask = 16'h8000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  
// & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .lut_mask = 16'h3320;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .lut_mask = 16'h0040;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 .lut_mask = 16'h0400;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~2 .lut_mask = 16'hFAEA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~14_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~14_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~2 .lut_mask = 16'hFEFC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N11
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q 
// )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 .lut_mask = 16'hAAA0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .lut_mask = 16'hCC80;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout 
//  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .lut_mask = 16'hFFEA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .lut_mask = 16'hCCFC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y35_N13
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q )

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1 .lut_mask = 16'h0303;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~2_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~2 .lut_mask = 16'h1101;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~2_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~3 .lut_mask = 16'hFEEE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~3_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~3_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~4 .lut_mask = 16'hFFEA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32_combout  = \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [0] $ (VCC)
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33  = CARRY(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [0])

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32 .lut_mask = 16'h33CC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~121 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~121_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & !\MASTER1|BUTTON_EVENT1|instruction [1])

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datac(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~121_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~121 .lut_mask = 16'h0303;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~121_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~121_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 .lut_mask = 16'h0013;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000 .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & 
// (\MASTER1|BUTTON_EVENT1|instruction [1]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datab(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72 .lut_mask = 16'hE4E4;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y36_N1
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [1] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [1] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [1]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N3
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [2] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [2] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [2] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N5
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [3] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [3] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [3]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [4] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [4] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [4] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [5] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [5] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [5]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N11
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [6] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [6] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [6] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N13
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [7] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [7] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [7]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N15
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [8] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [8] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [8] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [9] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [9] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [9]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [10] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [10] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [10] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N21
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [11] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [11] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [11]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N23
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [12] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [12] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [12] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [13] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [13] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [13]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [14] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [14] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [14] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [15] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [15] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [15]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N31
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [16] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [16] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [16] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N1
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [17] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [17] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [17]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N3
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [18] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [18] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [18] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N5
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [19] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [19] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [19]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [20] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [20] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~74  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [20] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~74 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [21] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~74 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [21] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~74 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~76  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~74 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [21]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~74 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~76 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N11
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [22] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~76  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [22] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~76  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~78  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [22] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~76 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~76 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~78 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N13
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [23] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~78 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [23] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~78 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~80  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~78 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [23]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~78 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~80 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N15
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [24] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~80  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [24] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~80  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [24] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~80 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~80 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [25] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [25] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [25]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [26] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [26] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [26] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N21
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [27] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [27] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [27]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N23
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [28] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [28] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [28] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [29] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [29] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [29]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [30] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [30] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~94  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [30] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~94 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95_combout  = \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [31] $ (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~94 )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~94 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95 .lut_mask = 16'h5A5A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N31
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[31] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [29]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [30]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [27]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [28])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [29]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [30]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [27]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [28]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout  = CARRY((\MASTER1|BUTTON_EVENT1|burst_num [0] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [0]))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [0]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2 .lut_mask = 16'h0022;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [1] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout ) # (!\MASTER1|BUTTON_EVENT1|burst_num [1]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [1] & (!\MASTER1|BUTTON_EVENT1|burst_num [1] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [1]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [2] & (\MASTER1|BUTTON_EVENT1|burst_num [2] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [2] & ((\MASTER1|BUTTON_EVENT1|burst_num [2]) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [2]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6 .lut_mask = 16'h004D;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [3] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout ) # (!\MASTER1|BUTTON_EVENT1|burst_num [3]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [3] & (!\MASTER1|BUTTON_EVENT1|burst_num [3] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [3]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout  = CARRY((\MASTER1|BUTTON_EVENT1|burst_num [4] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [4]))) # 
// (!\MASTER1|BUTTON_EVENT1|burst_num [4] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [4] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout )))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [4]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [5] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout ) # (!\MASTER1|BUTTON_EVENT1|burst_num [5]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [5] & (!\MASTER1|BUTTON_EVENT1|burst_num [5] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [5]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout  = CARRY((\MASTER1|BUTTON_EVENT1|burst_num [6] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [6]))) # 
// (!\MASTER1|BUTTON_EVENT1|burst_num [6] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [6] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout )))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [6]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [7] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout ) # (!\MASTER1|BUTTON_EVENT1|burst_num [7]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [7] & (!\MASTER1|BUTTON_EVENT1|burst_num [7] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [7]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout  = CARRY((\MASTER1|BUTTON_EVENT1|burst_num [8] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [8]))) # 
// (!\MASTER1|BUTTON_EVENT1|burst_num [8] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [8] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout )))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [8]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout  = CARRY((\MASTER1|BUTTON_EVENT1|burst_num [9] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [9] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout )) # (!\MASTER1|BUTTON_EVENT1|burst_num 
// [9] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [9]) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout ))))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [9]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20 .lut_mask = 16'h004D;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout  = CARRY((\MASTER1|BUTTON_EVENT1|burst_num [10] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [10]))) # 
// (!\MASTER1|BUTTON_EVENT1|burst_num [10] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [10] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout )))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [10]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23_combout  = (\MASTER1|BUTTON_EVENT1|burst_num [11] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [11]))) # 
// (!\MASTER1|BUTTON_EVENT1|burst_num [11] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [11]))

	.dataa(gnd),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [11]),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [11]),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23 .lut_mask = 16'hC0FC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [18]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [16]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [17]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [15])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [18]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [16]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [17]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [15]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [25]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [26]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [24])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [25]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [26]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [24]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [13]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [14]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [23])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [13]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [14]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [23]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [21]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [19]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [22]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [20])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [21]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [19]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [22]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [20]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [12]) # (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [12]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28 .lut_mask = 16'hFFFB;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [31]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [31]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~0 .lut_mask = 16'hCCC8;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~1 .lut_mask = 16'hF000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~5_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~4_combout  & 
// !\MASTER1|BUTTON_EVENT1|instruction [0])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~4_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ),
	.datad(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~5 .lut_mask = 16'hF0F8;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ) # (!\MASTER1|BUTTON_EVENT1|instruction [1])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datac(gnd),
	.datad(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115 .lut_mask = 16'h4455;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout )))) # 
// (!\BUS|Bus_Arbiter1|bus_busy~q  & (\BUS|Bus_Arbiter1|arbiter_busy~q  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 .lut_mask = 16'hC0FA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y38_N13
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ) # ((!\BUS|Bus_Arbiter1|arbiter_busy~q  & (!\BUS|Bus_Arbiter1|bus_busy~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout )))

	.dataa(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~3 .lut_mask = 16'hCCCD;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y38_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .lut_mask = 16'h0D00;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout )))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .lut_mask = 16'hAAA0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0 .lut_mask = 16'h0004;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1 .lut_mask = 16'h1100;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector53~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (\BUS|Bus_Arbiter1|m1_grant~q )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout )))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector53~0 .lut_mask = 16'hF3C0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N5
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \BUS|Bus_mux1|s1_master_valid~0 (
// Equation(s):
// \BUS|Bus_mux1|s1_master_valid~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q )))) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~1_combout ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datad(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s1_master_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s1_master_valid~0 .lut_mask = 16'hE4A0;
defparam \BUS|Bus_mux1|s1_master_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout )))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  
// & (((!\BUS|Bus_mux1|s1_master_valid~0_combout )) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datad(\BUS|Bus_mux1|s1_master_valid~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11 .lut_mask = 16'h353F;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] $ (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .lut_mask = 16'h0330;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] $ (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5 .lut_mask = 16'h1230;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0 .lut_mask = 16'hAA00;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] $ (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout )))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2 .lut_mask = 16'h1230;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0 .lut_mask = 16'h1333;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~10 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout )))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & 
// (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout  & ((\BUS|Bus_mux1|s1_master_valid~0_combout ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datad(\BUS|Bus_mux1|s1_master_valid~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~10 .lut_mask = 16'hCAC0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ) # ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & 
// \BUS|Bus_mux1|s1_master_valid~0_combout )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\BUS|Bus_mux1|s1_master_valid~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0 .lut_mask = 16'hCDCC;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9 .lut_mask = 16'h000F;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ) # ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout  & 
// \BUS|Bus_mux1|s1_master_valid~0_combout ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\BUS|Bus_mux1|s1_master_valid~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 .lut_mask = 16'h3230;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N31
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ) # ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & 
// \BUS|Bus_mux1|s1_master_valid~0_combout )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datad(\BUS|Bus_mux1|s1_master_valid~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0 .lut_mask = 16'hABAA;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 .lut_mask = 16'h0202;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N15
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] $ 
// (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 .lut_mask = 16'h0220;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N5
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 .lut_mask = 16'h3F3F;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] $ 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 .lut_mask = 16'h2002;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] $ (((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout  & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2])))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0 .lut_mask = 16'h82A0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .lut_mask = 16'hB000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N25
dffeas \BUS|Bus_Arbiter1|previous_m2_grant (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BUS|Bus_Arbiter1|m2_grant~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_m2_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_m2_grant .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_m2_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N30
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_sel[1]~4 (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_sel[1]~4_combout  = (!\SLAVE_4K|SLAVE_PORT|split_en~q  & (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q  & (!\BUS|Bus_Arbiter1|arbiter_state~15_combout  & !\SLAVE_2K2|SLAVE_PORT|split_en~q )))

	.dataa(\SLAVE_4K|SLAVE_PORT|split_en~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|split_en~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_sel[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[1]~4 .lut_mask = 16'h0004;
defparam \BUS|Bus_Arbiter1|slave_sel[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N26
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector5~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector5~0_combout  = (\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ) # (\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q )))

	.dataa(gnd),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector5~0 .lut_mask = 16'hFC00;
defparam \BUS|Bus_Arbiter1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N12
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector5~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector5~1_combout  = (\BUS|Bus_Arbiter1|slave_sel[1]~4_combout ) # ((\BUS|Bus_Arbiter1|Selector5~0_combout ) # ((\trans_done~combout  & \BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q )))

	.dataa(\BUS|Bus_Arbiter1|slave_sel[1]~4_combout ),
	.datab(\trans_done~combout ),
	.datac(\BUS|Bus_Arbiter1|Selector5~0_combout ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector5~1 .lut_mask = 16'hFEFA;
defparam \BUS|Bus_Arbiter1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N18
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector5~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector5~2_combout  = (\BUS|Bus_Arbiter1|Selector5~1_combout ) # ((!\BUS|Bus_Arbiter1|slave_split_en~combout  & (\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & !\trans_done~combout )))

	.dataa(\BUS|Bus_Arbiter1|Selector5~1_combout ),
	.datab(\BUS|Bus_Arbiter1|slave_split_en~combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datad(\trans_done~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector5~2 .lut_mask = 16'hAABA;
defparam \BUS|Bus_Arbiter1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N19
dffeas \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N24
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector15~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector15~0_combout  = (\BUS|Bus_Arbiter1|previous_m2_grant~q  & !\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|previous_m2_grant~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector15~0 .lut_mask = 16'h00F0;
defparam \BUS|Bus_Arbiter1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N18
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector15~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector15~1_combout  = ((\BUS|Bus_Arbiter1|bus_grant[1]~2_combout  & (!\BUS|Bus_Arbiter1|Selector11~0_combout  & \BUS|Bus_Arbiter1|Selector15~0_combout ))) # (!\BUS|Bus_Arbiter1|Selector16~3_combout )

	.dataa(\BUS|Bus_Arbiter1|bus_grant[1]~2_combout ),
	.datab(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datac(\BUS|Bus_Arbiter1|Selector15~0_combout ),
	.datad(\BUS|Bus_Arbiter1|Selector16~3_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector15~1 .lut_mask = 16'h20FF;
defparam \BUS|Bus_Arbiter1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N28
cycloneive_lcell_comb \BUS|Bus_Arbiter1|bus_grant[1]~3 (
// Equation(s):
// \BUS|Bus_Arbiter1|bus_grant[1]~3_combout  = (!\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ) # ((\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ) # (!\BUS|Bus_Arbiter1|bus_grant[1]~2_combout ))))

	.dataa(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|bus_grant[1]~2_combout ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|bus_grant[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[1]~3 .lut_mask = 16'h5545;
defparam \BUS|Bus_Arbiter1|bus_grant[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N2
cycloneive_lcell_comb \BUS|Bus_Arbiter1|bus_grant[1]~4 (
// Equation(s):
// \BUS|Bus_Arbiter1|bus_grant[1]~4_combout  = (!\BUS|Bus_Arbiter1|bus_grant[1]~3_combout  & (\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q  & \BUS|Bus_Arbiter1|Selector6~0_combout ))

	.dataa(\BUS|Bus_Arbiter1|bus_grant[1]~3_combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|Selector6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|bus_grant[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[1]~4 .lut_mask = 16'h4040;
defparam \BUS|Bus_Arbiter1|bus_grant[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N6
cycloneive_lcell_comb \BUS|Bus_Arbiter1|m1_grant~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|m1_grant~0_combout  = (\BUS|Bus_Arbiter1|bus_grant[1]~4_combout  & ((\trans_done~combout ) # ((!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q  & !\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|bus_grant[1]~4_combout ),
	.datad(\trans_done~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|m1_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|m1_grant~0 .lut_mask = 16'hF010;
defparam \BUS|Bus_Arbiter1|m1_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N19
dffeas \BUS|Bus_Arbiter1|m2_grant (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|m1_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|m2_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|m2_grant .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|m2_grant .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \rw_switch2~input (
	.i(rw_switch2),
	.ibar(gnd),
	.o(\rw_switch2~input_o ));
// synopsys translate_off
defparam \rw_switch2~input .bus_hold = "false";
defparam \rw_switch2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~6_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [26])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~6 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~7 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~7_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [27])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~7 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [4])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~0 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~3_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [17])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~3 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~2_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [11])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~2 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [9])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~1 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~4_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~0_combout  & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~3_combout  & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~2_combout  & 
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~1_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~0_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~2_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~4 .lut_mask = 16'h8000;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~5_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [20])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~5 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~6_combout  & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~7_combout  & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~4_combout  & 
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~5_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~7_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~4_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8 .lut_mask = 16'h8000;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q ) # ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31] & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~0 .lut_mask = 16'hF5F1;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N25
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N24
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|Selector2~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|Selector2~0_combout  = (\MASTER2|BUTTON_EVENT1|Selector4~0_combout ) # ((\MASTER2|BUTTON_EVENT1|state.READ_EVENT~q  & ((!\MASTER2|MASTER_PORT|trans_done~0_combout ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.datab(\MASTER2|BUTTON_EVENT1|Selector4~0_combout ),
	.datac(\MASTER2|BUTTON_EVENT1|state.READ_EVENT~q ),
	.datad(\MASTER2|MASTER_PORT|trans_done~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|Selector2~0 .lut_mask = 16'hDCFC;
defparam \MASTER2|BUTTON_EVENT1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N25
dffeas \MASTER2|BUTTON_EVENT1|state.READ_EVENT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|state.READ_EVENT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|state.READ_EVENT .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|state.READ_EVENT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N16
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|Selector5~2 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|Selector5~2_combout  = (\MASTER2|MASTER_PORT|trans_done~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q ) # (!\MASTER2|BUTTON_EVENT1|state.READ_EVENT~q )))

	.dataa(gnd),
	.datab(\MASTER2|BUTTON_EVENT1|state.READ_EVENT~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.datad(\MASTER2|MASTER_PORT|trans_done~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|Selector5~2 .lut_mask = 16'hF300;
defparam \MASTER2|BUTTON_EVENT1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N14
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|Selector0~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|Selector0~0_combout  = (\MASTER2|BUTTON_EVENT1|state.00~q  & (!\MASTER2|BUTTON_EVENT1|Selector5~2_combout )) # (!\MASTER2|BUTTON_EVENT1|state.00~q  & (((\mode_switch~input_o  & !\button2_raw~input_o ))))

	.dataa(\MASTER2|BUTTON_EVENT1|Selector5~2_combout ),
	.datab(\mode_switch~input_o ),
	.datac(\MASTER2|BUTTON_EVENT1|state.00~q ),
	.datad(\button2_raw~input_o ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|Selector0~0 .lut_mask = 16'h505C;
defparam \MASTER2|BUTTON_EVENT1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N15
dffeas \MASTER2|BUTTON_EVENT1|state.00 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|state.00 .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N12
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|Selector4~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|Selector4~0_combout  = (\mode_switch~input_o  & (\rw_switch2~input_o  & (!\button2_raw~input_o  & !\MASTER2|BUTTON_EVENT1|state.00~q )))

	.dataa(\mode_switch~input_o ),
	.datab(\rw_switch2~input_o ),
	.datac(\button2_raw~input_o ),
	.datad(\MASTER2|BUTTON_EVENT1|state.00~q ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|Selector4~0 .lut_mask = 16'h0008;
defparam \MASTER2|BUTTON_EVENT1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N24
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|Selector1~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|Selector1~0_combout  = (!\MASTER2|BUTTON_EVENT1|state.00~q  & (!\button2_raw~input_o  & \mode_switch~input_o ))

	.dataa(\MASTER2|BUTTON_EVENT1|state.00~q ),
	.datab(\button2_raw~input_o ),
	.datac(\mode_switch~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|Selector1~0 .lut_mask = 16'h1010;
defparam \MASTER2|BUTTON_EVENT1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N8
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|Selector1~1 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|Selector1~1_combout  = (\rw_switch2~input_o  & (((\MASTER2|BUTTON_EVENT1|state.WRITE_EVENT~q  & !\MASTER2|MASTER_PORT|trans_done~0_combout )))) # (!\rw_switch2~input_o  & ((\MASTER2|BUTTON_EVENT1|Selector1~0_combout ) # 
// ((\MASTER2|BUTTON_EVENT1|state.WRITE_EVENT~q  & !\MASTER2|MASTER_PORT|trans_done~0_combout ))))

	.dataa(\rw_switch2~input_o ),
	.datab(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.datac(\MASTER2|BUTTON_EVENT1|state.WRITE_EVENT~q ),
	.datad(\MASTER2|MASTER_PORT|trans_done~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|Selector1~1 .lut_mask = 16'h44F4;
defparam \MASTER2|BUTTON_EVENT1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N9
dffeas \MASTER2|BUTTON_EVENT1|state.WRITE_EVENT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|state.WRITE_EVENT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|state.WRITE_EVENT .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|state.WRITE_EVENT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N18
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|instruction[0]~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|instruction[0]~0_combout  = (\MASTER2|BUTTON_EVENT1|state.READ_EVENT~q  & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q  & \MASTER2|MASTER_PORT|trans_done~0_combout )))) # (!\MASTER2|BUTTON_EVENT1|state.READ_EVENT~q  & 
// (((\MASTER2|MASTER_PORT|trans_done~0_combout )) # (!\MASTER2|BUTTON_EVENT1|state.WRITE_EVENT~q )))

	.dataa(\MASTER2|BUTTON_EVENT1|state.WRITE_EVENT~q ),
	.datab(\MASTER2|BUTTON_EVENT1|state.READ_EVENT~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.datad(\MASTER2|MASTER_PORT|trans_done~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|instruction[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|instruction[0]~0 .lut_mask = 16'hF311;
defparam \MASTER2|BUTTON_EVENT1|instruction[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y33_N13
dffeas \MASTER2|BUTTON_EVENT1|instruction[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|instruction[0] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector55~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout  = (\BUS|Bus_Arbiter1|m2_grant~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \MASTER2|BUTTON_EVENT1|instruction [0]))

	.dataa(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector55~0 .lut_mask = 16'hA000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [0] $ (VCC)
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33  = CARRY(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [0])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32 .lut_mask = 16'h33CC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N12
cycloneive_lcell_comb \COMMAND|burst_num2[11]~1 (
// Equation(s):
// \COMMAND|burst_num2[11]~1_combout  = (\LCD|LCD|u1|u1|Mux1~124_combout  & ((\COMMAND|config_state [0]) # ((!\COMMAND|always0~0_combout  & !\COMMAND|burst_num2[11]~0_combout ))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|always0~0_combout ),
	.datac(\COMMAND|burst_num2[11]~0_combout ),
	.datad(\LCD|LCD|u1|u1|Mux1~124_combout ),
	.cin(gnd),
	.combout(\COMMAND|burst_num2[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|burst_num2[11]~1 .lut_mask = 16'hAB00;
defparam \COMMAND|burst_num2[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N17
dffeas \COMMAND|burst_num2[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux110~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[2] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y33_N21
dffeas \MASTER2|BUTTON_EVENT1|burst_num[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num2 [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[2] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y33_N5
dffeas \COMMAND|burst_num2[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux112~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[0] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N0
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|burst_num[0]~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|burst_num[0]~0_combout  = !\COMMAND|burst_num2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|burst_num2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|burst_num[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[0]~0 .lut_mask = 16'h0F0F;
defparam \MASTER2|BUTTON_EVENT1|burst_num[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N1
dffeas \MASTER2|BUTTON_EVENT1|burst_num[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|burst_num[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[0] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y34_N1
dffeas \COMMAND|burst_num2[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux111~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[1] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N9
dffeas \MASTER2|BUTTON_EVENT1|burst_num[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num2 [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[1] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y33_N15
dffeas \COMMAND|burst_num2[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux109~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[3] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N31
dffeas \MASTER2|BUTTON_EVENT1|burst_num[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num2 [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[3] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout  = (!\MASTER2|BUTTON_EVENT1|burst_num [2] & (!\MASTER2|BUTTON_EVENT1|burst_num [0] & (!\MASTER2|BUTTON_EVENT1|burst_num [1] & !\MASTER2|BUTTON_EVENT1|burst_num [3])))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [2]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [0]),
	.datac(\MASTER2|BUTTON_EVENT1|burst_num [1]),
	.datad(\MASTER2|BUTTON_EVENT1|burst_num [3]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~2 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N13
dffeas \COMMAND|burst_num2[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux108~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[4] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N4
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|burst_num[4]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|burst_num[4]~feeder_combout  = \COMMAND|burst_num2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|burst_num2 [4]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|burst_num[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[4]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|burst_num[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N5
dffeas \MASTER2|BUTTON_EVENT1|burst_num[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|burst_num[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[4] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y33_N25
dffeas \COMMAND|burst_num2[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux107~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[5] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N3
dffeas \MASTER2|BUTTON_EVENT1|burst_num[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num2 [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[5] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y32_N21
dffeas \COMMAND|burst_num2[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux105~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[7] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N2
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|burst_num[7]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|burst_num[7]~feeder_combout  = \COMMAND|burst_num2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|burst_num2 [7]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|burst_num[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[7]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|burst_num[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N3
dffeas \MASTER2|BUTTON_EVENT1|burst_num[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|burst_num[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[7] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y32_N31
dffeas \COMMAND|burst_num2[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux106~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[6] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N16
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|burst_num[6]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|burst_num[6]~feeder_combout  = \COMMAND|burst_num2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|burst_num2 [6]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|burst_num[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[6]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|burst_num[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N17
dffeas \MASTER2|BUTTON_EVENT1|burst_num[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|burst_num[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[6] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout  = (!\MASTER2|BUTTON_EVENT1|burst_num [4] & (!\MASTER2|BUTTON_EVENT1|burst_num [5] & (!\MASTER2|BUTTON_EVENT1|burst_num [7] & !\MASTER2|BUTTON_EVENT1|burst_num [6])))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [4]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [5]),
	.datac(\MASTER2|BUTTON_EVENT1|burst_num [7]),
	.datad(\MASTER2|BUTTON_EVENT1|burst_num [6]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~1 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N11
dffeas \COMMAND|burst_num2[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux104~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[8] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N25
dffeas \MASTER2|BUTTON_EVENT1|burst_num[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num2 [8]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[8] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y32_N15
dffeas \COMMAND|burst_num2[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux102~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[10] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N8
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|burst_num[10]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|burst_num[10]~feeder_combout  = \COMMAND|burst_num2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|burst_num2 [10]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|burst_num[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[10]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|burst_num[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N9
dffeas \MASTER2|BUTTON_EVENT1|burst_num[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|burst_num[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[10] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y32_N5
dffeas \COMMAND|burst_num2[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux101~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[11] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N26
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|burst_num[11]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|burst_num[11]~feeder_combout  = \COMMAND|burst_num2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|burst_num2 [11]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|burst_num[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[11]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|burst_num[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N27
dffeas \MASTER2|BUTTON_EVENT1|burst_num[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|burst_num[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[11] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y32_N25
dffeas \COMMAND|burst_num2[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux103~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|burst_num2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|burst_num2[9] .is_wysiwyg = "true";
defparam \COMMAND|burst_num2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N29
dffeas \MASTER2|BUTTON_EVENT1|burst_num[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|burst_num2 [9]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|burst_num [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|burst_num[9] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|burst_num[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout  = (!\MASTER2|BUTTON_EVENT1|burst_num [8] & (!\MASTER2|BUTTON_EVENT1|burst_num [10] & (!\MASTER2|BUTTON_EVENT1|burst_num [11] & !\MASTER2|BUTTON_EVENT1|burst_num [9])))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [8]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [10]),
	.datac(\MASTER2|BUTTON_EVENT1|burst_num [11]),
	.datad(\MASTER2|BUTTON_EVENT1|burst_num [9]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~0 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3 .lut_mask = 16'h8080;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [23]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [26]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [24]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [25])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [23]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [26]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [24]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [25]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [16]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [18]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [15]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [17])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [16]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [18]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [15]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [17]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [22]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [21]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [20])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [22]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [21]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~25_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [20]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [13]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [14]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [19]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [13]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [14]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [19]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~26_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [0] & \MASTER2|BUTTON_EVENT1|burst_num [0]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [0]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2 .lut_mask = 16'h0044;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [1] & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout ) # (!\MASTER2|BUTTON_EVENT1|burst_num [1]))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [1] & (!\MASTER2|BUTTON_EVENT1|burst_num [1] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [1]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~2_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout  = CARRY((\MASTER2|BUTTON_EVENT1|burst_num [2] & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [2]))) # 
// (!\MASTER2|BUTTON_EVENT1|burst_num [2] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [2] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout )))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [2]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~4_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout  = CARRY((\MASTER2|BUTTON_EVENT1|burst_num [3] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [3] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout )) # (!\MASTER2|BUTTON_EVENT1|burst_num 
// [3] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [3]) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout ))))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [3]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~6_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8 .lut_mask = 16'h004D;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout  = CARRY((\MASTER2|BUTTON_EVENT1|burst_num [4] & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [4]))) # 
// (!\MASTER2|BUTTON_EVENT1|burst_num [4] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [4] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout )))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [4]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~8_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [5] & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout ) # (!\MASTER2|BUTTON_EVENT1|burst_num [5]))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [5] & (!\MASTER2|BUTTON_EVENT1|burst_num [5] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [5]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~10_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [6] & (\MASTER2|BUTTON_EVENT1|burst_num [6] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [6] & ((\MASTER2|BUTTON_EVENT1|burst_num [6]) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [6]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~12_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14 .lut_mask = 16'h004D;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [7] & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout ) # (!\MASTER2|BUTTON_EVENT1|burst_num [7]))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [7] & (!\MASTER2|BUTTON_EVENT1|burst_num [7] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [7]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~14_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [8] & (\MASTER2|BUTTON_EVENT1|burst_num [8] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [8] & ((\MASTER2|BUTTON_EVENT1|burst_num [8]) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [8]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~16_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18 .lut_mask = 16'h004D;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout  = CARRY((\MASTER2|BUTTON_EVENT1|burst_num [9] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [9] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout )) # (!\MASTER2|BUTTON_EVENT1|burst_num 
// [9] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [9]) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout ))))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [9]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~18_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20 .lut_mask = 16'h004D;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout  = CARRY((\MASTER2|BUTTON_EVENT1|burst_num [10] & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [10]))) # 
// (!\MASTER2|BUTTON_EVENT1|burst_num [10] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [10] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout )))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [10]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~20_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23_combout  = (\MASTER2|BUTTON_EVENT1|burst_num [11] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [11]))) # 
// (!\MASTER2|BUTTON_EVENT1|burst_num [11] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [11] & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout ))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [11]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~22_cout ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23 .lut_mask = 16'hB2B2;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [12]) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~0_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~27_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~23_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [12]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28 .lut_mask = 16'hFFEF;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state~27 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state~27_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q )

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state~27 .lut_mask = 16'hCC00;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state~27_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [27] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [27] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [27]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [28] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [28] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [28] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~88 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N25
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~89_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [29] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [29] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [29]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[28]~90 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~91_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [30] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [30] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~94  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [30] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[29]~92 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~94 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~93_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [31] $ (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~94 )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[30]~94 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95 .lut_mask = 16'h5A5A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[31]~95_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[31] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout ) 
// # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [31]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [31]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~0 .lut_mask = 16'hF0E0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3] & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1])) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 .lut_mask = 16'h070F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 .lut_mask = 16'hC000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29])) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 .lut_mask = 16'h00FD;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~1 .lut_mask = 16'hA0A0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [0] $ (VCC)
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34  = CARRY(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [0])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 .lut_mask = 16'h33CC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & ((\BUS|Bus_Arbiter1|m2_grant~q )))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \BUS|Bus_Arbiter1|m2_grant~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\BUS|Bus_Arbiter1|m2_grant~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 .lut_mask = 16'hDC50;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & ((!\BUS|Bus_Arbiter1|m2_grant~q ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & (((!\BUS|Bus_Arbiter1|m2_grant~q )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\BUS|Bus_Arbiter1|m2_grant~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43 .lut_mask = 16'h135F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~8 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29] & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~8 .lut_mask = 16'h0200;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29] & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11 .lut_mask = 16'h0800;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29])) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2 .lut_mask = 16'h00FD;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7 .lut_mask = 16'h2020;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) 
// # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .lut_mask = 16'h8C00;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 .lut_mask = 16'h5510;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~2_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~2 .lut_mask = 16'h0040;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~3_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~2_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  
// & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~2_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~3 .lut_mask = 16'h4454;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 .lut_mask = 16'h1101;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4 .lut_mask = 16'hCCFF;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ) # 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~1 .lut_mask = 16'hA0EC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29])) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3 .lut_mask = 16'hFD00;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~1_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~2 .lut_mask = 16'hBAAA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~3 .lut_mask = 16'h30BA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~44 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~44_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~44 .lut_mask = 16'h0003;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout  = ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~44_combout )))) 
// # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~44_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45 .lut_mask = 16'h7377;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [1] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [1] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [1]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N5
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [3] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [3] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [3]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N7
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [5] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [5] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [5]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N11
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N13
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [7] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [7] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [7]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N15
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [9] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [9] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [9]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N21
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [11] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [11] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [11]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N23
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N25
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [13] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [13] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [13]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [15] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [15] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [15]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [17] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [17] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [17]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N5
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [19] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [19] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [19]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N7
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [21] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [21] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [21]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N11
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N13
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [23] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [23] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [23]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N15
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [25] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [25] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [25]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N21
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [27] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [27] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [27]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N23
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [27]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [25]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [26]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [24])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[27]~91 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N25
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [29] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [29] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [29]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[28]~93 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~97  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[29]~95 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~97 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [29]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [28]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [30])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [21]) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [20])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 .lut_mask = 16'hFCFC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [18]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [19]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [16]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [17])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [23]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [22])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [31] $ (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~97 )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[30]~97 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98 .lut_mask = 16'h5A5A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[31]~98_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[31] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [13]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [14]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [15]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [12])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [5]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [6]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [4]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [7])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [11]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [9]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [10]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [8])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout  = ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [0]) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [1])))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [3])

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 .lut_mask = 16'h557F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 .lut_mask = 16'hFEFF;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [31] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 .lut_mask = 16'h0F0E;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout 
//  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 .lut_mask = 16'h8000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .lut_mask = 16'h00EC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~2 .lut_mask = 16'hFEFC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q 
// )))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 .lut_mask = 16'hFC00;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .lut_mask = 16'hF800;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout 
//  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .lut_mask = 16'hFFF8;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .lut_mask = 16'hAFAA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1 .lut_mask = 16'h000F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~2_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~2 .lut_mask = 16'h0045;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~2_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  
// & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~2_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~3 .lut_mask = 16'hFEEE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2 .lut_mask = 16'h0302;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~4 .lut_mask = 16'h0022;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~3_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~3_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~4 .lut_mask = 16'hFFF8;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~5_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ) # ((!\MASTER2|BUTTON_EVENT1|instruction [0] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~4_combout )))

	.dataa(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~5 .lut_mask = 16'hF4F0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N26
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|instruction[1]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|instruction[1]~feeder_combout  = \MASTER2|BUTTON_EVENT1|Selector1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|instruction[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|instruction[1]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|instruction[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y33_N27
dffeas \MASTER2|BUTTON_EVENT1|instruction[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|instruction[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|instruction[1] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~120 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~120_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & !\MASTER2|BUTTON_EVENT1|instruction [1])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datac(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~120_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~120 .lut_mask = 16'h0303;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~120_combout  & ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~120_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 .lut_mask = 16'h0015;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000 .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & 
// (\MASTER2|BUTTON_EVENT1|instruction [1]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datac(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80 .lut_mask = 16'hFC30;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [1] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [1] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [1]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[0]~33 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [2] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [2] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [2] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[1]~35 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N5
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [3] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [3] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [3]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[2]~37 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N7
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [4] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [4] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [4] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[3]~39 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [5] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [5] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [5]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[4]~41 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N11
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [6] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [6] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [6] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[5]~43 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N13
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [7] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [7] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [7]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[6]~45 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N15
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [8] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [8] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [8] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[7]~47 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [9] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [9] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [9]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[8]~49 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [10] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [10] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [10] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[9]~51 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N21
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [11] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [11] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [11]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~53 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N23
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [12] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [12] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [12] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[11]~55 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N25
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [13] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [13] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [13]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[12]~57 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [14] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [14] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [14] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[13]~59 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [15] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [15] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [15]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[14]~61 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y35_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [16] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [16] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [16] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[15]~63 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [17] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [17] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [17]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[16]~65 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [18] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [18] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [18] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[17]~67 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N5
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [19] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [19] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [19]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[18]~69 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N7
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~72 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~72_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [20] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [20] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [20] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[19]~71 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~72_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~72 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~74 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~74_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [21] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [21] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [21]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[20]~73 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~74_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~74 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N11
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~76 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~76_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [22] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [22] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [22] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[21]~75 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~76_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~76 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N13
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~78 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~78_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [23] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [23] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [23]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[22]~77 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~78_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~78 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N15
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [24] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [24] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [24] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[23]~79 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~81_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [25] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [25] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [25]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[24]~82 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~83_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [26] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [26] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [26] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[25]~84 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~86 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y34_N21
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26]~85_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N23
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27]~87_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[10]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [27]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [28]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [29]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [30])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [27]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [28]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [30]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [31])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|burst_count [31]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 .lut_mask = 16'h0010;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout  = (!\MASTER2|BUTTON_EVENT1|instruction [0] & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~1_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~0_combout ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 .lut_mask = 16'h007F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 .lut_mask = 16'h2202;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 .lut_mask = 16'hFEEE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~94 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~94_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  
// & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~94 .lut_mask = 16'h4000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout  = ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~94_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~94_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~5 .lut_mask = 16'hFDF5;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~6_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout  
// & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout 
// ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~6 .lut_mask = 16'hECA0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q 
// ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~0 .lut_mask = 16'hFF30;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~6_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~6 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~9 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~9_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~6_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~6_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~9 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~7 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~7_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~7 .lut_mask = 16'hFF15;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~3 .lut_mask = 16'hFBEA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout )))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~3_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~4 .lut_mask = 16'hEEE4;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32 .lut_mask = 16'h000F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~5_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~4_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~4_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~5 .lut_mask = 16'h2202;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~8 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~8_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~9_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~5_combout  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~7_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~9_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~7_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~5_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~8 .lut_mask = 16'h0015;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector55~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (\BUS|Bus_Arbiter1|m1_grant~q  & \MASTER1|BUTTON_EVENT1|instruction [0]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datad(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector55~0 .lut_mask = 16'hC000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~6_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ) # 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~6 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~9 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~9_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~6_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~6_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~9 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~3 .lut_mask = 16'hFAFC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~3_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~12_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~4 .lut_mask = 16'hFCAA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q )

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32 .lut_mask = 16'h0033;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~5_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~4_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~5 .lut_mask = 16'h2202;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~7 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~7_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~7 .lut_mask = 16'hABAF;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~8 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~8_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~9_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~5_combout  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~7_combout ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~9_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~5_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~7_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~8 .lut_mask = 16'h0105;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y37_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|read_en_in1~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|read_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q )))) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~1_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.datab(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.datad(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|read_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1~0 .lut_mask = 16'hE2C0;
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|counterReg~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|counterReg~2_combout  = (\SLAVE_4K|SLAVE_PORT|Selector2~2_combout  & (\SLAVE_4K|SLAVE_PORT|counterReg [1] $ (\SLAVE_4K|SLAVE_PORT|counterReg [0])))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|Selector2~2_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|counterReg [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|counterReg [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|counterReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|counterReg~2 .lut_mask = 16'h0CC0;
defparam \SLAVE_4K|SLAVE_PORT|counterReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N3
dffeas \SLAVE_4K|SLAVE_PORT|counterReg[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|counterReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|counterReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|counterReg[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|counterReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|Add0~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|Add0~0_combout  = \SLAVE_4K|SLAVE_PORT|counterReg [3] $ (((\SLAVE_4K|SLAVE_PORT|counterReg [0] & (\SLAVE_4K|SLAVE_PORT|counterReg [2] & \SLAVE_4K|SLAVE_PORT|counterReg [1]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|counterReg [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|counterReg [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|counterReg [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|counterReg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|Add0~0 .lut_mask = 16'h78F0;
defparam \SLAVE_4K|SLAVE_PORT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|counterReg~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|counterReg~1_combout  = (\SLAVE_4K|SLAVE_PORT|Selector2~2_combout  & \SLAVE_4K|SLAVE_PORT|Add0~0_combout )

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|Selector2~2_combout ),
	.datac(gnd),
	.datad(\SLAVE_4K|SLAVE_PORT|Add0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|counterReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|counterReg~1 .lut_mask = 16'hCC00;
defparam \SLAVE_4K|SLAVE_PORT|counterReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \SLAVE_4K|SLAVE_PORT|counterReg[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|counterReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|counterReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|counterReg[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|counterReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|Selector2~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|Selector2~2_combout  = (\SLAVE_4K|SLAVE_PORT|split_en~q  & (((!\SLAVE_4K|SLAVE_PORT|counterReg [2] & !\SLAVE_4K|SLAVE_PORT|counterReg [1])) # (!\SLAVE_4K|SLAVE_PORT|counterReg [3])))

	.dataa(\SLAVE_4K|SLAVE_PORT|split_en~q ),
	.datab(\SLAVE_4K|SLAVE_PORT|counterReg [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|counterReg [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|counterReg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|Selector2~2 .lut_mask = 16'h0A2A;
defparam \SLAVE_4K|SLAVE_PORT|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|counterReg~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|counterReg~4_combout  = (!\SLAVE_4K|SLAVE_PORT|counterReg [0] & \SLAVE_4K|SLAVE_PORT|Selector2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|counterReg [0]),
	.datad(\SLAVE_4K|SLAVE_PORT|Selector2~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|counterReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|counterReg~4 .lut_mask = 16'h0F00;
defparam \SLAVE_4K|SLAVE_PORT|counterReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \SLAVE_4K|SLAVE_PORT|counterReg[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|counterReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|counterReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|counterReg[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|counterReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|counterReg~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|counterReg~3_combout  = (\SLAVE_4K|SLAVE_PORT|Selector2~2_combout  & (\SLAVE_4K|SLAVE_PORT|counterReg [2] $ (((\SLAVE_4K|SLAVE_PORT|counterReg [0] & \SLAVE_4K|SLAVE_PORT|counterReg [1])))))

	.dataa(\SLAVE_4K|SLAVE_PORT|counterReg [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|Selector2~2_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|counterReg [2]),
	.datad(\SLAVE_4K|SLAVE_PORT|counterReg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|counterReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|counterReg~3 .lut_mask = 16'h48C0;
defparam \SLAVE_4K|SLAVE_PORT|counterReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \SLAVE_4K|SLAVE_PORT|counterReg[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|counterReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|counterReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|counterReg[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|counterReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|Selector0~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|Selector0~0_combout  = (\SLAVE_4K|SLAVE_PORT|split_en~q  & (\SLAVE_4K|SLAVE_PORT|counterReg [3] & ((\SLAVE_4K|SLAVE_PORT|counterReg [2]) # (\SLAVE_4K|SLAVE_PORT|counterReg [1]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|split_en~q ),
	.datab(\SLAVE_4K|SLAVE_PORT|counterReg [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|counterReg [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|counterReg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|Selector0~0 .lut_mask = 16'hA080;
defparam \SLAVE_4K|SLAVE_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|Selector0~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|Selector0~1_combout  = (\SLAVE_4K|SLAVE_PORT|Selector0~0_combout ) # ((\SLAVE_4K|SLAVE_PORT|slave_valid~q  & !\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ))

	.dataa(\SLAVE_4K|SLAVE_PORT|Selector0~0_combout ),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|Selector0~1 .lut_mask = 16'hAAFA;
defparam \SLAVE_4K|SLAVE_PORT|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N25
dffeas \SLAVE_4K|SLAVE_PORT|slave_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|slave_valid .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|slave_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|read_en_in1~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|read_en_in1~1_combout  = (!\SLAVE_4K|SLAVE_PORT|slave_valid~q  & ((\SLAVE_4K|SLAVE_PORT|read_en_in1~q  & ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ))) # (!\SLAVE_4K|SLAVE_PORT|read_en_in1~q  & 
// (\SLAVE_4K|SLAVE_PORT|read_en_in1~0_combout ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|read_en_in1~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|read_en_in1~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|read_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1~1 .lut_mask = 16'h003A;
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \SLAVE_4K|SLAVE_PORT|read_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|read_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|read_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|read_en_in (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|read_en_in~combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_4K|SLAVE_PORT|read_en_in1~q )

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datac(gnd),
	.datad(\SLAVE_4K|SLAVE_PORT|read_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|read_en_in .lut_mask = 16'hCC00;
defparam \SLAVE_4K|SLAVE_PORT|read_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|Selector1~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|Selector1~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q  & (!\SLAVE_4K|SLAVE_PORT|slave_valid~q  & ((\SLAVE_4K|SLAVE_PORT|read_en_in~combout ) # (\SLAVE_4K|SLAVE_PORT|state.01~q )))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q  & ((\SLAVE_4K|SLAVE_PORT|read_en_in~combout ) # ((\SLAVE_4K|SLAVE_PORT|state.01~q ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ),
	.datab(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|state.01~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|Selector1~0 .lut_mask = 16'h54FC;
defparam \SLAVE_4K|SLAVE_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \SLAVE_4K|SLAVE_PORT|state.01 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|state.01 .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|Selector2~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|Selector2~3_combout  = (\SLAVE_4K|SLAVE_PORT|Selector2~2_combout ) # ((!\SLAVE_4K|SLAVE_PORT|state.01~q  & (\SLAVE_4K|SLAVE_PORT|read_en_in1~q  & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q )))

	.dataa(\SLAVE_4K|SLAVE_PORT|state.01~q ),
	.datab(\SLAVE_4K|SLAVE_PORT|read_en_in1~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|Selector2~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|Selector2~3 .lut_mask = 16'hFF40;
defparam \SLAVE_4K|SLAVE_PORT|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \SLAVE_4K|SLAVE_PORT|split_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|split_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|split_en .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|split_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N28
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_split_en (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_split_en~combout  = (\SLAVE_4K|SLAVE_PORT|split_en~q ) # (\SLAVE_2K2|SLAVE_PORT|split_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|split_en~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|split_en~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_split_en~combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_split_en .lut_mask = 16'hFFF0;
defparam \BUS|Bus_Arbiter1|slave_split_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
cycloneive_lcell_comb \BUS|Bus_Arbiter1|previous_slave_sel[0]~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout  = (!\trans_done~combout  & (\BUS|Bus_Arbiter1|slave_split_en~combout  & (\rst~input_o  & \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q )))

	.dataa(\trans_done~combout ),
	.datab(\BUS|Bus_Arbiter1|slave_split_en~combout ),
	.datac(\rst~input_o ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0]~0 .lut_mask = 16'h4000;
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N7
dffeas \BUS|Bus_Arbiter1|previous_m1_grant (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BUS|Bus_Arbiter1|m1_grant~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_m1_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_m1_grant .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_m1_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N6
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector14~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector14~2_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & ((\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ) # ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ) # 
// (\BUS|Bus_Arbiter1|previous_m1_grant~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|previous_m1_grant~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector14~2 .lut_mask = 16'h00FE;
defparam \BUS|Bus_Arbiter1|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N0
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector14~3 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector14~3_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & (!\BUS|Bus_Arbiter1|Selector11~0_combout  & (!\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & \BUS|Bus_Arbiter1|Selector14~2_combout )))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|Selector14~2_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector14~3 .lut_mask = 16'h0100;
defparam \BUS|Bus_Arbiter1|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N1
dffeas \BUS|Bus_Arbiter1|m1_grant (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|m1_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|m1_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|m1_grant .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|m1_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\BUS|Bus_Arbiter1|m1_grant~q )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109 .lut_mask = 16'h0A0A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout  = (!\BUS|Bus_Arbiter1|bus_busy~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 .lut_mask = 16'h00FE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y39_N1
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [1] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [1] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [1]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N3
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N5
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [3] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [3] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [3]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [5] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [5] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [5]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N11
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[5]~47 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N13
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [7] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [7] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [7]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[6]~49 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N15
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[7]~51 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [9] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [9] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [9]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[8]~53 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[9]~55 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N21
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [11] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [11] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [11]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[10]~57 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N23
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[11]~59 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [13] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [13] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [13]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[12]~61 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[13]~63 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [15] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [15] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [15]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[14]~65 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y39_N31
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[15]~67 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N1
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [17] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [17] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [17]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[16]~69 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N3
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[17]~71 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N5
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [19] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [19] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [19]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~73 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[19]~75 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [21] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [21] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [21]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[20]~77 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N11
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[21]~79 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N13
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [23] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [23] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [23]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[22]~81 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N15
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[23]~83 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [25] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [25] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [25]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[24]~85 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[25]~87 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~89 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y38_N21
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y38_N23
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y38_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [27]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [26]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [24]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [25])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y38_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [23]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [22]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [20]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [21])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y38_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [16]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [19]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [18]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [17])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y38_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [30]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [29]) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [28]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 .lut_mask = 16'hFFFC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [31] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 .lut_mask = 16'h0F0A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 .lut_mask = 16'h1000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~1 .lut_mask = 16'h5540;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N5
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 .lut_mask = 16'h3100;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  
// & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~5 .lut_mask = 16'hFFF8;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 .lut_mask = 16'h153F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout )))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 .lut_mask = 16'h30F0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 .lut_mask = 16'h5F00;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout  = ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 .lut_mask = 16'hC8FF;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q  & (\MASTER1|BUTTON_EVENT1|instruction [0] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ) # ((\MASTER1|BUTTON_EVENT1|instruction [0] & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datab(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~1 .lut_mask = 16'hDC50;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ) # 
// (\MASTER1|BUTTON_EVENT1|instruction [1]))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datac(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 .lut_mask = 16'h0054;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N18
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready~q  & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .lut_mask = 16'h000F;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .lut_mask = 16'hAA22;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .lut_mask = 16'hE2E2;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2] $ (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout )))

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1 .lut_mask = 16'h0CC0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N13
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] $ (((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout  & 
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2])))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .lut_mask = 16'h48C0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N19
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (((!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & !\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3])))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0])))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .lut_mask = 16'h202C;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] $ (((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .lut_mask = 16'h4B00;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] & (((!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0])) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .lut_mask = 16'h1333;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  & \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .lut_mask = 16'hC0EA;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N1
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & !\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout )

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .lut_mask = 16'h0A0A;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N6
cycloneive_lcell_comb \BUS|Bus_mux1|m2_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|m2_rx_data~0_combout  = (\BUS|Bus_Arbiter1|bus_grant [1] & (!\BUS|Bus_Arbiter1|bus_grant [0] & (\BUS|Bus_Arbiter1|slave_sel [1] & !\BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datac(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m2_rx_data~0 .lut_mask = 16'h0020;
defparam \BUS|Bus_mux1|m2_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \BUS|Bus_mux1|s2_master_valid~0 (
// Equation(s):
// \BUS|Bus_mux1|s2_master_valid~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q )))) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (\BUS|Bus_mux1|m2_rx_data~0_combout  & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datab(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s2_master_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s2_master_valid~0 .lut_mask = 16'hE4A0;
defparam \BUS|Bus_mux1|s2_master_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N27
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q )

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9 .lut_mask = 16'h0033;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .lut_mask = 16'h0D00;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout )))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout )) # (!\BUS|Bus_mux1|s2_master_valid~0_combout )))

	.dataa(\BUS|Bus_mux1|s2_master_valid~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11 .lut_mask = 16'h335F;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] $ (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .lut_mask = 16'h003C;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N15
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] $ (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & 
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5 .lut_mask = 16'h0078;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0 .lut_mask = 16'hF000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] $ (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & 
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout )))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2 .lut_mask = 16'h0078;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (((!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2])) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0 .lut_mask = 16'h1333;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~10 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout )))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (\BUS|Bus_mux1|s2_master_valid~0_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout )))

	.dataa(\BUS|Bus_mux1|s2_master_valid~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~10 .lut_mask = 16'hF808;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N13
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ) # ((\BUS|Bus_mux1|s2_master_valid~0_combout  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & 
// !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q )))

	.dataa(\BUS|Bus_mux1|s2_master_valid~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0 .lut_mask = 16'hFF02;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ) # ((\BUS|Bus_mux1|s2_master_valid~0_combout  & 
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ))))

	.dataa(\BUS|Bus_mux1|s2_master_valid~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 .lut_mask = 16'h00F8;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ) # ((\BUS|Bus_mux1|s2_master_valid~0_combout  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & 
// !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q )))

	.dataa(\BUS|Bus_mux1|s2_master_valid~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0 .lut_mask = 16'hFF02;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ))

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 .lut_mask = 16'h000C;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N25
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] $ 
// (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 .lut_mask = 16'h0048;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N7
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 .lut_mask = 16'h55FF;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout  $ 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 .lut_mask = 16'h0082;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N11
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] $ (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & 
// !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout )))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0 .lut_mask = 16'hD200;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .lut_mask = 16'h8C00;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N1
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|read_en_in1~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|read_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q )))) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~0_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datad(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|read_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1~0 .lut_mask = 16'hCAC0;
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|read_en_in1~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|read_en_in1~1_combout  = (!\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & ((\SLAVE_2K1|SLAVE_PORT|read_en_in1~q  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q )) # (!\SLAVE_2K1|SLAVE_PORT|read_en_in1~q  & 
// ((\SLAVE_2K1|SLAVE_PORT|read_en_in1~0_combout )))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datab(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|read_en_in1~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|read_en_in1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|read_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1~1 .lut_mask = 16'h1310;
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N25
dffeas \SLAVE_2K1|SLAVE_PORT|read_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|read_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|read_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|read_en_in (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|read_en_in~combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_2K1|SLAVE_PORT|read_en_in1~q )

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|read_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in .lut_mask = 16'hAA00;
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|Selector1~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|Selector1~0_combout  = (\SLAVE_2K1|SLAVE_PORT|read_en_in~combout  & (((!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q )) # (!\SLAVE_2K1|SLAVE_PORT|slave_valid~q ))) # (!\SLAVE_2K1|SLAVE_PORT|read_en_in~combout  & 
// (\SLAVE_2K1|SLAVE_PORT|state.01~q  & ((!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ) # (!\SLAVE_2K1|SLAVE_PORT|slave_valid~q ))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|state.01~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|Selector1~0 .lut_mask = 16'h32FA;
defparam \SLAVE_2K1|SLAVE_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N19
dffeas \SLAVE_2K1|SLAVE_PORT|state.01 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|state.01 .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|Selector2~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|Selector2~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & (\SLAVE_2K1|SLAVE_PORT|read_en_in1~q  & !\SLAVE_2K1|SLAVE_PORT|state.01~q ))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datab(\SLAVE_2K1|SLAVE_PORT|read_en_in1~q ),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|state.01~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|Selector2~0 .lut_mask = 16'h0088;
defparam \SLAVE_2K1|SLAVE_PORT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N1
dffeas \SLAVE_2K1|SLAVE_PORT|state.SPLIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|state.SPLIT .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|Selector0~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|Selector0~0_combout  = (\SLAVE_2K1|SLAVE_PORT|state.SPLIT~q ) # ((!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q  & \SLAVE_2K1|SLAVE_PORT|slave_valid~q ))

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|state.SPLIT~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|Selector0~0 .lut_mask = 16'hFF30;
defparam \SLAVE_2K1|SLAVE_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N5
dffeas \SLAVE_2K1|SLAVE_PORT|slave_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|slave_valid .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|slave_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ) # 
// (\MASTER2|BUTTON_EVENT1|instruction [1]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 .lut_mask = 16'h1110;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N13
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout  = (\BUS|Bus_mux1|m2_rx_data~0_combout  & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & (!\BUS|Bus_mux1|m1_rx_data~0_combout  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q 
// )))

	.dataa(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .lut_mask = 16'h0002;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  = (\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ) # ((\BUS|Bus_mux1|m1_rx_data~0_combout  & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .lut_mask = 16'hF080;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  & !\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .lut_mask = 16'h000F;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7 .lut_mask = 16'h0202;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout  = (\BUS|Bus_mux1|m2_rx_data~1_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  & \BUS|Bus_mux1|m2_rx_data~0_combout 
// )))) # (!\BUS|Bus_mux1|m2_rx_data~1_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  & ((\BUS|Bus_mux1|m2_rx_data~0_combout ))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.datad(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~5 .lut_mask = 16'hECA0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q  & (!\BUS|Bus_mux1|m1_rx_data~3_combout  & (\BUS|Bus_mux1|m2_rx_data~3_combout  & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q 
// )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datab(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.datac(\BUS|Bus_mux1|m2_rx_data~3_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .lut_mask = 16'h0010;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  = (\SLAVE_2K2|SLAVE_PORT|slave_valid~q  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ) # ((\BUS|Bus_mux1|m1_rx_data~3_combout  & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datab(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .lut_mask = 16'hAA80;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] $ (((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .lut_mask = 16'h4B00;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N3
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datac(gnd),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .lut_mask = 16'h88AA;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2] $ (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1 .lut_mask = 16'h0AA0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] $ (((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2] & 
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout )))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .lut_mask = 16'h28A0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (((!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & !\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3])))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0])))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .lut_mask = 16'h202C;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] & (((!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2])) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0])))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .lut_mask = 16'h1333;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout 
// ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .lut_mask = 16'hF222;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .lut_mask = 16'hE2E2;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N13
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q  & !\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout )

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .lut_mask = 16'h0303;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N27
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~10 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~10 .lut_mask = 16'h0500;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ) # ((\BUS|Bus_mux1|m2_rx_data~3_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datab(\BUS|Bus_mux1|m2_rx_data~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6 .lut_mask = 16'hE0A0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & 
// (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 .lut_mask = 16'h3F35;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .lut_mask = 16'h000C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~2 .lut_mask = 16'hECA0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~97 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~97_combout  = ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~97 .lut_mask = 16'h7373;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29] & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98 .lut_mask = 16'h0400;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~99 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~99_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout )))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~99_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~99 .lut_mask = 16'hA0C0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~100 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~100_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~99_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~99_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~100_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~100 .lut_mask = 16'h888A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~96 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~96_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~94_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~94_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~96 .lut_mask = 16'hFEFF;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~101 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~101_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~96_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~97_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~100_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~97_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~100_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~96_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~101_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~101 .lut_mask = 16'hFF20;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~103 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~103_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~103_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~103 .lut_mask = 16'hCC4C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~102 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~102_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout 
// )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~100_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~100_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~102_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~102 .lut_mask = 16'h1131;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~2 .lut_mask = 16'hBA00;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout  & ((\BUS|Bus_Arbiter1|bus_busy~q )))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout  & (((\BUS|Bus_Arbiter1|arbiter_busy~q ) # (\BUS|Bus_Arbiter1|bus_busy~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 .lut_mask = 16'hBB30;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N25
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ) # (!\MASTER2|BUTTON_EVENT1|instruction [1])))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datac(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114 .lut_mask = 16'h00CF;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout  & (!\BUS|Bus_Arbiter1|arbiter_busy~q  & !\BUS|Bus_Arbiter1|bus_busy~q 
// )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~3 .lut_mask = 16'hAAAB;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~104 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~104_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~104_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~104 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~105 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~105_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~103_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~102_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~104_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~103_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~102_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~104_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~105_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~105 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .lut_mask = 16'h4500;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~106 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~106_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~106_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~106 .lut_mask = 16'hAAEE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~107 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~107_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~98_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~107_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~107 .lut_mask = 16'hC0A0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~108 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~108_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout )))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~107_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~107_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~108_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~108 .lut_mask = 16'h3F2E;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~109 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~109_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~108_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~108_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~109_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~109 .lut_mask = 16'h0CFC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~110 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~110_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~106_combout  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~106_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~109_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~106_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~109_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~110_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~110 .lut_mask = 16'h0145;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~101_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~105_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~110_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~101_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~105_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~110_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111 .lut_mask = 16'hEEEA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2 .lut_mask = 16'h000F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~113 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~113_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q )

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~113_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~113 .lut_mask = 16'h00CC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~115 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~115_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~113_combout  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~113_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~115_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~115 .lut_mask = 16'h3F15;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~116 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~116_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~115_combout  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~115_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~116_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~116 .lut_mask = 16'h444C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout )))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .lut_mask = 16'hAAA0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N23
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~112 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~112_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # ((!\BUS|Bus_Arbiter1|m2_grant~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\BUS|Bus_Arbiter1|bus_busy~q )))

	.dataa(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~112_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~112 .lut_mask = 16'hFF04;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~116_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~112_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~116_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~112_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117 .lut_mask = 16'h0051;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~34 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~34_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~35  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~34_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~35 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~34 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~36 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~36_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~35  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~35  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~37  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~35 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~35 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~36_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~36 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N5
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~38 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~39  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~39 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~38 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N7
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~40 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~40_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~39  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~39  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~41  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~39 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~39 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~40_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~40 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~42 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~42_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~43  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~42_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~43 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~42 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N11
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~44 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~44_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~43  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~43  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~45  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~43 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~43 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~44_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~44 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N13
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~46 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~46_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~47  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~46_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~47 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~46 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N15
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~48 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~48_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~47  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~47  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~49  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~47 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~47 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~48_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~48 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~50 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~50_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~51  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~50_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~51 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~50 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~52 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~52_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~51  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~51  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~53  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~51 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~51 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~52_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~52 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N21
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~54 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~54_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~55  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~54_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~55 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~54 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N23
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~56 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~56_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~55  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~55  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~57  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~55 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~55 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~56_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~56 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N25
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~58 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~58_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~59  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~58_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~59 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~58 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~60 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~60_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~59  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~59  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~61  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~59 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~59 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~60_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~60 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~62 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~62_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~63  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~62_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~63 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~62 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y37_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~64 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~64_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~63  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~63  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~65  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~63 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~63 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~64_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~64 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~66 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~66_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~67  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~66_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~67 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~66 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~68 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~68_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~67  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~67  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~69  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~67 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~67 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~68_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~68 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N5
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~70 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~70_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~71  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~70_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~71 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~70 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N7
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~72 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~72_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~71  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~71  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~73  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~71 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~71 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~72_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~72 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~74 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~74_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~75  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~74_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~75 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~74 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N11
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~76 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~76_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~75  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~75  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~77  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~75 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~75 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~76_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~76 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N13
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~78 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~78_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~79  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~78_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~79 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~78 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N15
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~80 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~80_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~79  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~79  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~81  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~79 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~79 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~80_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~80 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~82 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~82_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~83  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~82_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~83 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~82 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~84 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~84_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~83  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~83  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~85  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~83 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~83 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~84_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~84 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N21
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~86 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~86_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~87  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~86_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~87 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~86 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N23
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~88 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~88_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~87  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~87  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~89  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~87 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~87 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~88_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~88 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N25
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~90 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~90_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~91  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~90_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~91 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~90 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~92 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~92_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~91  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~91  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~93  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~91 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~91 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~92_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~93 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~92 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~118 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] $ (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~93 )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~93 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~118 .lut_mask = 16'h5A5A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~111_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .lut_mask = 16'h0008;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29] & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 .lut_mask = 16'h0200;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~2 .lut_mask = 16'hFCEC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 .lut_mask = 16'h153F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 .lut_mask = 16'hDF00;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 .lut_mask = 16'h0AAA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~5 .lut_mask = 16'hFFEA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout  = ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 .lut_mask = 16'hFD55;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout  & ((\MASTER2|BUTTON_EVENT1|instruction [0])))) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout  & \MASTER2|BUTTON_EVENT1|instruction [0]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~1 .lut_mask = 16'hDC50;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0 .lut_mask = 16'h0002;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1 .lut_mask = 16'h0300;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector53~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & ((\BUS|Bus_Arbiter1|m2_grant~q ))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout ),
	.datac(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector53~0 .lut_mask = 16'hE4E4;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \BUS|Bus_mux1|s3_master_valid~0 (
// Equation(s):
// \BUS|Bus_mux1|s3_master_valid~0_combout  = (\BUS|Bus_mux1|m1_rx_data~3_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q )))) # (!\BUS|Bus_mux1|m1_rx_data~3_combout  & (\BUS|Bus_mux1|m2_rx_data~3_combout  & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q )))

	.dataa(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.datab(\BUS|Bus_mux1|m2_rx_data~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s3_master_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s3_master_valid~0 .lut_mask = 16'hEA40;
defparam \BUS|Bus_mux1|s3_master_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout )))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout )) # (!\BUS|Bus_mux1|s3_master_valid~0_combout )))

	.dataa(\BUS|Bus_mux1|s3_master_valid~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11 .lut_mask = 16'h335F;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .lut_mask = 16'h0C04;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N7
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] $ (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .lut_mask = 16'h0330;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] $ (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & 
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5 .lut_mask = 16'h1230;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N23
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0 .lut_mask = 16'hA0A0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] $ (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & 
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout )))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~11_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2 .lut_mask = 16'h1230;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (((!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2])) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0 .lut_mask = 16'h1333;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~10 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout )))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout  & ((\BUS|Bus_mux1|s3_master_valid~0_combout ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan1~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datad(\BUS|Bus_mux1|s3_master_valid~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~10 .lut_mask = 16'hCAC0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ) # ((\BUS|Bus_mux1|s3_master_valid~0_combout  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & 
// !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q )))

	.dataa(\BUS|Bus_mux1|s3_master_valid~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0 .lut_mask = 16'hFF02;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~feeder (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~feeder_combout  = \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N5
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q )

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9 .lut_mask = 16'h1111;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ) # ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout  & 
// \BUS|Bus_mux1|s3_master_valid~0_combout ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~9_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\BUS|Bus_mux1|s3_master_valid~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 .lut_mask = 16'h5450;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N3
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ) # ((!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & 
// \BUS|Bus_mux1|s3_master_valid~0_combout )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\BUS|Bus_mux1|s3_master_valid~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0 .lut_mask = 16'hCDCC;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 .lut_mask = 16'h000A;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N7
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] $ 
// (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 .lut_mask = 16'h0220;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N29
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(gnd),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 .lut_mask = 16'h33FF;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout  $ 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 .lut_mask = 16'h0082;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N11
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] $ (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & 
// !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout )))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0 .lut_mask = 16'hC048;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .lut_mask = 16'hB000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & !\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout )

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .lut_mask = 16'h0C0C;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N11
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N6
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|read_en_in1~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|read_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~3_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q )) # (!\BUS|Bus_mux1|m1_rx_data~3_combout  & (((\BUS|Bus_mux1|m2_rx_data~3_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.datac(\BUS|Bus_mux1|m2_rx_data~3_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|read_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1~0 .lut_mask = 16'hD888;
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|read_en_in1~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|read_en_in1~1_combout  = (!\SLAVE_2K2|SLAVE_PORT|slave_valid~q  & ((\SLAVE_2K2|SLAVE_PORT|read_en_in1~q  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q )) # (!\SLAVE_2K2|SLAVE_PORT|read_en_in1~q  & 
// ((\SLAVE_2K2|SLAVE_PORT|read_en_in1~0_combout )))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datab(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|read_en_in1~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|read_en_in1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|read_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1~1 .lut_mask = 16'h1310;
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N27
dffeas \SLAVE_2K2|SLAVE_PORT|read_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|read_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|read_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|read_en_in (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|read_en_in~combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_2K2|SLAVE_PORT|read_en_in1~q )

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|read_en_in1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in .lut_mask = 16'hA0A0;
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|Selector1~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|Selector1~0_combout  = (\SLAVE_2K2|SLAVE_PORT|slave_valid~q  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q  & ((\SLAVE_2K2|SLAVE_PORT|state.01~q ) # (\SLAVE_2K2|SLAVE_PORT|read_en_in~combout )))) # 
// (!\SLAVE_2K2|SLAVE_PORT|slave_valid~q  & (((\SLAVE_2K2|SLAVE_PORT|state.01~q ) # (\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|state.01~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|Selector1~0 .lut_mask = 16'h7770;
defparam \SLAVE_2K2|SLAVE_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N19
dffeas \SLAVE_2K2|SLAVE_PORT|state.01 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|state.01 .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|Selector2~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|Selector2~3_combout  = (\SLAVE_2K2|SLAVE_PORT|Selector2~2_combout ) # ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & (!\SLAVE_2K2|SLAVE_PORT|state.01~q  & \SLAVE_2K2|SLAVE_PORT|read_en_in1~q )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datab(\SLAVE_2K2|SLAVE_PORT|state.01~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|read_en_in1~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|Selector2~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|Selector2~3 .lut_mask = 16'hFF20;
defparam \SLAVE_2K2|SLAVE_PORT|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N9
dffeas \SLAVE_2K2|SLAVE_PORT|split_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|split_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|split_en .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|split_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|Selector2~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|Selector2~2_combout  = (\SLAVE_2K2|SLAVE_PORT|split_en~q  & (((!\SLAVE_2K2|SLAVE_PORT|counterReg [1] & !\SLAVE_2K2|SLAVE_PORT|counterReg [2])) # (!\SLAVE_2K2|SLAVE_PORT|counterReg [3])))

	.dataa(\SLAVE_2K2|SLAVE_PORT|counterReg [1]),
	.datab(\SLAVE_2K2|SLAVE_PORT|counterReg [3]),
	.datac(\SLAVE_2K2|SLAVE_PORT|counterReg [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|split_en~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|Selector2~2 .lut_mask = 16'h3700;
defparam \SLAVE_2K2|SLAVE_PORT|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|counterReg~4 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|counterReg~4_combout  = (!\SLAVE_2K2|SLAVE_PORT|counterReg [0] & \SLAVE_2K2|SLAVE_PORT|Selector2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|counterReg [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|Selector2~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|counterReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|counterReg~4 .lut_mask = 16'h0F00;
defparam \SLAVE_2K2|SLAVE_PORT|counterReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N21
dffeas \SLAVE_2K2|SLAVE_PORT|counterReg[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|counterReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|counterReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|counterReg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|counterReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N10
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|counterReg~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|counterReg~2_combout  = (\SLAVE_2K2|SLAVE_PORT|Selector2~2_combout  & (\SLAVE_2K2|SLAVE_PORT|counterReg [0] $ (\SLAVE_2K2|SLAVE_PORT|counterReg [1])))

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|counterReg [0]),
	.datac(\SLAVE_2K2|SLAVE_PORT|counterReg [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|Selector2~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|counterReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|counterReg~2 .lut_mask = 16'h3C00;
defparam \SLAVE_2K2|SLAVE_PORT|counterReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N11
dffeas \SLAVE_2K2|SLAVE_PORT|counterReg[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|counterReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|counterReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|counterReg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|counterReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|Selector0~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|Selector0~0_combout  = (\SLAVE_2K2|SLAVE_PORT|counterReg [3] & (\SLAVE_2K2|SLAVE_PORT|split_en~q  & ((\SLAVE_2K2|SLAVE_PORT|counterReg [1]) # (\SLAVE_2K2|SLAVE_PORT|counterReg [2]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|counterReg [1]),
	.datab(\SLAVE_2K2|SLAVE_PORT|counterReg [3]),
	.datac(\SLAVE_2K2|SLAVE_PORT|counterReg [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|split_en~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|Selector0~0 .lut_mask = 16'hC800;
defparam \SLAVE_2K2|SLAVE_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|Selector0~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|Selector0~1_combout  = (\SLAVE_2K2|SLAVE_PORT|Selector0~0_combout ) # ((\SLAVE_2K2|SLAVE_PORT|slave_valid~q  & !\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ))

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|Selector0~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|Selector0~1 .lut_mask = 16'hCCFC;
defparam \SLAVE_2K2|SLAVE_PORT|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N23
dffeas \SLAVE_2K2|SLAVE_PORT|slave_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|slave_valid .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|slave_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout  = (\BUS|Bus_mux1|m2_rx_data~1_combout  & ((\SLAVE_4K|SLAVE_PORT|slave_valid~q ) # ((\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & \BUS|Bus_mux1|m2_rx_data~0_combout )))) # 
// (!\BUS|Bus_mux1|m2_rx_data~1_combout  & (\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & (\BUS|Bus_mux1|m2_rx_data~0_combout )))

	.dataa(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datac(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datad(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0 .lut_mask = 16'hEAC0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ) # ((\BUS|Bus_mux1|m2_rx_data~3_combout  & \SLAVE_2K2|SLAVE_PORT|slave_valid~q 
// ))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~3_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1 .lut_mask = 16'h00F8;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ) # ((\MASTER2|BUTTON_EVENT1|instruction [0] & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))))

	.dataa(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~6 .lut_mask = 16'hEC00;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~7 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~7 .lut_mask = 16'hFCFD;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~97 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~97_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q  & (((!\MASTER2|BUTTON_EVENT1|instruction [1]) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q )) # (!\MASTER2|BUTTON_EVENT1|instruction 
// [0])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datab(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~97 .lut_mask = 16'h1555;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~97_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~97_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98 .lut_mask = 16'h00F5;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N5
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N7
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N9
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N11
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N13
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N15
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N17
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N19
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N21
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N23
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N25
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N27
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N29
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y31_N31
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N1
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N3
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N5
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N7
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N9
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N11
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N13
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N15
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N17
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N19
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N21
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N23
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N25
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N27
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~93  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N29
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31] $ (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~93 )

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94 .lut_mask = 16'h5A5A;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y30_N31
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1 .lut_mask = 16'h4404;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96 .lut_mask = 16'hF0FF;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N1
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y31_N3
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0] & \MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0 .lut_mask = 16'hC000;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]) # ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout  & \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9 .lut_mask = 16'hF4F4;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  & 
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q )))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout  & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0 .lut_mask = 16'hECA0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N17
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~32_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout  & \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~32_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59 .lut_mask = 16'hFF50;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N1
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [1] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [1] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [1]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N3
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [2] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [2] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [2] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N5
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [3] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [3] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [3]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N7
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [4] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [4] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [4] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N9
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [5] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [5] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [5]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N11
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [6] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [6] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [6] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N13
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [7] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [7] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [7]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N15
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [8] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [8] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [8] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N17
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [9] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [9] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [9]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N19
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [10] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [10] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [10] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N21
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [11] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [11] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [11]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N23
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [12] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [12] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [12] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N25
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [13] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [13] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [13]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N27
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [14] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [14] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [14] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N29
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [15] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [15] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [15]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N31
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [16] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [16] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [16] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N1
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [17] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [17] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [17]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N3
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [18] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [18] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [18] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N5
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [19] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [19] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [19]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N7
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [20] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [20] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [20] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N9
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [21] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [21] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [21]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N11
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [22] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [22] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [22] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N13
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [23] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [23] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [23]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N15
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [24] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [24] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [24] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N17
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [25] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [25] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [25]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N19
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [26] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [26] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [26] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N21
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [27] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [27] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [27]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N23
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [28] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [28] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [28] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N25
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [29] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [29] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [29]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N27
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [30] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [30] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~95  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [30] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~95 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N29
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [31] $ (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~95 )

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~95 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96 .lut_mask = 16'h5A5A;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y34_N31
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[31] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~29 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~29_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [30]) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [28]) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [29]) # 
// (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [27])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [30]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [28]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [27]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~29_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~29 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~27 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~27_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [23]) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [26]) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [24]) # 
// (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [25])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [23]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [26]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [24]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [25]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~27_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~27 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~25 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~25_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [16]) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [18]) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [15]) # 
// (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [17])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [16]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [18]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [15]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [17]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~25_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~25 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~26 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~26_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [21]) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [22]) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [19]) # 
// (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [20])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [21]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [22]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [19]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [20]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~26_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~26 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout  = CARRY((\MASTER2|BUTTON_EVENT1|burst_num [0] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [0]))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~1 .lut_mask = 16'h0022;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [1] & ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout ) # (!\MASTER2|BUTTON_EVENT1|burst_num [1]))) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [1] & (!\MASTER2|BUTTON_EVENT1|burst_num [1] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [1]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~3 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [2] & (\MASTER2|BUTTON_EVENT1|burst_num [2] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [2] & ((\MASTER2|BUTTON_EVENT1|burst_num [2]) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [2]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~5 .lut_mask = 16'h004D;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~7 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [3] & ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout ) # (!\MASTER2|BUTTON_EVENT1|burst_num [3]))) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [3] & (!\MASTER2|BUTTON_EVENT1|burst_num [3] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [3]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~7 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~9 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout  = CARRY((\MASTER2|BUTTON_EVENT1|burst_num [4] & ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [4]))) # (!\MASTER2|BUTTON_EVENT1|burst_num 
// [4] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [4] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout )))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [4]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~9 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~11 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout  = CARRY((\MASTER2|BUTTON_EVENT1|burst_num [5] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [5] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout )) # (!\MASTER2|BUTTON_EVENT1|burst_num [5] 
// & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [5]) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout ))))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [5]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~11 .lut_mask = 16'h004D;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~13 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout  = CARRY((\MASTER2|BUTTON_EVENT1|burst_num [6] & ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [6]))) # 
// (!\MASTER2|BUTTON_EVENT1|burst_num [6] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [6] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout )))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [6]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~13 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~15 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [7] & ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout ) # (!\MASTER2|BUTTON_EVENT1|burst_num [7]))) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [7] & (!\MASTER2|BUTTON_EVENT1|burst_num [7] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [7]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~15 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~17 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout  = CARRY((\MASTER2|BUTTON_EVENT1|burst_num [8] & ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [8]))) # 
// (!\MASTER2|BUTTON_EVENT1|burst_num [8] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [8] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout )))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [8]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~17 .lut_mask = 16'h002B;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~19 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout  = CARRY((\MASTER2|BUTTON_EVENT1|burst_num [9] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [9] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout )) # (!\MASTER2|BUTTON_EVENT1|burst_num 
// [9] & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [9]) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout ))))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [9]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~19 .lut_mask = 16'h004D;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~21 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [10] & (\MASTER2|BUTTON_EVENT1|burst_num [10] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [10] & ((\MASTER2|BUTTON_EVENT1|burst_num [10]) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [10]),
	.datab(\MASTER2|BUTTON_EVENT1|burst_num [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout ),
	.combout(),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~21 .lut_mask = 16'h004D;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~22 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~22_combout  = (\MASTER2|BUTTON_EVENT1|burst_num [11] & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [11]))) # (!\MASTER2|BUTTON_EVENT1|burst_num 
// [11] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [11] & \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout ))

	.dataa(\MASTER2|BUTTON_EVENT1|burst_num [11]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~22_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~22 .lut_mask = 16'hB2B2;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~24 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~24_combout  = ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [14]) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [13]) # (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [12]))) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~22_combout )

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~22_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [14]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [13]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [12]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~24_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~24 .lut_mask = 16'hFFFD;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~28 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~28_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~27_combout ) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~25_combout ) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~26_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~24_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~27_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~25_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~26_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~24_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~28_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~28 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [31]) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~29_combout ) # (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~28_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count [31]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~29_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~28_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30 .lut_mask = 16'hFFFC;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~97_combout  & ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~97_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0 .lut_mask = 16'h005F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N1
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000 .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~32 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~32_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q  & (\MASTER2|BUTTON_EVENT1|instruction [0] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q  & \MASTER2|BUTTON_EVENT1|instruction [1])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datab(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~32 .lut_mask = 16'h4000;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout )))) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0 .lut_mask = 16'hFCB8;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~1_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~32_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout  & \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~32_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~1 .lut_mask = 16'hBBAA;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N13
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & 
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~0 .lut_mask = 16'hEA00;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~1_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout  & \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~1 .lut_mask = 16'hFCCC;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N19
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector42~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|trans_done~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|trans_done~0_combout  = (\MASTER2|BUTTON_EVENT1|instruction [1] & ((\MASTER2|BUTTON_EVENT1|instruction [0] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q )) # (!\MASTER2|BUTTON_EVENT1|instruction [0] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q )))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datab(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|trans_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|trans_done~0 .lut_mask = 16'hB800;
defparam \MASTER2|MASTER_PORT|trans_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N12
cycloneive_lcell_comb trans_done(
// Equation(s):
// \trans_done~combout  = (\MASTER1|MASTER_PORT|trans_done~0_combout ) # (\MASTER2|MASTER_PORT|trans_done~0_combout )

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|trans_done~0_combout ),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|trans_done~0_combout ),
	.cin(gnd),
	.combout(\trans_done~combout ),
	.cout());
// synopsys translate_off
defparam trans_done.lut_mask = 16'hFFCC;
defparam trans_done.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N10
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~4 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~4_combout  = (\BUS|Bus_Arbiter1|arbiter_state~15_combout  & ((\BUS|Bus_Arbiter1|bus_busy~q ) # ((!\BUS|Bus_Arbiter1|Selector11~0_combout  & \BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q )))) # 
// (!\BUS|Bus_Arbiter1|arbiter_state~15_combout  & (!\BUS|Bus_Arbiter1|Selector11~0_combout  & ((\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.datab(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~4 .lut_mask = 16'hB3A0;
defparam \BUS|Bus_Arbiter1|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N4
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~5 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~5_combout  = (\BUS|Bus_Arbiter1|Selector11~4_combout  & (((!\trans_done~combout  & !\BUS|Bus_Arbiter1|slave_split_en~combout )) # (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q )))

	.dataa(\trans_done~combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|Selector11~4_combout ),
	.datad(\BUS|Bus_Arbiter1|slave_split_en~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~5 .lut_mask = 16'h3070;
defparam \BUS|Bus_Arbiter1|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~3 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~3_combout  = ((\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|bus_busy~q ) # (!\BUS|Bus_Arbiter1|bus_grant[1]~1_combout )))) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q )

	.dataa(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datab(\BUS|Bus_Arbiter1|bus_grant[1]~1_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~3 .lut_mask = 16'hAF2F;
defparam \BUS|Bus_Arbiter1|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~2_combout  = ((\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|bus_busy~q ) # (!\BUS|Bus_Arbiter1|bus_grant[1]~0_combout )))) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q )

	.dataa(\BUS|Bus_Arbiter1|bus_grant[1]~0_combout ),
	.datab(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datac(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~2 .lut_mask = 16'hD0FF;
defparam \BUS|Bus_Arbiter1|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N24
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~1_combout  = (\BUS|Bus_Arbiter1|bus_busy~q ) # ((\BUS|Bus_Arbiter1|slave_sel_done~q ) # ((!\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & !\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q )))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~1 .lut_mask = 16'hFFAB;
defparam \BUS|Bus_Arbiter1|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N0
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~6 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~6_combout  = (\BUS|Bus_Arbiter1|Selector11~5_combout  & (\BUS|Bus_Arbiter1|Selector11~3_combout  & (\BUS|Bus_Arbiter1|Selector11~2_combout  & \BUS|Bus_Arbiter1|Selector11~1_combout )))

	.dataa(\BUS|Bus_Arbiter1|Selector11~5_combout ),
	.datab(\BUS|Bus_Arbiter1|Selector11~3_combout ),
	.datac(\BUS|Bus_Arbiter1|Selector11~2_combout ),
	.datad(\BUS|Bus_Arbiter1|Selector11~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~6 .lut_mask = 16'h8000;
defparam \BUS|Bus_Arbiter1|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N1
dffeas \BUS|Bus_Arbiter1|bus_busy (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector11~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|bus_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_busy .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|bus_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout  = (!\BUS|Bus_Arbiter1|bus_busy~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout ))))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 .lut_mask = 16'h5554;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\BUS|Bus_Arbiter1|m2_grant~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\BUS|Bus_Arbiter1|m2_grant~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95 .lut_mask = 16'h00F0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout )) # (!\BUS|Bus_Arbiter1|bus_busy~q  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout ) 
// # (\BUS|Bus_Arbiter1|arbiter_busy~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~114_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 .lut_mask = 16'h55FC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 .lut_mask = 16'hFF0F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N7
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N22
cycloneive_lcell_comb \BUS|Bus_Arbiter1|arbiter_state~15 (
// Equation(s):
// \BUS|Bus_Arbiter1|arbiter_state~15_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q )

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state~15 .lut_mask = 16'hFCFC;
defparam \BUS|Bus_Arbiter1|arbiter_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N2
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector2~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector2~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state~15_combout  & (((!\trans_done~combout )) # (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ))) # (!\BUS|Bus_Arbiter1|arbiter_state~15_combout  & 
// (\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q  & ((!\trans_done~combout ) # (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.datad(\trans_done~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector2~0 .lut_mask = 16'h32FA;
defparam \BUS|Bus_Arbiter1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N3
dffeas \BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N10
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector4~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector4~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q )

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector4~0 .lut_mask = 16'h3030;
defparam \BUS|Bus_Arbiter1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N2
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector4~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector4~1_combout  = (\BUS|Bus_Arbiter1|slave_sel_done~q  & (!\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q  & ((\BUS|Bus_Arbiter1|Selector4~0_combout )))) # (!\BUS|Bus_Arbiter1|slave_sel_done~q  & 
// ((\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ) # ((!\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q  & \BUS|Bus_Arbiter1|Selector4~0_combout ))))

	.dataa(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector4~1 .lut_mask = 16'h7350;
defparam \BUS|Bus_Arbiter1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N3
dffeas \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector16~3 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector16~3_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & !\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector16~3 .lut_mask = 16'h000F;
defparam \BUS|Bus_Arbiter1|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N10
cycloneive_lcell_comb \BUS|Bus_Arbiter1|previous_grant[0]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|previous_grant[0]~feeder_combout  = \BUS|Bus_Arbiter1|bus_grant [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|bus_grant [0]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|previous_grant[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_grant[0]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|previous_grant[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N11
dffeas \BUS|Bus_Arbiter1|previous_grant[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|previous_grant[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_grant[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N2
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector13~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector13~0_combout  = (\BUS|Bus_Arbiter1|Selector16~3_combout  & (!\BUS|Bus_Arbiter1|Selector11~0_combout  & ((\BUS|Bus_Arbiter1|previous_grant [0]) # (!\BUS|Bus_Arbiter1|bus_grant[1]~2_combout ))))

	.dataa(\BUS|Bus_Arbiter1|bus_grant[1]~2_combout ),
	.datab(\BUS|Bus_Arbiter1|Selector16~3_combout ),
	.datac(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datad(\BUS|Bus_Arbiter1|previous_grant [0]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector13~0 .lut_mask = 16'h0C04;
defparam \BUS|Bus_Arbiter1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
cycloneive_lcell_comb \BUS|Bus_Arbiter1|bus_grant[1]~5 (
// Equation(s):
// \BUS|Bus_Arbiter1|bus_grant[1]~5_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & (\BUS|Bus_Arbiter1|bus_grant[1]~4_combout  & ((\trans_done~combout ) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|bus_grant[1]~4_combout ),
	.datad(\trans_done~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|bus_grant[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[1]~5 .lut_mask = 16'h3010;
defparam \BUS|Bus_Arbiter1|bus_grant[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N3
dffeas \BUS|Bus_Arbiter1|bus_grant[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|bus_grant[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|bus_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|bus_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \BUS|Bus_mux1|m1_rx_data~1 (
// Equation(s):
// \BUS|Bus_mux1|m1_rx_data~1_combout  = (!\BUS|Bus_Arbiter1|bus_grant [1] & (\BUS|Bus_Arbiter1|bus_grant [0] & (!\BUS|Bus_Arbiter1|slave_sel [1] & \BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datac(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m1_rx_data~1 .lut_mask = 16'h0400;
defparam \BUS|Bus_mux1|m1_rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout  = (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & (\BUS|Bus_mux1|m2_rx_data~1_combout  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q 
// )))

	.dataa(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datac(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .lut_mask = 16'h0010;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout  = (\SLAVE_4K|SLAVE_PORT|slave_valid~q  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ) # ((\BUS|Bus_mux1|m1_rx_data~1_combout  & \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout 
// ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2 .lut_mask = 16'hF080;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout  & !\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .lut_mask = 16'h000F;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N19
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~8 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~8 .lut_mask = 16'h000A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~9 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout  & ((\BUS|Bus_mux1|m1_rx_data~1_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  & \BUS|Bus_mux1|m1_rx_data~0_combout 
// )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  & ((\BUS|Bus_mux1|m1_rx_data~0_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.datac(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datad(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~9 .lut_mask = 16'hECA0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout  & 
// \BUS|Bus_mux1|m1_rx_data~3_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ),
	.datad(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11 .lut_mask = 16'hC888;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state~27 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state~27_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state~27 .lut_mask = 16'hF000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y38_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state~27_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [31] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|burst_count [31]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~29_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan7~28_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 .lut_mask = 16'h0004;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 .lut_mask = 16'hFFEA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~108_combout ) # (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~108_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5 .lut_mask = 16'hEAFF;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~6_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q  
// & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q  & 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~6 .lut_mask = 16'hEAC0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N15
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout 
// ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0 .lut_mask = 16'hCCFC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y38_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114 .lut_mask = 16'h5500;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q )

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2 .lut_mask = 16'h0033;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~116 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~116_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114_combout  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout ))) 
// # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~116_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~116 .lut_mask = 16'h2A3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~117 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~117_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~116_combout  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~116_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~117_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~117 .lut_mask = 16'h3070;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~113 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~113_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # ((!\BUS|Bus_Arbiter1|m1_grant~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\BUS|Bus_Arbiter1|bus_busy~q )))

	.dataa(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~113_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~113 .lut_mask = 16'hCCDC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~117_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~113_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~117_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~113_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118 .lut_mask = 16'h0051;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~119 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~119_combout  = \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] $ (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~93 )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~93 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~119_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~119 .lut_mask = 16'h5A5A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N31
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~119_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 .lut_mask = 16'h3233;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~108 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~108_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~108_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~108 .lut_mask = 16'h0080;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~110 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~110_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~108_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout ) 
// # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~108_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~110_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~110 .lut_mask = 16'hFFEF;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~104 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~104_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~3_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~104_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~104 .lut_mask = 16'hCC4C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ) # 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~106 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~106_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~104_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~104_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~106_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~106 .lut_mask = 16'hFFFC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~101 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~101_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout 
// ))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~101_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~101 .lut_mask = 16'hC088;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~102 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~102_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~101_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~101_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~102_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~102 .lut_mask = 16'h888A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~103 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~103_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~102_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~102_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~103_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~103 .lut_mask = 16'h050D;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~97 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~97_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~97 .lut_mask = 16'hAAF0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~98 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~98_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~97_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~97_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~98 .lut_mask = 16'h5540;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~99 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~99_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~98_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout 
//  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~98_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~99 .lut_mask = 16'h0D0C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~96 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~96_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~96 .lut_mask = 16'h001F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~95 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~95_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~13_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~95 .lut_mask = 16'h4E0A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~100 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~100_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~95_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~99_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~96_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~99_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~96_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~95_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~100_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~100 .lut_mask = 16'h0F04;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~107 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~107_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~106_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~100_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout )))) 
// # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~106_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~103_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~100_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout 
// ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~106_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~103_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~100_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~107_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~107 .lut_mask = 16'hEEE0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~111 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~111_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~102_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~102_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~111_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~111 .lut_mask = 16'hAA22;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~110_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~107_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~111_combout  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~110_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~107_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~111_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112 .lut_mask = 16'hEEFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N1
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~34 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~34_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~35  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~33 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~34_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~35 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~34 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N3
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~36 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~36_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~35  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~35  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~37  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~35 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~35 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~36_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~36 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N5
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~38 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~39  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~37 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~39 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~38 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~40 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~40_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~39  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~39  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~41  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~39 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~39 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~40_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~40 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~42 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~42_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~43  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~41 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~42_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~43 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~42 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N11
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~44 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~44_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~43  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~43  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~45  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~43 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~43 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~44_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~44 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N13
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~46 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~46_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~47  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~45 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~46_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~47 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~46 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N15
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~48 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~48_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~47  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~47  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~49  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~47 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~47 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~48_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~48 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~50 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~50_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~51  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~49 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~50_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~51 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~50 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~52 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~52_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~51  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~51  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~53  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~51 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~51 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~52_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~52 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N21
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~54 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~54_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~55  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~53 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~54_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~55 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~54 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N23
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~56 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~56_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~55  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~55  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~57  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~55 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~55 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~56_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~56 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~58 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~58_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~59  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~57 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~58_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~59 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~58 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~60 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~60_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~59  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~59  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~61  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~59 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~59 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~60_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~60 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~62 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~62_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~63  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~61 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~62_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~63 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~62 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N31
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~64 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~64_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~63  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~63  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~65  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~63 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~63 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~64_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~64 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N1
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~66 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~66_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~67  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~65 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~66_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~67 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~66 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N3
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~68 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~68_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~67  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~67  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~69  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~67 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~67 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~68_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~68 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N5
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~70 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~70_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~71  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~69 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~70_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~71 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~70 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~72 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~72_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~71  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~71  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~73  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~71 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~71 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~72_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~72 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~74 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~74_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~75  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~73 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~74_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~75 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~74 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N11
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~76 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~76_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~75  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~75  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~77  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~75 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~75 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~76_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~76 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N13
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~78 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~78_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~79  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~77 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~78_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~79 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~78 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N15
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~80 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~80_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~79  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~79  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~81  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~79 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~79 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~80_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~80 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~82 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~82_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~83  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~81 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~82_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~83 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~82 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~84 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~84_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~83  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~83  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~85  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~83 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~83 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~84_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~84 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N21
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~86 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~86_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~87  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~85 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~86_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~87 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~86 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N23
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~88 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~88_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~87  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~87  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~89  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~87 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~87 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~88_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~89 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~88 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y40_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~112_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94 .lut_mask = 16'h1000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94_combout  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~94_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~2 .lut_mask = 16'hF200;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout )))) # (!\BUS|Bus_Arbiter1|bus_busy~q  & ((\BUS|Bus_Arbiter1|arbiter_busy~q ) # 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~115_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 .lut_mask = 16'h3F3A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout )

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 .lut_mask = 16'hCCFF;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y38_N31
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N16
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # 
// (\BUS|Bus_Arbiter1|slave_split_en~combout ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datad(\BUS|Bus_Arbiter1|slave_split_en~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~0 .lut_mask = 16'hAAA8;
defparam \BUS|Bus_Arbiter1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & ((\BUS|Bus_Arbiter1|m2_grant~q ) # (!\BUS|Bus_Arbiter1|bus_busy~q )))

	.dataa(gnd),
	.datab(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 .lut_mask = 16'hC0F0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~113_combout  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )))) 
// # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~113_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~113_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 .lut_mask = 16'h0355;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~120_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~120_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .lut_mask = 16'hF0E0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N10
cycloneive_lcell_comb \COMMAND|slave~10 (
// Equation(s):
// \COMMAND|slave~10_combout  = (\button1_raw~input_o  & ((\COMMAND|slave [1] & ((\button2_raw~input_o ) # (!\COMMAND|slave [0]))) # (!\COMMAND|slave [1] & ((!\button2_raw~input_o ))))) # (!\button1_raw~input_o  & (\COMMAND|slave [1] $ ((!\COMMAND|slave 
// [0]))))

	.dataa(\COMMAND|slave [1]),
	.datab(\COMMAND|slave [0]),
	.datac(\button1_raw~input_o ),
	.datad(\button2_raw~input_o ),
	.cin(gnd),
	.combout(\COMMAND|slave~10_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|slave~10 .lut_mask = 16'hA979;
defparam \COMMAND|slave~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N24
cycloneive_lcell_comb \COMMAND|slave~12 (
// Equation(s):
// \COMMAND|slave~12_combout  = (\COMMAND|config_state [1] & (!\COMMAND|config_state [2] & (!\mode_switch~input_o  & \COMMAND|slave~10_combout )))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|slave~10_combout ),
	.cin(gnd),
	.combout(\COMMAND|slave~12_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|slave~12 .lut_mask = 16'h0200;
defparam \COMMAND|slave~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N6
cycloneive_lcell_comb \COMMAND|slave~5 (
// Equation(s):
// \COMMAND|slave~5_combout  = (!\COMMAND|config_state [0] & (!\COMMAND|config_state [2] & ((\button3_raw~input_o ) # (!\COMMAND|config_state [1]))))

	.dataa(\button3_raw~input_o ),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\COMMAND|slave~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|slave~5 .lut_mask = 16'h0023;
defparam \COMMAND|slave~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N8
cycloneive_lcell_comb \COMMAND|slave~6 (
// Equation(s):
// \COMMAND|slave~6_combout  = (\COMMAND|slave~5_combout ) # (!\COMMAND|slave~4_combout )

	.dataa(gnd),
	.datab(\COMMAND|slave~5_combout ),
	.datac(\COMMAND|slave~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|slave~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|slave~6 .lut_mask = 16'hCFCF;
defparam \COMMAND|slave~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N25
dffeas \COMMAND|slave[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|slave~12_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\COMMAND|config_state [0]),
	.sload(gnd),
	.ena(\COMMAND|slave~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|slave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|slave[1] .is_wysiwyg = "true";
defparam \COMMAND|slave[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N8
cycloneive_lcell_comb \COMMAND|slave[0]~8 (
// Equation(s):
// \COMMAND|slave[0]~8_combout  = (\button1_raw~input_o  & ((\button2_raw~input_o ) # ((!\COMMAND|slave [1] & !\COMMAND|slave [0]))))

	.dataa(\COMMAND|slave [1]),
	.datab(\COMMAND|slave [0]),
	.datac(\button1_raw~input_o ),
	.datad(\button2_raw~input_o ),
	.cin(gnd),
	.combout(\COMMAND|slave[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|slave[0]~8 .lut_mask = 16'hF010;
defparam \COMMAND|slave[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N30
cycloneive_lcell_comb \COMMAND|slave[0]~11 (
// Equation(s):
// \COMMAND|slave[0]~11_combout  = (!\COMMAND|config_state [0] & (!\COMMAND|config_state [2] & (!\mode_switch~input_o  & \COMMAND|config_state [1])))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [2]),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\COMMAND|slave[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|slave[0]~11 .lut_mask = 16'h0100;
defparam \COMMAND|slave[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N24
cycloneive_lcell_comb \COMMAND|slave[0]~9 (
// Equation(s):
// \COMMAND|slave[0]~9_combout  = (\COMMAND|slave~6_combout  & (\COMMAND|slave[0]~11_combout  & (\COMMAND|slave[0]~8_combout  $ (!\COMMAND|slave [0])))) # (!\COMMAND|slave~6_combout  & (((\COMMAND|slave [0]))))

	.dataa(\COMMAND|slave[0]~8_combout ),
	.datab(\COMMAND|slave~6_combout ),
	.datac(\COMMAND|slave [0]),
	.datad(\COMMAND|slave[0]~11_combout ),
	.cin(gnd),
	.combout(\COMMAND|slave[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|slave[0]~9 .lut_mask = 16'hB430;
defparam \COMMAND|slave[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y34_N25
dffeas \COMMAND|slave[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|slave[0]~9_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|slave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|slave[0] .is_wysiwyg = "true";
defparam \COMMAND|slave[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N4
cycloneive_lcell_comb \COMMAND|Mux42~0 (
// Equation(s):
// \COMMAND|Mux42~0_combout  = (\COMMAND|slave [0] & !\COMMAND|config_state [0])

	.dataa(gnd),
	.datab(\COMMAND|slave [0]),
	.datac(\COMMAND|config_state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux42~0 .lut_mask = 16'h0C0C;
defparam \COMMAND|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N9
dffeas \COMMAND|slave2[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|Mux42~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|slave2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|slave2[0] .is_wysiwyg = "true";
defparam \COMMAND|slave2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y33_N5
dffeas \MASTER2|BUTTON_EVENT1|slave_select[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|slave2 [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|slave_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|slave_select[0] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|slave_select[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N18
cycloneive_lcell_comb \COMMAND|Mux41~0 (
// Equation(s):
// \COMMAND|Mux41~0_combout  = (!\COMMAND|config_state [0] & \COMMAND|slave [1])

	.dataa(gnd),
	.datab(\COMMAND|config_state [0]),
	.datac(gnd),
	.datad(\COMMAND|slave [1]),
	.cin(gnd),
	.combout(\COMMAND|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|Mux41~0 .lut_mask = 16'h3300;
defparam \COMMAND|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N2
cycloneive_lcell_comb \COMMAND|slave2[1]~feeder (
// Equation(s):
// \COMMAND|slave2[1]~feeder_combout  = \COMMAND|Mux41~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|Mux41~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|slave2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|slave2[1]~feeder .lut_mask = 16'hFF00;
defparam \COMMAND|slave2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y34_N3
dffeas \COMMAND|slave2[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|slave2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|slave2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|slave2[1] .is_wysiwyg = "true";
defparam \COMMAND|slave2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y33_N31
dffeas \MASTER2|BUTTON_EVENT1|slave_select[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|slave2 [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|slave_select [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|slave_select[1] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|slave_select[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector0~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector0~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & (((\MASTER2|BUTTON_EVENT1|slave_select [1])))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count 
// [1] & ((\MASTER2|BUTTON_EVENT1|slave_select [1]))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\MASTER2|BUTTON_EVENT1|slave_select [0]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER2|BUTTON_EVENT1|slave_select [0]),
	.datad(\MASTER2|BUTTON_EVENT1|slave_select [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector0~0 .lut_mask = 16'hEF01;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector0~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector0~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 .lut_mask = 16'hFABA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N29
dffeas \BUS|Bus_Arbiter1|rx_m2_slave[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m2_slave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m2_slave[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m2_slave[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y33_N5
dffeas \COMMAND|slave1[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux42~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|slave1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|slave1[0] .is_wysiwyg = "true";
defparam \COMMAND|slave1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y34_N31
dffeas \MASTER1|BUTTON_EVENT1|slave_select[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|slave1 [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|slave_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|slave_select[0] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|slave_select[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y34_N19
dffeas \COMMAND|slave1[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux41~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|slave1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|slave1[1] .is_wysiwyg = "true";
defparam \COMMAND|slave1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N28
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|slave_select[1]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|slave_select[1]~feeder_combout  = \COMMAND|slave1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|slave1 [1]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|slave_select[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|slave_select[1]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|BUTTON_EVENT1|slave_select[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y34_N29
dffeas \MASTER1|BUTTON_EVENT1|slave_select[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|slave_select[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|slave_select [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|slave_select[1] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|slave_select[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector0~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector0~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & (((\MASTER1|BUTTON_EVENT1|slave_select [1])))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count 
// [1] & ((\MASTER1|BUTTON_EVENT1|slave_select [1]))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\MASTER1|BUTTON_EVENT1|slave_select [0]))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER1|BUTTON_EVENT1|slave_select [0]),
	.datad(\MASTER1|BUTTON_EVENT1|slave_select [1]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector0~0 .lut_mask = 16'hEF01;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & ((\BUS|Bus_Arbiter1|m1_grant~q ) # (!\BUS|Bus_Arbiter1|bus_busy~q )))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 .lut_mask = 16'hC4C4;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114_combout  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q 
// )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~114_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 .lut_mask = 16'h111B;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~121_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~121_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .lut_mask = 16'hFE00;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector0~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector0~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 .lut_mask = 16'hFAF2;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y38_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N31
dffeas \BUS|Bus_Arbiter1|rx_m1_slave[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m1_slave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector17~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector17~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & (\BUS|Bus_Arbiter1|rx_m2_slave [0])) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & 
// ((\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & (\BUS|Bus_Arbiter1|rx_m2_slave [0])) # (!\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & ((\BUS|Bus_Arbiter1|rx_m1_slave [0])))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|rx_m2_slave [0]),
	.datac(\BUS|Bus_Arbiter1|rx_m1_slave [0]),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector17~0 .lut_mask = 16'hCCD8;
defparam \BUS|Bus_Arbiter1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N8
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector16~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector16~1_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q  & ((\BUS|Bus_Arbiter1|slave_split_en~combout ) # ((\BUS|Bus_Arbiter1|arbiter_state~15_combout ) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|slave_split_en~combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector16~1 .lut_mask = 16'h5545;
defparam \BUS|Bus_Arbiter1|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector17~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector17~1_combout  = (!\BUS|Bus_Arbiter1|Selector11~0_combout  & ((\BUS|Bus_Arbiter1|Selector16~1_combout  & ((\BUS|Bus_Arbiter1|Selector17~0_combout ))) # (!\BUS|Bus_Arbiter1|Selector16~1_combout  & 
// (\BUS|Bus_Arbiter1|previous_slave_sel [0]))))

	.dataa(\BUS|Bus_Arbiter1|previous_slave_sel [0]),
	.datab(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datac(\BUS|Bus_Arbiter1|Selector17~0_combout ),
	.datad(\BUS|Bus_Arbiter1|Selector16~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector17~1 .lut_mask = 16'h3022;
defparam \BUS|Bus_Arbiter1|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N19
dffeas \BUS|Bus_Arbiter1|slave_sel[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|bus_grant[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder_combout  = \BUS|Bus_Arbiter1|slave_sel [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N21
dffeas \BUS|Bus_Arbiter1|previous_slave_sel[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_slave_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N19
dffeas \BUS|Bus_Arbiter1|rx_m1_slave[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m1_slave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m1_slave[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m1_slave[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \BUS|Bus_Arbiter1|bus_grant[1]~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|bus_grant[1]~1_combout  = (\BUS|Bus_Arbiter1|previous_slave_sel [1] & (\BUS|Bus_Arbiter1|rx_m1_slave [1] & (\BUS|Bus_Arbiter1|previous_slave_sel [0] $ (!\BUS|Bus_Arbiter1|rx_m1_slave [0])))) # (!\BUS|Bus_Arbiter1|previous_slave_sel [1] & 
// (!\BUS|Bus_Arbiter1|rx_m1_slave [1] & (\BUS|Bus_Arbiter1|previous_slave_sel [0] $ (!\BUS|Bus_Arbiter1|rx_m1_slave [0]))))

	.dataa(\BUS|Bus_Arbiter1|previous_slave_sel [1]),
	.datab(\BUS|Bus_Arbiter1|previous_slave_sel [0]),
	.datac(\BUS|Bus_Arbiter1|rx_m1_slave [0]),
	.datad(\BUS|Bus_Arbiter1|rx_m1_slave [1]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|bus_grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[1]~1 .lut_mask = 16'h8241;
defparam \BUS|Bus_Arbiter1|bus_grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N14
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector6~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector6~0_combout  = (\BUS|Bus_Arbiter1|bus_grant[1]~0_combout  & (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & ((!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ) # (!\BUS|Bus_Arbiter1|bus_grant[1]~1_combout )))) 
// # (!\BUS|Bus_Arbiter1|bus_grant[1]~0_combout  & (((!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q )) # (!\BUS|Bus_Arbiter1|bus_grant[1]~1_combout )))

	.dataa(\BUS|Bus_Arbiter1|bus_grant[1]~0_combout ),
	.datab(\BUS|Bus_Arbiter1|bus_grant[1]~1_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector6~0 .lut_mask = 16'h153F;
defparam \BUS|Bus_Arbiter1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N4
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector6~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector6~1_combout  = (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q  & (((!\trans_done~combout  & \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q )) # (!\BUS|Bus_Arbiter1|arbiter_state~15_combout ))) # 
// (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q  & (((!\trans_done~combout  & \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.datac(\trans_done~combout ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector6~1 .lut_mask = 16'h2F22;
defparam \BUS|Bus_Arbiter1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N14
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector6~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector6~2_combout  = (\BUS|Bus_Arbiter1|Selector6~0_combout  & (((\BUS|Bus_Arbiter1|Selector6~1_combout  & \BUS|Bus_Arbiter1|slave_split_en~combout )))) # (!\BUS|Bus_Arbiter1|Selector6~0_combout  & ((\BUS|Bus_Arbiter1|slave_sel_done~q 
// ) # ((\BUS|Bus_Arbiter1|Selector6~1_combout  & \BUS|Bus_Arbiter1|slave_split_en~combout ))))

	.dataa(\BUS|Bus_Arbiter1|Selector6~0_combout ),
	.datab(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datac(\BUS|Bus_Arbiter1|Selector6~1_combout ),
	.datad(\BUS|Bus_Arbiter1|slave_split_en~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector6~2 .lut_mask = 16'hF444;
defparam \BUS|Bus_Arbiter1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N15
dffeas \BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N20
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector8~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector8~0_combout  = (\BUS|Bus_Arbiter1|slave_sel_done~q  & (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q  & ((\BUS|Bus_Arbiter1|Selector4~0_combout )))) # (!\BUS|Bus_Arbiter1|slave_sel_done~q  & 
// ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ) # ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q  & \BUS|Bus_Arbiter1|Selector4~0_combout ))))

	.dataa(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector8~0 .lut_mask = 16'hDC50;
defparam \BUS|Bus_Arbiter1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N21
dffeas \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N17
dffeas \BUS|Bus_Arbiter1|rx_m2_slave[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m2_slave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m2_slave[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m2_slave[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector16~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector16~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & (\BUS|Bus_Arbiter1|rx_m2_slave [1])) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & 
// ((\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & (\BUS|Bus_Arbiter1|rx_m2_slave [1])) # (!\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & ((\BUS|Bus_Arbiter1|rx_m1_slave [1])))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|rx_m2_slave [1]),
	.datac(\BUS|Bus_Arbiter1|rx_m1_slave [1]),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector16~0 .lut_mask = 16'hCCD8;
defparam \BUS|Bus_Arbiter1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N8
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector16~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector16~2_combout  = (!\BUS|Bus_Arbiter1|Selector11~0_combout  & ((\BUS|Bus_Arbiter1|Selector16~1_combout  & ((\BUS|Bus_Arbiter1|Selector16~0_combout ))) # (!\BUS|Bus_Arbiter1|Selector16~1_combout  & 
// (\BUS|Bus_Arbiter1|previous_slave_sel [1]))))

	.dataa(\BUS|Bus_Arbiter1|previous_slave_sel [1]),
	.datab(\BUS|Bus_Arbiter1|Selector16~0_combout ),
	.datac(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datad(\BUS|Bus_Arbiter1|Selector16~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector16~2 .lut_mask = 16'h0C0A;
defparam \BUS|Bus_Arbiter1|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N9
dffeas \BUS|Bus_Arbiter1|slave_sel[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|bus_grant[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_sel[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N31
dffeas \BUS|Bus_Arbiter1|previous_slave_sel[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BUS|Bus_Arbiter1|slave_sel [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_slave_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_slave_sel[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_slave_sel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \BUS|Bus_Arbiter1|bus_grant[1]~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|bus_grant[1]~0_combout  = (\BUS|Bus_Arbiter1|previous_slave_sel [1] & (\BUS|Bus_Arbiter1|rx_m2_slave [1] & (\BUS|Bus_Arbiter1|rx_m2_slave [0] $ (!\BUS|Bus_Arbiter1|previous_slave_sel [0])))) # (!\BUS|Bus_Arbiter1|previous_slave_sel [1] & 
// (!\BUS|Bus_Arbiter1|rx_m2_slave [1] & (\BUS|Bus_Arbiter1|rx_m2_slave [0] $ (!\BUS|Bus_Arbiter1|previous_slave_sel [0]))))

	.dataa(\BUS|Bus_Arbiter1|previous_slave_sel [1]),
	.datab(\BUS|Bus_Arbiter1|rx_m2_slave [1]),
	.datac(\BUS|Bus_Arbiter1|rx_m2_slave [0]),
	.datad(\BUS|Bus_Arbiter1|previous_slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|bus_grant[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[1]~0 .lut_mask = 16'h9009;
defparam \BUS|Bus_Arbiter1|bus_grant[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N30
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector9~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector9~0_combout  = (\BUS|Bus_Arbiter1|bus_grant[1]~0_combout  & (!\BUS|Bus_Arbiter1|bus_grant[1]~1_combout  & (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ))) # (!\BUS|Bus_Arbiter1|bus_grant[1]~0_combout  & 
// ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ) # ((!\BUS|Bus_Arbiter1|bus_grant[1]~1_combout  & \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|bus_grant[1]~0_combout ),
	.datab(\BUS|Bus_Arbiter1|bus_grant[1]~1_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector9~0 .lut_mask = 16'h7530;
defparam \BUS|Bus_Arbiter1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N12
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector9~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector9~1_combout  = (\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|Selector9~0_combout ) # ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q  & !\trans_done~combout )))) # (!\BUS|Bus_Arbiter1|slave_sel_done~q  & 
// (((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q  & !\trans_done~combout ))))

	.dataa(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datab(\BUS|Bus_Arbiter1|Selector9~0_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.datad(\trans_done~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector9~1 .lut_mask = 16'h88F8;
defparam \BUS|Bus_Arbiter1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N13
dffeas \BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N22
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector10~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector10~0_combout  = (\BUS|Bus_Arbiter1|slave_split_en~combout  & (\trans_done~combout  & ((\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q )))) # (!\BUS|Bus_Arbiter1|slave_split_en~combout  & 
// (((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ) # (\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ))))

	.dataa(\trans_done~combout ),
	.datab(\BUS|Bus_Arbiter1|slave_split_en~combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector10~0 .lut_mask = 16'hBB30;
defparam \BUS|Bus_Arbiter1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N18
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector10~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector10~1_combout  = (\BUS|Bus_Arbiter1|arbiter_busy~q  & ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ) # ((\BUS|Bus_Arbiter1|Selector10~0_combout ) # (\BUS|Bus_Arbiter1|bus_grant[1]~3_combout ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|Selector10~0_combout ),
	.datac(\BUS|Bus_Arbiter1|bus_grant[1]~3_combout ),
	.datad(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector10~1 .lut_mask = 16'hFE00;
defparam \BUS|Bus_Arbiter1|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N26
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector10~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector10~2_combout  = (\BUS|Bus_Arbiter1|Selector10~1_combout ) # ((\BUS|Bus_Arbiter1|arbiter_state~15_combout  & ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ) # (!\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|Selector10~1_combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector10~2 .lut_mask = 16'hEFAA;
defparam \BUS|Bus_Arbiter1|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N27
dffeas \BUS|Bus_Arbiter1|arbiter_busy (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_busy .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  = (!\BUS|Bus_Arbiter1|arbiter_busy~q  & !\BUS|Bus_Arbiter1|bus_busy~q )

	.dataa(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6 .lut_mask = 16'h0505;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N8
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector0~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector0~0_combout  = (!\BUS|Bus_Arbiter1|slave_addr_state.addr2~q  & ((\BUS|Bus_Arbiter1|slave_addr_state.00~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & \BUS|Bus_Arbiter1|arbiter_state~15_combout ))))

	.dataa(\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datac(\BUS|Bus_Arbiter1|slave_addr_state.00~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector0~0 .lut_mask = 16'h5450;
defparam \BUS|Bus_Arbiter1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N9
dffeas \BUS|Bus_Arbiter1|slave_addr_state.00 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_addr_state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.00 .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_addr_state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N20
cycloneive_lcell_comb \BUS|Bus_Arbiter1|rx_m1_slave[0]~4 (
// Equation(s):
// \BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout  = (!\BUS|Bus_Arbiter1|slave_addr_state.00~q  & (!\BUS|Bus_Arbiter1|bus_busy~q  & (!\BUS|Bus_Arbiter1|arbiter_busy~q  & \BUS|Bus_Arbiter1|arbiter_state~15_combout )))

	.dataa(\BUS|Bus_Arbiter1|slave_addr_state.00~q ),
	.datab(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0]~4 .lut_mask = 16'h0100;
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N21
dffeas \BUS|Bus_Arbiter1|slave_addr_state.addr1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr1 .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N10
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout  = \BUS|Bus_Arbiter1|slave_addr_state.addr1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N11
dffeas \BUS|Bus_Arbiter1|slave_addr_state.addr2 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2 .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N24
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector1~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector1~0_combout  = (\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ) # ((\BUS|Bus_Arbiter1|slave_sel_done~q  & \BUS|Bus_Arbiter1|slave_addr_state.addr1~q ))

	.dataa(\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datad(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector1~0 .lut_mask = 16'hFAAA;
defparam \BUS|Bus_Arbiter1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N25
dffeas \BUS|Bus_Arbiter1|slave_sel_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel_done .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_sel_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N14
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector7~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector7~0_combout  = (\BUS|Bus_Arbiter1|slave_sel_done~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q  & ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q )))) # (!\BUS|Bus_Arbiter1|slave_sel_done~q  & 
// ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q  & \BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector7~0 .lut_mask = 16'hDC50;
defparam \BUS|Bus_Arbiter1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N15
dffeas \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N26
cycloneive_lcell_comb \BUS|Bus_Arbiter1|bus_grant[1]~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|bus_grant[1]~2_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q  & !\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q )

	.dataa(gnd),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|bus_grant[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[1]~2 .lut_mask = 16'h0303;
defparam \BUS|Bus_Arbiter1|bus_grant[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N16
cycloneive_lcell_comb \BUS|Bus_Arbiter1|previous_grant[1]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|previous_grant[1]~feeder_combout  = \BUS|Bus_Arbiter1|bus_grant [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|bus_grant [1]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|previous_grant[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_grant[1]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|previous_grant[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N17
dffeas \BUS|Bus_Arbiter1|previous_grant[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|previous_grant[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_grant[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector12~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector12~0_combout  = ((\BUS|Bus_Arbiter1|bus_grant[1]~2_combout  & (!\BUS|Bus_Arbiter1|Selector11~0_combout  & \BUS|Bus_Arbiter1|previous_grant [1]))) # (!\BUS|Bus_Arbiter1|Selector16~3_combout )

	.dataa(\BUS|Bus_Arbiter1|bus_grant[1]~2_combout ),
	.datab(\BUS|Bus_Arbiter1|Selector16~3_combout ),
	.datac(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datad(\BUS|Bus_Arbiter1|previous_grant [1]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector12~0 .lut_mask = 16'h3B33;
defparam \BUS|Bus_Arbiter1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N13
dffeas \BUS|Bus_Arbiter1|bus_grant[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|bus_grant[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|bus_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|bus_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \BUS|Bus_mux1|m1_rx_data~3 (
// Equation(s):
// \BUS|Bus_mux1|m1_rx_data~3_combout  = (!\BUS|Bus_Arbiter1|bus_grant [1] & (\BUS|Bus_Arbiter1|bus_grant [0] & (\BUS|Bus_Arbiter1|slave_sel [1] & \BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datac(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m1_rx_data~3 .lut_mask = 16'h4000;
defparam \BUS|Bus_mux1|m1_rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & ((\SLAVE_4K|SLAVE_PORT|slave_valid~q ) # ((\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & \BUS|Bus_mux1|m1_rx_data~0_combout )))) # 
// (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & (\BUS|Bus_mux1|m1_rx_data~0_combout )))

	.dataa(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datad(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0 .lut_mask = 16'hEAC0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ) # ((\BUS|Bus_mux1|m1_rx_data~3_combout  & \SLAVE_2K2|SLAVE_PORT|slave_valid~q 
// ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1 .lut_mask = 16'h00EC;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ) # ((\MASTER1|BUTTON_EVENT1|instruction [0] & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Equal0~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout ),
	.datac(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~6 .lut_mask = 16'hC888;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~7 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~7 .lut_mask = 16'hFAFB;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y38_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~32 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~32_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q  & (\MASTER1|BUTTON_EVENT1|instruction [1] & (\MASTER1|BUTTON_EVENT1|instruction [0] & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datab(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datac(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~32 .lut_mask = 16'h4000;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [0] $ (VCC)
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34  = CARRY(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [0])

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33 .lut_mask = 16'h33CC;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~32_combout ) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout  & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~32_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59 .lut_mask = 16'hF0FC;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y36_N1
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~33_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [1] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [1] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [1]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[0]~34 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N3
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~35_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [2] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [2] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [2] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[1]~36 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N5
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~37_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [3] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [3] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [3]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[2]~38 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N7
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [4] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [4] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [4] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[3]~40 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N9
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [5] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [5] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [5]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[4]~42 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N11
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~43_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [6] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [6] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [6] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[5]~44 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N13
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~45_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [7] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [7] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [7]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[6]~46 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N15
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~47_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [8] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [8] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [8] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[7]~48 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N17
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~49_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [9] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [9] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [9]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[8]~50 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N19
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~51_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [10] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [10] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [10] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[9]~52 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N21
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~53_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [11] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [11] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [11]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[10]~54 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N23
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~55_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [12] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [12] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [12] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[11]~56 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N25
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~57_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [13] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [13] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [13]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[12]~58 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N27
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [14] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [14] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [14] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[13]~61 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N29
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [15] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [15] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [15]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[14]~63 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y36_N31
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [16] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [16] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [16] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[15]~65 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N1
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [17] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [17] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [17]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[16]~67 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N3
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [18] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [18] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [18] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~69 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N5
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [19] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [19] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [19]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[18]~71 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N7
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [20] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [20] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [20] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[19]~73 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N9
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [21] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [21] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [21]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[20]~75 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N11
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [22] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [22] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [22] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[21]~77 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N13
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [23] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [23] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [23]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[22]~79 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N15
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [24] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [24] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [24] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[23]~81 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N17
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [25] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [25] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [25]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[24]~83 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N19
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [26] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [26] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [26] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[25]~85 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N21
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [27] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [27] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [27]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[26]~87 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N23
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [28] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [28] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [28] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[27]~89 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N25
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [29] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [29] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [29]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[28]~91 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N27
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [30] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [30] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~95  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [30] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[29]~93 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~95 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N29
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [31] $ (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~95 )

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[30]~95 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96 .lut_mask = 16'h5A5A;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y35_N31
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[31]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[31] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~29 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~29_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [30]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [27]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [29]) # 
// (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [28])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [30]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [27]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [29]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [28]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~29_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~29 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~26 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~26_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [21]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [22]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [19]) # 
// (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [20])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [21]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [22]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [19]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [20]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~26_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~26 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~27 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~27_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [25]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [26]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [24]) # 
// (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [23])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [25]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [26]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [24]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [23]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~27_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~27 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [0] & \MASTER1|BUTTON_EVENT1|burst_num [0]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [0]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~1 .lut_mask = 16'h0044;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout  = CARRY((\MASTER1|BUTTON_EVENT1|burst_num [1] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [1] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout )) # (!\MASTER1|BUTTON_EVENT1|burst_num [1] 
// & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [1]) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout ))))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [1]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~1_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~3 .lut_mask = 16'h004D;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout  = CARRY((\MASTER1|BUTTON_EVENT1|burst_num [2] & ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [2]))) # (!\MASTER1|BUTTON_EVENT1|burst_num 
// [2] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [2] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout )))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [2]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~3_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~5 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~7 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [3] & ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout ) # (!\MASTER1|BUTTON_EVENT1|burst_num [3]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [3] & (!\MASTER1|BUTTON_EVENT1|burst_num [3] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [3]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~5_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~7 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~9 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout  = CARRY((\MASTER1|BUTTON_EVENT1|burst_num [4] & ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [4]))) # (!\MASTER1|BUTTON_EVENT1|burst_num 
// [4] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [4] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout )))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [4]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~7_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~9 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~11 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [5] & ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout ) # (!\MASTER1|BUTTON_EVENT1|burst_num [5]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [5] & (!\MASTER1|BUTTON_EVENT1|burst_num [5] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [5]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~9_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~11 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~13 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [6] & (\MASTER1|BUTTON_EVENT1|burst_num [6] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [6] & ((\MASTER1|BUTTON_EVENT1|burst_num [6]) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [6]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~11_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~13 .lut_mask = 16'h004D;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~15 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [7] & ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout ) # (!\MASTER1|BUTTON_EVENT1|burst_num [7]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [7] & (!\MASTER1|BUTTON_EVENT1|burst_num [7] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [7]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~13_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~15 .lut_mask = 16'h002B;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~17 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [8] & (\MASTER1|BUTTON_EVENT1|burst_num [8] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [8] & ((\MASTER1|BUTTON_EVENT1|burst_num [8]) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [8]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~15_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~17 .lut_mask = 16'h004D;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~19 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout  = CARRY((\MASTER1|BUTTON_EVENT1|burst_num [9] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [9] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout )) # (!\MASTER1|BUTTON_EVENT1|burst_num 
// [9] & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [9]) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout ))))

	.dataa(\MASTER1|BUTTON_EVENT1|burst_num [9]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~17_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~19 .lut_mask = 16'h004D;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~21 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [10] & (\MASTER1|BUTTON_EVENT1|burst_num [10] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [10] & ((\MASTER1|BUTTON_EVENT1|burst_num [10]) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [10]),
	.datab(\MASTER1|BUTTON_EVENT1|burst_num [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~19_cout ),
	.combout(),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~21 .lut_mask = 16'h004D;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~22 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~22_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [11] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout  & \MASTER1|BUTTON_EVENT1|burst_num [11])) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [11] & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout ) # (\MASTER1|BUTTON_EVENT1|burst_num [11])))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [11]),
	.datac(gnd),
	.datad(\MASTER1|BUTTON_EVENT1|burst_num [11]),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~21_cout ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~22_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~22 .lut_mask = 16'hF330;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~24 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~24_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [13]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [14]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [12]) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~22_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [13]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [14]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~22_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [12]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~24_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~24 .lut_mask = 16'hFFEF;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~25 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~25_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [16]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [18]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [15]) # 
// (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [17])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [16]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [18]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [15]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [17]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~25_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~25 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~28 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~28_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~26_combout ) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~27_combout ) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~24_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~25_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~26_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~27_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~24_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~25_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~28_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~28 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [31]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~29_combout ) # (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~28_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count [31]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~29_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~28_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30 .lut_mask = 16'hFFFC;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~1_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ) # (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout )))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~1 .lut_mask = 16'hCCC0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ) # ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout  & ((!\SLAVE_2K2|SLAVE_PORT|slave_valid~q ) # 
// (!\BUS|Bus_mux1|m1_rx_data~3_combout ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0 .lut_mask = 16'hFF13;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~2_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~32_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~1_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout  & 
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|burst_count[17]~32_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~2 .lut_mask = 16'hBAAA;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y39_N29
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  & 
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q )))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0 .lut_mask = 16'hECA0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y39_N1
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y39_N17
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N24
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|Selector2~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|Selector2~0_combout  = (\MASTER1|BUTTON_EVENT1|Selector4~0_combout ) # ((\MASTER1|BUTTON_EVENT1|state.READ_EVENT~q  & ((!\MASTER1|MASTER_PORT|trans_done~0_combout ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.datab(\MASTER1|MASTER_PORT|trans_done~0_combout ),
	.datac(\MASTER1|BUTTON_EVENT1|state.READ_EVENT~q ),
	.datad(\MASTER1|BUTTON_EVENT1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|Selector2~0 .lut_mask = 16'hFF70;
defparam \MASTER1|BUTTON_EVENT1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N25
dffeas \MASTER1|BUTTON_EVENT1|state.READ_EVENT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|state.READ_EVENT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|state.READ_EVENT .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|state.READ_EVENT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N8
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|instruction[0]~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|instruction[0]~0_combout  = (\MASTER1|MASTER_PORT|trans_done~0_combout  & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q ) # (!\MASTER1|BUTTON_EVENT1|state.READ_EVENT~q )))) # (!\MASTER1|MASTER_PORT|trans_done~0_combout  & 
// (!\MASTER1|BUTTON_EVENT1|state.WRITE_EVENT~q  & ((!\MASTER1|BUTTON_EVENT1|state.READ_EVENT~q ))))

	.dataa(\MASTER1|BUTTON_EVENT1|state.WRITE_EVENT~q ),
	.datab(\MASTER1|MASTER_PORT|trans_done~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.datad(\MASTER1|BUTTON_EVENT1|state.READ_EVENT~q ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|instruction[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|instruction[0]~0 .lut_mask = 16'hC0DD;
defparam \MASTER1|BUTTON_EVENT1|instruction[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N5
dffeas \MASTER1|BUTTON_EVENT1|instruction[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|instruction[1] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~97 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~97_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ) # (!\MASTER1|BUTTON_EVENT1|instruction [0])) # (!\MASTER1|BUTTON_EVENT1|instruction 
// [1])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datab(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datac(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~97 .lut_mask = 16'h1555;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~97_combout  & ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~97_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0 .lut_mask = 16'h1155;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y39_N31
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000 .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q )

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96 .lut_mask = 16'hCFCF;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~97_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q )))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~97_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98 .lut_mask = 16'h00F3;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N1
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N3
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N5
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N7
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N9
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N11
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N13
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N15
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N17
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N19
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N21
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N23
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N25
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N27
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N29
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N31
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N1
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N3
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N5
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N7
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N9
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N11
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N13
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N15
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N17
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N19
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N21
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N23
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N25
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N27
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~93  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N29
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31] $ (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~93 )

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94 .lut_mask = 16'h5A5A;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y41_N31
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1 .lut_mask = 16'h5100;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout  & 
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~9_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~0 .lut_mask = 16'hA888;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~1_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout  & \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~0_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~1 .lut_mask = 16'hFCF0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y39_N19
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector42~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|trans_done~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|trans_done~0_combout  = (\MASTER1|BUTTON_EVENT1|instruction [1] & ((\MASTER1|BUTTON_EVENT1|instruction [0] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q )) # (!\MASTER1|BUTTON_EVENT1|instruction [0] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q )))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datab(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datad(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|trans_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|trans_done~0 .lut_mask = 16'h88C0;
defparam \MASTER1|MASTER_PORT|trans_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N26
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|Selector5~2 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|Selector5~2_combout  = (\MASTER1|MASTER_PORT|trans_done~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q ) # (!\MASTER1|BUTTON_EVENT1|state.READ_EVENT~q )))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|trans_done~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.datad(\MASTER1|BUTTON_EVENT1|state.READ_EVENT~q ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|Selector5~2 .lut_mask = 16'hC0CC;
defparam \MASTER1|BUTTON_EVENT1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N2
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|Selector0~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|Selector0~0_combout  = (\MASTER1|BUTTON_EVENT1|state.00~q  & (!\MASTER1|BUTTON_EVENT1|Selector5~2_combout )) # (!\MASTER1|BUTTON_EVENT1|state.00~q  & (((!\button1_raw~input_o  & \mode_switch~input_o ))))

	.dataa(\MASTER1|BUTTON_EVENT1|Selector5~2_combout ),
	.datab(\button1_raw~input_o ),
	.datac(\MASTER1|BUTTON_EVENT1|state.00~q ),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|Selector0~0 .lut_mask = 16'h5350;
defparam \MASTER1|BUTTON_EVENT1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N3
dffeas \MASTER1|BUTTON_EVENT1|state.00 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|state.00 .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N0
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|Selector5~3 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|Selector5~3_combout  = (\MASTER1|BUTTON_EVENT1|state.00~q  & (((!\MASTER1|BUTTON_EVENT1|Selector5~2_combout )))) # (!\MASTER1|BUTTON_EVENT1|state.00~q  & (\mode_switch~input_o  & (!\button1_raw~input_o )))

	.dataa(\mode_switch~input_o ),
	.datab(\MASTER1|BUTTON_EVENT1|state.00~q ),
	.datac(\button1_raw~input_o ),
	.datad(\MASTER1|BUTTON_EVENT1|Selector5~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|Selector5~3 .lut_mask = 16'h02CE;
defparam \MASTER1|BUTTON_EVENT1|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N1
dffeas \MASTER1|BUTTON_EVENT1|busy (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|busy .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N2
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|Selector5~3 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|Selector5~3_combout  = (\MASTER2|BUTTON_EVENT1|state.00~q  & (!\MASTER2|BUTTON_EVENT1|Selector5~2_combout )) # (!\MASTER2|BUTTON_EVENT1|state.00~q  & (((\mode_switch~input_o  & !\button2_raw~input_o ))))

	.dataa(\MASTER2|BUTTON_EVENT1|Selector5~2_combout ),
	.datab(\mode_switch~input_o ),
	.datac(\MASTER2|BUTTON_EVENT1|state.00~q ),
	.datad(\button2_raw~input_o ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|Selector5~3 .lut_mask = 16'h505C;
defparam \MASTER2|BUTTON_EVENT1|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N3
dffeas \MASTER2|BUTTON_EVENT1|busy (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|busy .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N24
cycloneive_lcell_comb \COMMAND|display_val1~3 (
// Equation(s):
// \COMMAND|display_val1~3_combout  = (\COMMAND|config_state [1] & (\COMMAND|config_state [0] & !\COMMAND|config_state [2])) # (!\COMMAND|config_state [1] & ((\COMMAND|config_state [2])))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|display_val1~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val1~3 .lut_mask = 16'h5858;
defparam \COMMAND|display_val1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N26
cycloneive_lcell_comb \COMMAND|display_val1[3]~4 (
// Equation(s):
// \COMMAND|display_val1[3]~4_combout  = (!\mode_switch~input_o  & (\switch_array[3]~input_o  & \COMMAND|display_val1~3_combout ))

	.dataa(\mode_switch~input_o ),
	.datab(gnd),
	.datac(\switch_array[3]~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|display_val1[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val1[3]~4 .lut_mask = 16'h5000;
defparam \COMMAND|display_val1[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N6
cycloneive_lcell_comb \COMMAND|display_val1[1]~6 (
// Equation(s):
// \COMMAND|display_val1[1]~6_combout  = (\COMMAND|config_state [0] & (((!\COMMAND|config_state [1] & \COMMAND|master [1])))) # (!\COMMAND|config_state [0] & (\COMMAND|slave [1] & (\COMMAND|config_state [1])))

	.dataa(\COMMAND|slave [1]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|master [1]),
	.cin(gnd),
	.combout(\COMMAND|display_val1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val1[1]~6 .lut_mask = 16'h2C20;
defparam \COMMAND|display_val1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N16
cycloneive_lcell_comb \COMMAND|display_val1[1]~7 (
// Equation(s):
// \COMMAND|display_val1[1]~7_combout  = (\switch_array[1]~input_o  & ((\COMMAND|display_val1~3_combout ) # ((!\COMMAND|config_state [2] & \COMMAND|display_val1[1]~6_combout )))) # (!\switch_array[1]~input_o  & (((!\COMMAND|config_state [2] & 
// \COMMAND|display_val1[1]~6_combout ))))

	.dataa(\switch_array[1]~input_o ),
	.datab(\COMMAND|display_val1~3_combout ),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|display_val1[1]~6_combout ),
	.cin(gnd),
	.combout(\COMMAND|display_val1[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val1[1]~7 .lut_mask = 16'h8F88;
defparam \COMMAND|display_val1[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N8
cycloneive_lcell_comb \COMMAND|display_val1[1]~8 (
// Equation(s):
// \COMMAND|display_val1[1]~8_combout  = (\COMMAND|display_val1[1]~7_combout  & !\mode_switch~input_o )

	.dataa(\COMMAND|display_val1[1]~7_combout ),
	.datab(gnd),
	.datac(\mode_switch~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|display_val1[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val1[1]~8 .lut_mask = 16'h0A0A;
defparam \COMMAND|display_val1[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N30
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[0]~6 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[0]~6_combout  = (!\COMMAND|display_val1[3]~4_combout  & (\COMMAND|display_val1~3_combout  & (\switch_array[2]~input_o  & !\COMMAND|display_val1[1]~8_combout )))

	.dataa(\COMMAND|display_val1[3]~4_combout ),
	.datab(\COMMAND|display_val1~3_combout ),
	.datac(\switch_array[2]~input_o ),
	.datad(\COMMAND|display_val1[1]~8_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[0]~6 .lut_mask = 16'h0040;
defparam \COMMAND|DISPLAY1|display|io_seven[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N12
cycloneive_lcell_comb \COMMAND|display_val1[0]~1 (
// Equation(s):
// \COMMAND|display_val1[0]~1_combout  = (\COMMAND|config_state [1] & (!\COMMAND|slave [0] & (!\COMMAND|config_state [0]))) # (!\COMMAND|config_state [1] & (((\COMMAND|config_state [0] & !\COMMAND|master [0]))))

	.dataa(\COMMAND|config_state [1]),
	.datab(\COMMAND|slave [0]),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|master [0]),
	.cin(gnd),
	.combout(\COMMAND|display_val1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val1[0]~1 .lut_mask = 16'h0252;
defparam \COMMAND|display_val1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N18
cycloneive_lcell_comb \COMMAND|display_val1[0]~0 (
// Equation(s):
// \COMMAND|display_val1[0]~0_combout  = (\switch_array[0]~input_o  & ((\COMMAND|config_state [1] & (\COMMAND|config_state [0] & !\COMMAND|config_state [2])) # (!\COMMAND|config_state [1] & ((\COMMAND|config_state [2])))))

	.dataa(\COMMAND|config_state [0]),
	.datab(\COMMAND|config_state [1]),
	.datac(\COMMAND|config_state [2]),
	.datad(\switch_array[0]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|display_val1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val1[0]~0 .lut_mask = 16'h3800;
defparam \COMMAND|display_val1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N6
cycloneive_lcell_comb \COMMAND|display_val1[0]~2 (
// Equation(s):
// \COMMAND|display_val1[0]~2_combout  = (!\mode_switch~input_o  & ((\COMMAND|display_val1[0]~0_combout ) # ((\COMMAND|display_val1[0]~1_combout  & !\COMMAND|config_state [2]))))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|display_val1[0]~1_combout ),
	.datac(\COMMAND|config_state [2]),
	.datad(\COMMAND|display_val1[0]~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|display_val1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val1[0]~2 .lut_mask = 16'h5504;
defparam \COMMAND|display_val1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N18
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[0]~5 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[0]~5_combout  = (!\mode_switch~input_o  & (\COMMAND|display_val1[1]~7_combout  & ((!\COMMAND|display_val1~3_combout ) # (!\switch_array[2]~input_o ))))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|display_val1[1]~7_combout ),
	.datac(\switch_array[2]~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[0]~5 .lut_mask = 16'h0444;
defparam \COMMAND|DISPLAY1|display|io_seven[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N28
cycloneive_lcell_comb \COMMAND|display_val1[3]~9 (
// Equation(s):
// \COMMAND|display_val1[3]~9_combout  = (\switch_array[3]~input_o  & ((\COMMAND|config_state [2] & ((!\COMMAND|config_state [1]))) # (!\COMMAND|config_state [2] & (\COMMAND|config_state [0] & \COMMAND|config_state [1]))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\switch_array[3]~input_o ),
	.cin(gnd),
	.combout(\COMMAND|display_val1[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val1[3]~9 .lut_mask = 16'h4A00;
defparam \COMMAND|display_val1[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N8
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[0]~7 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[0]~7_combout  = (\COMMAND|display_val1[0]~2_combout  & (((\COMMAND|DISPLAY1|display|io_seven[0]~5_combout  & \COMMAND|display_val1[3]~9_combout )))) # (!\COMMAND|display_val1[0]~2_combout  & 
// (\COMMAND|DISPLAY1|display|io_seven[0]~6_combout ))

	.dataa(\COMMAND|DISPLAY1|display|io_seven[0]~6_combout ),
	.datab(\COMMAND|display_val1[0]~2_combout ),
	.datac(\COMMAND|DISPLAY1|display|io_seven[0]~5_combout ),
	.datad(\COMMAND|display_val1[3]~9_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[0]~7 .lut_mask = 16'hE222;
defparam \COMMAND|DISPLAY1|display|io_seven[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N20
cycloneive_lcell_comb \COMMAND|display_val1[2]~5 (
// Equation(s):
// \COMMAND|display_val1[2]~5_combout  = (!\mode_switch~input_o  & (\switch_array[2]~input_o  & \COMMAND|display_val1~3_combout ))

	.dataa(\mode_switch~input_o ),
	.datab(gnd),
	.datac(\switch_array[2]~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|display_val1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val1[2]~5 .lut_mask = 16'h5000;
defparam \COMMAND|display_val1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N10
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[0]~4 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[0]~4_combout  = (\COMMAND|display_val1[0]~2_combout  & (!\COMMAND|display_val1[1]~8_combout  & (\COMMAND|display_val1[3]~4_combout  $ (!\COMMAND|display_val1[2]~5_combout ))))

	.dataa(\COMMAND|display_val1[3]~4_combout ),
	.datab(\COMMAND|display_val1[2]~5_combout ),
	.datac(\COMMAND|display_val1[0]~2_combout ),
	.datad(\COMMAND|display_val1[1]~8_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[0]~4 .lut_mask = 16'h0090;
defparam \COMMAND|DISPLAY1|display|io_seven[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N18
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[0]~8 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[0]~8_combout  = (\COMMAND|DISPLAY1|display|io_seven[0]~4_combout ) # ((!\mode_switch~input_o  & \COMMAND|DISPLAY1|display|io_seven[0]~7_combout ))

	.dataa(\mode_switch~input_o ),
	.datab(gnd),
	.datac(\COMMAND|DISPLAY1|display|io_seven[0]~7_combout ),
	.datad(\COMMAND|DISPLAY1|display|io_seven[0]~4_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[0]~8 .lut_mask = 16'hFF50;
defparam \COMMAND|DISPLAY1|display|io_seven[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N10
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[1]~9 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[1]~9_combout  = (\COMMAND|display_val1[0]~2_combout  & (\COMMAND|display_val1[3]~4_combout )) # (!\COMMAND|display_val1[0]~2_combout  & (\COMMAND|display_val1[2]~5_combout  & ((\COMMAND|display_val1[3]~4_combout ) # 
// (\COMMAND|display_val1[1]~7_combout ))))

	.dataa(\COMMAND|display_val1[3]~4_combout ),
	.datab(\COMMAND|display_val1[1]~7_combout ),
	.datac(\COMMAND|display_val1[2]~5_combout ),
	.datad(\COMMAND|display_val1[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[1]~9 .lut_mask = 16'hAAE0;
defparam \COMMAND|DISPLAY1|display|io_seven[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N12
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[1]~19 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[1]~19_combout  = (\mode_switch~input_o ) # ((\COMMAND|display_val1[1]~7_combout ) # ((!\COMMAND|display_val1~3_combout ) # (!\switch_array[2]~input_o )))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|display_val1[1]~7_combout ),
	.datac(\switch_array[2]~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[1]~19 .lut_mask = 16'hEFFF;
defparam \COMMAND|DISPLAY1|display|io_seven[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N20
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[1]~10 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[1]~10_combout  = (\COMMAND|DISPLAY1|display|io_seven[1]~9_combout  & (((\COMMAND|display_val1[1]~8_combout ) # (!\COMMAND|display_val1[0]~2_combout )))) # (!\COMMAND|DISPLAY1|display|io_seven[1]~9_combout  & 
// (!\COMMAND|DISPLAY1|display|io_seven[1]~19_combout  & ((\COMMAND|display_val1[0]~2_combout ))))

	.dataa(\COMMAND|DISPLAY1|display|io_seven[1]~9_combout ),
	.datab(\COMMAND|DISPLAY1|display|io_seven[1]~19_combout ),
	.datac(\COMMAND|display_val1[1]~8_combout ),
	.datad(\COMMAND|display_val1[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[1]~10 .lut_mask = 16'hB1AA;
defparam \COMMAND|DISPLAY1|display|io_seven[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N28
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[2]~11 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[2]~11_combout  = (!\COMMAND|display_val1[0]~2_combout  & ((\COMMAND|display_val1[3]~4_combout  & (\COMMAND|display_val1[2]~5_combout )) # (!\COMMAND|display_val1[3]~4_combout  & 
// ((\COMMAND|DISPLAY1|display|io_seven[0]~5_combout )))))

	.dataa(\COMMAND|display_val1[2]~5_combout ),
	.datab(\COMMAND|DISPLAY1|display|io_seven[0]~5_combout ),
	.datac(\COMMAND|display_val1[3]~4_combout ),
	.datad(\COMMAND|display_val1[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[2]~11 .lut_mask = 16'h00AC;
defparam \COMMAND|DISPLAY1|display|io_seven[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N14
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|Equal0~0 (
// Equation(s):
// \COMMAND|DISPLAY1|display|Equal0~0_combout  = (\COMMAND|display_val1[2]~5_combout  & (\COMMAND|display_val1[1]~8_combout  & (\COMMAND|display_val1[3]~4_combout  & \COMMAND|display_val1[0]~2_combout )))

	.dataa(\COMMAND|display_val1[2]~5_combout ),
	.datab(\COMMAND|display_val1[1]~8_combout ),
	.datac(\COMMAND|display_val1[3]~4_combout ),
	.datad(\COMMAND|display_val1[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|Equal0~0 .lut_mask = 16'h8000;
defparam \COMMAND|DISPLAY1|display|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N16
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[2]~12 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[2]~12_combout  = (\COMMAND|DISPLAY1|display|io_seven[2]~11_combout ) # ((\COMMAND|display_val1[3]~4_combout  & (\COMMAND|DISPLAY1|display|Equal0~0_combout  & \COMMAND|display_val1[0]~2_combout )))

	.dataa(\COMMAND|display_val1[3]~4_combout ),
	.datab(\COMMAND|DISPLAY1|display|io_seven[2]~11_combout ),
	.datac(\COMMAND|DISPLAY1|display|Equal0~0_combout ),
	.datad(\COMMAND|display_val1[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[2]~12 .lut_mask = 16'hECCC;
defparam \COMMAND|DISPLAY1|display|io_seven[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N14
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[3]~13 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[3]~13_combout  = (\COMMAND|display_val1[3]~4_combout  & (((\COMMAND|DISPLAY1|display|io_seven[0]~5_combout ) # (\COMMAND|display_val1[0]~2_combout )))) # (!\COMMAND|display_val1[3]~4_combout  & 
// (!\COMMAND|DISPLAY1|display|io_seven[1]~19_combout  & ((!\COMMAND|display_val1[0]~2_combout ))))

	.dataa(\COMMAND|DISPLAY1|display|io_seven[1]~19_combout ),
	.datab(\COMMAND|DISPLAY1|display|io_seven[0]~5_combout ),
	.datac(\COMMAND|display_val1[3]~4_combout ),
	.datad(\COMMAND|display_val1[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[3]~13 .lut_mask = 16'hF0C5;
defparam \COMMAND|DISPLAY1|display|io_seven[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N22
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[1]~20 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[1]~20_combout  = (\mode_switch~input_o ) # (\COMMAND|display_val1[1]~7_combout  $ (((!\COMMAND|display_val1~3_combout ) # (!\switch_array[2]~input_o ))))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|display_val1[1]~7_combout ),
	.datac(\switch_array[2]~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[1]~20 .lut_mask = 16'hEBBB;
defparam \COMMAND|DISPLAY1|display|io_seven[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N26
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[3]~14 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[3]~14_combout  = (\COMMAND|DISPLAY1|display|io_seven[3]~13_combout  & (((\COMMAND|DISPLAY1|display|Equal0~0_combout ) # (!\COMMAND|display_val1[0]~2_combout )))) # (!\COMMAND|DISPLAY1|display|io_seven[3]~13_combout  & 
// (\COMMAND|DISPLAY1|display|io_seven[1]~20_combout  & ((\COMMAND|display_val1[0]~2_combout ))))

	.dataa(\COMMAND|DISPLAY1|display|io_seven[3]~13_combout ),
	.datab(\COMMAND|DISPLAY1|display|io_seven[1]~20_combout ),
	.datac(\COMMAND|DISPLAY1|display|Equal0~0_combout ),
	.datad(\COMMAND|display_val1[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[3]~14 .lut_mask = 16'hE4AA;
defparam \COMMAND|DISPLAY1|display|io_seven[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N20
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[4]~15 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[4]~15_combout  = (\COMMAND|display_val1[1]~8_combout  & ((\COMMAND|display_val1[3]~4_combout ) # ((!\COMMAND|display_val1[0]~2_combout )))) # (!\COMMAND|display_val1[1]~8_combout  & ((\COMMAND|display_val1[2]~5_combout  
// & (\COMMAND|display_val1[3]~4_combout )) # (!\COMMAND|display_val1[2]~5_combout  & ((!\COMMAND|display_val1[0]~2_combout )))))

	.dataa(\COMMAND|display_val1[3]~4_combout ),
	.datab(\COMMAND|display_val1[2]~5_combout ),
	.datac(\COMMAND|display_val1[0]~2_combout ),
	.datad(\COMMAND|display_val1[1]~8_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[4]~15 .lut_mask = 16'hAF8B;
defparam \COMMAND|DISPLAY1|display|io_seven[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N22
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[5]~16 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[5]~16_combout  = (\COMMAND|display_val1[3]~4_combout  & (\COMMAND|display_val1[2]~5_combout  & (\COMMAND|display_val1[0]~2_combout  & !\COMMAND|display_val1[1]~8_combout ))) # (!\COMMAND|display_val1[3]~4_combout  & 
// (!\COMMAND|display_val1[2]~5_combout  & (\COMMAND|display_val1[0]~2_combout  $ (\COMMAND|display_val1[1]~8_combout ))))

	.dataa(\COMMAND|display_val1[3]~4_combout ),
	.datab(\COMMAND|display_val1[2]~5_combout ),
	.datac(\COMMAND|display_val1[0]~2_combout ),
	.datad(\COMMAND|display_val1[1]~8_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[5]~16 .lut_mask = 16'h0190;
defparam \COMMAND|DISPLAY1|display|io_seven[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N16
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[5]~17 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[5]~17_combout  = (\COMMAND|DISPLAY1|display|io_seven[5]~16_combout ) # ((\COMMAND|display_val1[1]~8_combout  & (\COMMAND|display_val1[0]~2_combout  & !\COMMAND|display_val1[3]~9_combout )))

	.dataa(\COMMAND|display_val1[1]~8_combout ),
	.datab(\COMMAND|display_val1[0]~2_combout ),
	.datac(\COMMAND|DISPLAY1|display|io_seven[5]~16_combout ),
	.datad(\COMMAND|display_val1[3]~9_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[5]~17 .lut_mask = 16'hF0F8;
defparam \COMMAND|DISPLAY1|display|io_seven[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N2
cycloneive_lcell_comb \COMMAND|DISPLAY1|display|io_seven[6]~18 (
// Equation(s):
// \COMMAND|DISPLAY1|display|io_seven[6]~18_combout  = (\COMMAND|display_val1[0]~2_combout  & (!\COMMAND|display_val1[3]~4_combout  & (\COMMAND|display_val1[2]~5_combout  $ (!\COMMAND|display_val1[1]~8_combout )))) # (!\COMMAND|display_val1[0]~2_combout  & 
// (!\COMMAND|display_val1[1]~8_combout  & (\COMMAND|display_val1[3]~4_combout  $ (!\COMMAND|display_val1[2]~5_combout ))))

	.dataa(\COMMAND|display_val1[3]~4_combout ),
	.datab(\COMMAND|display_val1[2]~5_combout ),
	.datac(\COMMAND|display_val1[0]~2_combout ),
	.datad(\COMMAND|display_val1[1]~8_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY1|display|io_seven[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY1|display|io_seven[6]~18 .lut_mask = 16'h4019;
defparam \COMMAND|DISPLAY1|display|io_seven[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N10
cycloneive_lcell_comb \COMMAND|display_val2[2]~2 (
// Equation(s):
// \COMMAND|display_val2[2]~2_combout  = (\switch_array[6]~input_o  & (!\mode_switch~input_o  & \COMMAND|display_val1~3_combout ))

	.dataa(\switch_array[6]~input_o ),
	.datab(gnd),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|display_val2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val2[2]~2 .lut_mask = 16'h0A00;
defparam \COMMAND|display_val2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N8
cycloneive_lcell_comb \COMMAND|display_val2[0]~0 (
// Equation(s):
// \COMMAND|display_val2[0]~0_combout  = (\switch_array[4]~input_o  & (\COMMAND|display_val1~3_combout  & !\mode_switch~input_o ))

	.dataa(\switch_array[4]~input_o ),
	.datab(\COMMAND|display_val1~3_combout ),
	.datac(\mode_switch~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|display_val2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val2[0]~0 .lut_mask = 16'h0808;
defparam \COMMAND|display_val2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N16
cycloneive_lcell_comb \COMMAND|display_val2[1]~3 (
// Equation(s):
// \COMMAND|display_val2[1]~3_combout  = (\switch_array[5]~input_o  & (!\mode_switch~input_o  & \COMMAND|display_val1~3_combout ))

	.dataa(\switch_array[5]~input_o ),
	.datab(gnd),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|display_val2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val2[1]~3 .lut_mask = 16'h0A00;
defparam \COMMAND|display_val2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N24
cycloneive_lcell_comb \COMMAND|display_val2[3]~1 (
// Equation(s):
// \COMMAND|display_val2[3]~1_combout  = (!\mode_switch~input_o  & (\switch_array[7]~input_o  & \COMMAND|display_val1~3_combout ))

	.dataa(gnd),
	.datab(\mode_switch~input_o ),
	.datac(\switch_array[7]~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|display_val2[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val2[3]~1 .lut_mask = 16'h3000;
defparam \COMMAND|display_val2[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N12
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[0]~0 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[0]~0_combout  = (\COMMAND|display_val2[0]~0_combout  & (!\COMMAND|display_val2[1]~3_combout  & (\COMMAND|display_val2[2]~2_combout  $ (!\COMMAND|display_val2[3]~1_combout ))))

	.dataa(\COMMAND|display_val2[2]~2_combout ),
	.datab(\COMMAND|display_val2[0]~0_combout ),
	.datac(\COMMAND|display_val2[1]~3_combout ),
	.datad(\COMMAND|display_val2[3]~1_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[0]~0 .lut_mask = 16'h0804;
defparam \COMMAND|DISPLAY2|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N6
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[0]~1 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[0]~1_combout  = (!\COMMAND|display_val2[1]~3_combout  & (!\COMMAND|display_val2[0]~0_combout  & (\switch_array[6]~input_o  & !\COMMAND|display_val2[3]~1_combout )))

	.dataa(\COMMAND|display_val2[1]~3_combout ),
	.datab(\COMMAND|display_val2[0]~0_combout ),
	.datac(\switch_array[6]~input_o ),
	.datad(\COMMAND|display_val2[3]~1_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[0]~1 .lut_mask = 16'h0010;
defparam \COMMAND|DISPLAY2|display|io_seven[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N26
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[0]~2 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[0]~2_combout  = (\switch_array[5]~input_o  & (!\switch_array[6]~input_o  & (!\mode_switch~input_o  & \COMMAND|display_val1~3_combout )))

	.dataa(\switch_array[5]~input_o ),
	.datab(\switch_array[6]~input_o ),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[0]~2 .lut_mask = 16'h0200;
defparam \COMMAND|DISPLAY2|display|io_seven[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N8
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[0]~3 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[0]~3_combout  = (\COMMAND|DISPLAY2|display|io_seven[0]~1_combout ) # ((\COMMAND|display_val2[0]~0_combout  & (\switch_array[7]~input_o  & \COMMAND|DISPLAY2|display|io_seven[0]~2_combout )))

	.dataa(\COMMAND|DISPLAY2|display|io_seven[0]~1_combout ),
	.datab(\COMMAND|display_val2[0]~0_combout ),
	.datac(\switch_array[7]~input_o ),
	.datad(\COMMAND|DISPLAY2|display|io_seven[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[0]~3 .lut_mask = 16'hEAAA;
defparam \COMMAND|DISPLAY2|display|io_seven[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N8
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[0]~4 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[0]~4_combout  = (\COMMAND|DISPLAY2|display|io_seven[0]~0_combout ) # ((!\mode_switch~input_o  & (\COMMAND|DISPLAY2|display|io_seven[0]~3_combout  & \COMMAND|display_val1~3_combout )))

	.dataa(\COMMAND|DISPLAY2|display|io_seven[0]~0_combout ),
	.datab(\mode_switch~input_o ),
	.datac(\COMMAND|DISPLAY2|display|io_seven[0]~3_combout ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[0]~4 .lut_mask = 16'hBAAA;
defparam \COMMAND|DISPLAY2|display|io_seven[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N14
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[1]~6 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[1]~6_combout  = (((\mode_switch~input_o ) # (!\COMMAND|display_val1~3_combout )) # (!\switch_array[6]~input_o )) # (!\switch_array[5]~input_o )

	.dataa(\switch_array[5]~input_o ),
	.datab(\switch_array[6]~input_o ),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[1]~6 .lut_mask = 16'hF7FF;
defparam \COMMAND|DISPLAY2|display|io_seven[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N26
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[1]~7 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[1]~7_combout  = (\COMMAND|display_val2[0]~0_combout  & (((\COMMAND|display_val2[3]~1_combout )))) # (!\COMMAND|display_val2[0]~0_combout  & ((\COMMAND|display_val2[3]~1_combout  & (!\COMMAND|display_val2[2]~2_combout )) 
// # (!\COMMAND|display_val2[3]~1_combout  & ((\COMMAND|DISPLAY2|display|io_seven[1]~6_combout )))))

	.dataa(\COMMAND|display_val2[2]~2_combout ),
	.datab(\COMMAND|DISPLAY2|display|io_seven[1]~6_combout ),
	.datac(\COMMAND|display_val2[0]~0_combout ),
	.datad(\COMMAND|display_val2[3]~1_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[1]~7 .lut_mask = 16'hF50C;
defparam \COMMAND|DISPLAY2|display|io_seven[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N12
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[1]~5 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[1]~5_combout  = (\switch_array[5]~input_o ) # (((\mode_switch~input_o ) # (!\COMMAND|display_val1~3_combout )) # (!\switch_array[6]~input_o ))

	.dataa(\switch_array[5]~input_o ),
	.datab(\switch_array[6]~input_o ),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[1]~5 .lut_mask = 16'hFBFF;
defparam \COMMAND|DISPLAY2|display|io_seven[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N20
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[1]~8 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[1]~8_combout  = (\COMMAND|DISPLAY2|display|io_seven[1]~7_combout  & (\COMMAND|display_val2[1]~3_combout  & ((\COMMAND|display_val2[0]~0_combout )))) # (!\COMMAND|DISPLAY2|display|io_seven[1]~7_combout  & 
// (((!\COMMAND|display_val2[0]~0_combout ) # (!\COMMAND|DISPLAY2|display|io_seven[1]~5_combout ))))

	.dataa(\COMMAND|display_val2[1]~3_combout ),
	.datab(\COMMAND|DISPLAY2|display|io_seven[1]~7_combout ),
	.datac(\COMMAND|DISPLAY2|display|io_seven[1]~5_combout ),
	.datad(\COMMAND|display_val2[0]~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[1]~8 .lut_mask = 16'h8B33;
defparam \COMMAND|DISPLAY2|display|io_seven[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N16
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|Equal0~0 (
// Equation(s):
// \COMMAND|DISPLAY2|display|Equal0~0_combout  = (\COMMAND|display_val2[2]~2_combout  & (\COMMAND|display_val2[0]~0_combout  & (\COMMAND|display_val2[1]~3_combout  & \COMMAND|display_val2[3]~1_combout )))

	.dataa(\COMMAND|display_val2[2]~2_combout ),
	.datab(\COMMAND|display_val2[0]~0_combout ),
	.datac(\COMMAND|display_val2[1]~3_combout ),
	.datad(\COMMAND|display_val2[3]~1_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|Equal0~0 .lut_mask = 16'h8000;
defparam \COMMAND|DISPLAY2|display|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N30
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[2]~9 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[2]~9_combout  = (!\COMMAND|display_val2[0]~0_combout  & ((\COMMAND|display_val2[3]~1_combout  & (\COMMAND|display_val2[2]~2_combout )) # (!\COMMAND|display_val2[3]~1_combout  & 
// ((\COMMAND|DISPLAY2|display|io_seven[0]~2_combout )))))

	.dataa(\COMMAND|display_val2[2]~2_combout ),
	.datab(\COMMAND|display_val2[3]~1_combout ),
	.datac(\COMMAND|display_val2[0]~0_combout ),
	.datad(\COMMAND|DISPLAY2|display|io_seven[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[2]~9 .lut_mask = 16'h0B08;
defparam \COMMAND|DISPLAY2|display|io_seven[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N18
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[2]~10 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[2]~10_combout  = (\COMMAND|DISPLAY2|display|io_seven[2]~9_combout ) # ((\COMMAND|display_val2[0]~0_combout  & (\COMMAND|DISPLAY2|display|Equal0~0_combout  & \COMMAND|display_val2[3]~1_combout )))

	.dataa(\COMMAND|display_val2[0]~0_combout ),
	.datab(\COMMAND|DISPLAY2|display|Equal0~0_combout ),
	.datac(\COMMAND|DISPLAY2|display|io_seven[2]~9_combout ),
	.datad(\COMMAND|display_val2[3]~1_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[2]~10 .lut_mask = 16'hF8F0;
defparam \COMMAND|DISPLAY2|display|io_seven[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N8
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[1]~11 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[1]~11_combout  = (\mode_switch~input_o ) # ((\switch_array[5]~input_o  $ (!\switch_array[6]~input_o )) # (!\COMMAND|display_val1~3_combout ))

	.dataa(\switch_array[5]~input_o ),
	.datab(\switch_array[6]~input_o ),
	.datac(\mode_switch~input_o ),
	.datad(\COMMAND|display_val1~3_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[1]~11 .lut_mask = 16'hF9FF;
defparam \COMMAND|DISPLAY2|display|io_seven[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N4
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[3]~12 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[3]~12_combout  = (\COMMAND|display_val2[0]~0_combout  & (\COMMAND|display_val2[3]~1_combout )) # (!\COMMAND|display_val2[0]~0_combout  & ((\COMMAND|display_val2[3]~1_combout  & 
// ((\COMMAND|DISPLAY2|display|io_seven[0]~2_combout ))) # (!\COMMAND|display_val2[3]~1_combout  & (!\COMMAND|DISPLAY2|display|io_seven[1]~5_combout ))))

	.dataa(\COMMAND|display_val2[0]~0_combout ),
	.datab(\COMMAND|display_val2[3]~1_combout ),
	.datac(\COMMAND|DISPLAY2|display|io_seven[1]~5_combout ),
	.datad(\COMMAND|DISPLAY2|display|io_seven[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[3]~12 .lut_mask = 16'hCD89;
defparam \COMMAND|DISPLAY2|display|io_seven[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N14
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[3]~13 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[3]~13_combout  = (\COMMAND|display_val2[0]~0_combout  & ((\COMMAND|DISPLAY2|display|io_seven[3]~12_combout  & ((\COMMAND|DISPLAY2|display|Equal0~0_combout ))) # (!\COMMAND|DISPLAY2|display|io_seven[3]~12_combout  & 
// (\COMMAND|DISPLAY2|display|io_seven[1]~11_combout )))) # (!\COMMAND|display_val2[0]~0_combout  & (((\COMMAND|DISPLAY2|display|io_seven[3]~12_combout ))))

	.dataa(\COMMAND|DISPLAY2|display|io_seven[1]~11_combout ),
	.datab(\COMMAND|DISPLAY2|display|Equal0~0_combout ),
	.datac(\COMMAND|display_val2[0]~0_combout ),
	.datad(\COMMAND|DISPLAY2|display|io_seven[3]~12_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[3]~13 .lut_mask = 16'hCFA0;
defparam \COMMAND|DISPLAY2|display|io_seven[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N0
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[4]~14 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[4]~14_combout  = (\COMMAND|display_val2[1]~3_combout  & (((\COMMAND|display_val2[3]~1_combout ) # (!\COMMAND|display_val2[0]~0_combout )))) # (!\COMMAND|display_val2[1]~3_combout  & ((\COMMAND|display_val2[2]~2_combout  
// & ((\COMMAND|display_val2[3]~1_combout ))) # (!\COMMAND|display_val2[2]~2_combout  & (!\COMMAND|display_val2[0]~0_combout ))))

	.dataa(\COMMAND|display_val2[2]~2_combout ),
	.datab(\COMMAND|display_val2[0]~0_combout ),
	.datac(\COMMAND|display_val2[1]~3_combout ),
	.datad(\COMMAND|display_val2[3]~1_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[4]~14 .lut_mask = 16'hFB31;
defparam \COMMAND|DISPLAY2|display|io_seven[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N2
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[5]~15 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[5]~15_combout  = (\COMMAND|display_val2[0]~0_combout  & (!\COMMAND|display_val2[1]~3_combout  & (\COMMAND|display_val2[3]~1_combout  $ (!\COMMAND|display_val2[2]~2_combout )))) # (!\COMMAND|display_val2[0]~0_combout  & 
// (!\COMMAND|display_val2[3]~1_combout  & (\COMMAND|display_val2[1]~3_combout  & !\COMMAND|display_val2[2]~2_combout )))

	.dataa(\COMMAND|display_val2[0]~0_combout ),
	.datab(\COMMAND|display_val2[3]~1_combout ),
	.datac(\COMMAND|display_val2[1]~3_combout ),
	.datad(\COMMAND|display_val2[2]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[5]~15 .lut_mask = 16'h0812;
defparam \COMMAND|DISPLAY2|display|io_seven[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N28
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[5]~16 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[5]~16_combout  = (\COMMAND|DISPLAY2|display|io_seven[5]~15_combout ) # ((\COMMAND|display_val2[1]~3_combout  & (!\switch_array[7]~input_o  & \COMMAND|display_val2[0]~0_combout )))

	.dataa(\COMMAND|display_val2[1]~3_combout ),
	.datab(\switch_array[7]~input_o ),
	.datac(\COMMAND|display_val2[0]~0_combout ),
	.datad(\COMMAND|DISPLAY2|display|io_seven[5]~15_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[5]~16 .lut_mask = 16'hFF20;
defparam \COMMAND|DISPLAY2|display|io_seven[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N22
cycloneive_lcell_comb \COMMAND|DISPLAY2|display|io_seven[6]~17 (
// Equation(s):
// \COMMAND|DISPLAY2|display|io_seven[6]~17_combout  = (\COMMAND|display_val2[0]~0_combout  & (!\COMMAND|display_val2[3]~1_combout  & (\COMMAND|display_val2[1]~3_combout  $ (!\COMMAND|display_val2[2]~2_combout )))) # (!\COMMAND|display_val2[0]~0_combout  & 
// (!\COMMAND|display_val2[1]~3_combout  & (\COMMAND|display_val2[3]~1_combout  $ (!\COMMAND|display_val2[2]~2_combout ))))

	.dataa(\COMMAND|display_val2[0]~0_combout ),
	.datab(\COMMAND|display_val2[3]~1_combout ),
	.datac(\COMMAND|display_val2[1]~3_combout ),
	.datad(\COMMAND|display_val2[2]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY2|display|io_seven[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY2|display|io_seven[6]~17 .lut_mask = 16'h2403;
defparam \COMMAND|DISPLAY2|display|io_seven[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N18
cycloneive_lcell_comb \COMMAND|display_val3~0 (
// Equation(s):
// \COMMAND|display_val3~0_combout  = (!\mode_switch~input_o  & (\COMMAND|config_state [0] & (\COMMAND|config_state [1] $ (\COMMAND|config_state [2]))))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\COMMAND|config_state [2]),
	.cin(gnd),
	.combout(\COMMAND|display_val3~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val3~0 .lut_mask = 16'h0440;
defparam \COMMAND|display_val3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N10
cycloneive_lcell_comb \COMMAND|display_val3[0]~2 (
// Equation(s):
// \COMMAND|display_val3[0]~2_combout  = (\switch_array[8]~input_o  & \COMMAND|display_val3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\switch_array[8]~input_o ),
	.datad(\COMMAND|display_val3~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|display_val3[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val3[0]~2 .lut_mask = 16'hF000;
defparam \COMMAND|display_val3[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N28
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[0]~12 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[0]~12_combout  = (\COMMAND|display_val3~0_combout  & (!\switch_array[10]~input_o  & \switch_array[9]~input_o ))

	.dataa(\COMMAND|display_val3~0_combout ),
	.datab(\switch_array[10]~input_o ),
	.datac(\switch_array[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[0]~12 .lut_mask = 16'h2020;
defparam \COMMAND|DISPLAY3|display|io_seven[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N24
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[0]~27 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[0]~27_combout  = (\COMMAND|display_val3~0_combout  & (((\switch_array[11]~input_o  & \COMMAND|DISPLAY3|display|io_seven[0]~12_combout )) # (!\switch_array[8]~input_o )))

	.dataa(\switch_array[11]~input_o ),
	.datab(\COMMAND|DISPLAY3|display|io_seven[0]~12_combout ),
	.datac(\switch_array[8]~input_o ),
	.datad(\COMMAND|display_val3~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[0]~27 .lut_mask = 16'h8F00;
defparam \COMMAND|DISPLAY3|display|io_seven[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N8
cycloneive_lcell_comb \COMMAND|display_val3[1]~1 (
// Equation(s):
// \COMMAND|display_val3[1]~1_combout  = (\COMMAND|display_val3~0_combout  & \switch_array[9]~input_o )

	.dataa(\COMMAND|display_val3~0_combout ),
	.datab(gnd),
	.datac(\switch_array[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|display_val3[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val3[1]~1 .lut_mask = 16'hA0A0;
defparam \COMMAND|display_val3[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N2
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[0]~28 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[0]~28_combout  = (\switch_array[11]~input_o  & ((\switch_array[10]~input_o  & ((!\COMMAND|display_val3~0_combout ))) # (!\switch_array[10]~input_o  & (\switch_array[8]~input_o  & \COMMAND|display_val3~0_combout )))) # 
// (!\switch_array[11]~input_o  & (\switch_array[10]~input_o ))

	.dataa(\switch_array[11]~input_o ),
	.datab(\switch_array[10]~input_o ),
	.datac(\switch_array[8]~input_o ),
	.datad(\COMMAND|display_val3~0_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[0]~28 .lut_mask = 16'h64CC;
defparam \COMMAND|DISPLAY3|display|io_seven[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N6
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[0]~13 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[0]~13_combout  = (\COMMAND|display_val3[1]~1_combout  & (\COMMAND|display_val3[0]~2_combout  & (\COMMAND|DISPLAY3|display|io_seven[0]~27_combout ))) # (!\COMMAND|display_val3[1]~1_combout  & 
// ((\COMMAND|DISPLAY3|display|io_seven[0]~28_combout  & ((\COMMAND|DISPLAY3|display|io_seven[0]~27_combout ))) # (!\COMMAND|DISPLAY3|display|io_seven[0]~28_combout  & (\COMMAND|display_val3[0]~2_combout ))))

	.dataa(\COMMAND|display_val3[0]~2_combout ),
	.datab(\COMMAND|DISPLAY3|display|io_seven[0]~27_combout ),
	.datac(\COMMAND|display_val3[1]~1_combout ),
	.datad(\COMMAND|DISPLAY3|display|io_seven[0]~28_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[0]~13 .lut_mask = 16'h8C8A;
defparam \COMMAND|DISPLAY3|display|io_seven[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N22
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[1]~15 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[1]~15_combout  = (\COMMAND|display_val3~0_combout  & (\switch_array[9]~input_o  & \switch_array[10]~input_o ))

	.dataa(\COMMAND|display_val3~0_combout ),
	.datab(\switch_array[9]~input_o ),
	.datac(\switch_array[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[1]~15 .lut_mask = 16'h8080;
defparam \COMMAND|DISPLAY3|display|io_seven[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N8
cycloneive_lcell_comb \COMMAND|display_val3[3]~3 (
// Equation(s):
// \COMMAND|display_val3[3]~3_combout  = (\switch_array[11]~input_o  & \COMMAND|display_val3~0_combout )

	.dataa(\switch_array[11]~input_o ),
	.datab(gnd),
	.datac(\COMMAND|display_val3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|display_val3[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val3[3]~3 .lut_mask = 16'hA0A0;
defparam \COMMAND|display_val3[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N10
cycloneive_lcell_comb \COMMAND|display_val3[2]~4 (
// Equation(s):
// \COMMAND|display_val3[2]~4_combout  = (\COMMAND|display_val3~0_combout  & \switch_array[10]~input_o )

	.dataa(\COMMAND|display_val3~0_combout ),
	.datab(gnd),
	.datac(\switch_array[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|display_val3[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|display_val3[2]~4 .lut_mask = 16'hA0A0;
defparam \COMMAND|display_val3[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N0
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[1]~16 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[1]~16_combout  = (\COMMAND|display_val3[0]~2_combout  & (((\COMMAND|display_val3[3]~3_combout )))) # (!\COMMAND|display_val3[0]~2_combout  & ((\COMMAND|display_val3[3]~3_combout  & ((\COMMAND|display_val3[2]~4_combout 
// ))) # (!\COMMAND|display_val3[3]~3_combout  & (\COMMAND|DISPLAY3|display|io_seven[1]~15_combout ))))

	.dataa(\COMMAND|DISPLAY3|display|io_seven[1]~15_combout ),
	.datab(\COMMAND|display_val3[0]~2_combout ),
	.datac(\COMMAND|display_val3[3]~3_combout ),
	.datad(\COMMAND|display_val3[2]~4_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[1]~16 .lut_mask = 16'hF2C2;
defparam \COMMAND|DISPLAY3|display|io_seven[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N12
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[1]~14 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[1]~14_combout  = ((\switch_array[9]~input_o ) # (!\switch_array[10]~input_o )) # (!\COMMAND|display_val3~0_combout )

	.dataa(\COMMAND|display_val3~0_combout ),
	.datab(\switch_array[9]~input_o ),
	.datac(\switch_array[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[1]~14 .lut_mask = 16'hDFDF;
defparam \COMMAND|DISPLAY3|display|io_seven[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N2
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[1]~17 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[1]~17_combout  = (\COMMAND|DISPLAY3|display|io_seven[1]~16_combout  & ((\COMMAND|display_val3[1]~1_combout ) # ((!\COMMAND|display_val3[0]~2_combout )))) # (!\COMMAND|DISPLAY3|display|io_seven[1]~16_combout  & 
// (((\COMMAND|display_val3[0]~2_combout  & !\COMMAND|DISPLAY3|display|io_seven[1]~14_combout ))))

	.dataa(\COMMAND|display_val3[1]~1_combout ),
	.datab(\COMMAND|DISPLAY3|display|io_seven[1]~16_combout ),
	.datac(\COMMAND|display_val3[0]~2_combout ),
	.datad(\COMMAND|DISPLAY3|display|io_seven[1]~14_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[1]~17 .lut_mask = 16'h8CBC;
defparam \COMMAND|DISPLAY3|display|io_seven[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N30
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|Equal0~0 (
// Equation(s):
// \COMMAND|DISPLAY3|display|Equal0~0_combout  = (\COMMAND|display_val3[1]~1_combout  & (\COMMAND|display_val3[0]~2_combout  & (\COMMAND|display_val3[3]~3_combout  & \COMMAND|display_val3[2]~4_combout )))

	.dataa(\COMMAND|display_val3[1]~1_combout ),
	.datab(\COMMAND|display_val3[0]~2_combout ),
	.datac(\COMMAND|display_val3[3]~3_combout ),
	.datad(\COMMAND|display_val3[2]~4_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|Equal0~0 .lut_mask = 16'h8000;
defparam \COMMAND|DISPLAY3|display|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N4
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[2]~18 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[2]~18_combout  = (!\COMMAND|display_val3[0]~2_combout  & ((\COMMAND|display_val3[3]~3_combout  & ((\COMMAND|display_val3[2]~4_combout ))) # (!\COMMAND|display_val3[3]~3_combout  & 
// (\COMMAND|DISPLAY3|display|io_seven[0]~12_combout ))))

	.dataa(\COMMAND|DISPLAY3|display|io_seven[0]~12_combout ),
	.datab(\COMMAND|display_val3[0]~2_combout ),
	.datac(\COMMAND|display_val3[3]~3_combout ),
	.datad(\COMMAND|display_val3[2]~4_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[2]~18 .lut_mask = 16'h3202;
defparam \COMMAND|DISPLAY3|display|io_seven[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N16
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[2]~19 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[2]~19_combout  = (\COMMAND|DISPLAY3|display|io_seven[2]~18_combout ) # ((\COMMAND|DISPLAY3|display|Equal0~0_combout  & (\COMMAND|display_val3[3]~3_combout  & \COMMAND|display_val3[0]~2_combout )))

	.dataa(\COMMAND|DISPLAY3|display|Equal0~0_combout ),
	.datab(\COMMAND|display_val3[3]~3_combout ),
	.datac(\COMMAND|DISPLAY3|display|io_seven[2]~18_combout ),
	.datad(\COMMAND|display_val3[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[2]~19 .lut_mask = 16'hF8F0;
defparam \COMMAND|DISPLAY3|display|io_seven[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N18
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[1]~20 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[1]~20_combout  = (\switch_array[9]~input_o  $ (!\switch_array[10]~input_o )) # (!\COMMAND|display_val3~0_combout )

	.dataa(\COMMAND|display_val3~0_combout ),
	.datab(\switch_array[9]~input_o ),
	.datac(\switch_array[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[1]~20 .lut_mask = 16'hD7D7;
defparam \COMMAND|DISPLAY3|display|io_seven[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N28
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[3]~21 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[3]~21_combout  = (\COMMAND|display_val3[0]~2_combout  & (((\COMMAND|display_val3[3]~3_combout )))) # (!\COMMAND|display_val3[0]~2_combout  & ((\COMMAND|display_val3[3]~3_combout  & 
// (\COMMAND|DISPLAY3|display|io_seven[0]~12_combout )) # (!\COMMAND|display_val3[3]~3_combout  & ((!\COMMAND|DISPLAY3|display|io_seven[1]~14_combout )))))

	.dataa(\COMMAND|DISPLAY3|display|io_seven[0]~12_combout ),
	.datab(\COMMAND|display_val3[0]~2_combout ),
	.datac(\COMMAND|display_val3[3]~3_combout ),
	.datad(\COMMAND|DISPLAY3|display|io_seven[1]~14_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[3]~21 .lut_mask = 16'hE0E3;
defparam \COMMAND|DISPLAY3|display|io_seven[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N6
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[3]~22 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[3]~22_combout  = (\COMMAND|DISPLAY3|display|io_seven[3]~21_combout  & (((\COMMAND|DISPLAY3|display|Equal0~0_combout ) # (!\COMMAND|display_val3[0]~2_combout )))) # (!\COMMAND|DISPLAY3|display|io_seven[3]~21_combout  & 
// (\COMMAND|DISPLAY3|display|io_seven[1]~20_combout  & ((\COMMAND|display_val3[0]~2_combout ))))

	.dataa(\COMMAND|DISPLAY3|display|io_seven[1]~20_combout ),
	.datab(\COMMAND|DISPLAY3|display|io_seven[3]~21_combout ),
	.datac(\COMMAND|DISPLAY3|display|Equal0~0_combout ),
	.datad(\COMMAND|display_val3[0]~2_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[3]~22 .lut_mask = 16'hE2CC;
defparam \COMMAND|DISPLAY3|display|io_seven[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N24
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[4]~23 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[4]~23_combout  = (\COMMAND|display_val3[1]~1_combout  & (((\COMMAND|display_val3[3]~3_combout )) # (!\COMMAND|display_val3[0]~2_combout ))) # (!\COMMAND|display_val3[1]~1_combout  & ((\COMMAND|display_val3[2]~4_combout  
// & ((\COMMAND|display_val3[3]~3_combout ))) # (!\COMMAND|display_val3[2]~4_combout  & (!\COMMAND|display_val3[0]~2_combout ))))

	.dataa(\COMMAND|display_val3[1]~1_combout ),
	.datab(\COMMAND|display_val3[0]~2_combout ),
	.datac(\COMMAND|display_val3[3]~3_combout ),
	.datad(\COMMAND|display_val3[2]~4_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[4]~23 .lut_mask = 16'hF2B3;
defparam \COMMAND|DISPLAY3|display|io_seven[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N26
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[5]~24 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[5]~24_combout  = (\COMMAND|display_val3[1]~1_combout  & (!\COMMAND|display_val3[0]~2_combout  & (!\COMMAND|display_val3[3]~3_combout  & !\COMMAND|display_val3[2]~4_combout ))) # (!\COMMAND|display_val3[1]~1_combout  & 
// (\COMMAND|display_val3[0]~2_combout  & (\COMMAND|display_val3[3]~3_combout  $ (!\COMMAND|display_val3[2]~4_combout ))))

	.dataa(\COMMAND|display_val3[1]~1_combout ),
	.datab(\COMMAND|display_val3[0]~2_combout ),
	.datac(\COMMAND|display_val3[3]~3_combout ),
	.datad(\COMMAND|display_val3[2]~4_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[5]~24 .lut_mask = 16'h4006;
defparam \COMMAND|DISPLAY3|display|io_seven[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N20
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[5]~25 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[5]~25_combout  = (\COMMAND|DISPLAY3|display|io_seven[5]~24_combout ) # ((!\switch_array[11]~input_o  & (\COMMAND|display_val3[0]~2_combout  & \COMMAND|display_val3[1]~1_combout )))

	.dataa(\switch_array[11]~input_o ),
	.datab(\COMMAND|display_val3[0]~2_combout ),
	.datac(\COMMAND|DISPLAY3|display|io_seven[5]~24_combout ),
	.datad(\COMMAND|display_val3[1]~1_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[5]~25 .lut_mask = 16'hF4F0;
defparam \COMMAND|DISPLAY3|display|io_seven[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N14
cycloneive_lcell_comb \COMMAND|DISPLAY3|display|io_seven[6]~26 (
// Equation(s):
// \COMMAND|DISPLAY3|display|io_seven[6]~26_combout  = (\COMMAND|display_val3[0]~2_combout  & (!\COMMAND|display_val3[3]~3_combout  & (\COMMAND|display_val3[1]~1_combout  $ (!\COMMAND|display_val3[2]~4_combout )))) # (!\COMMAND|display_val3[0]~2_combout  & 
// (!\COMMAND|display_val3[1]~1_combout  & (\COMMAND|display_val3[3]~3_combout  $ (!\COMMAND|display_val3[2]~4_combout ))))

	.dataa(\COMMAND|display_val3[1]~1_combout ),
	.datab(\COMMAND|display_val3[0]~2_combout ),
	.datac(\COMMAND|display_val3[3]~3_combout ),
	.datad(\COMMAND|display_val3[2]~4_combout ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY3|display|io_seven[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY3|display|io_seven[6]~26 .lut_mask = 16'h1805;
defparam \COMMAND|DISPLAY3|display|io_seven[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N0
cycloneive_lcell_comb \COMMAND|DISPLAY4|display|io_seven[0]~0 (
// Equation(s):
// \COMMAND|DISPLAY4|display|io_seven[0]~0_combout  = (\COMMAND|config_state [1]) # ((\mode_switch~input_o ) # (\COMMAND|config_state [2] $ (!\COMMAND|config_state [0])))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY4|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY4|display|io_seven[0]~0 .lut_mask = 16'hFFF9;
defparam \COMMAND|DISPLAY4|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N4
cycloneive_lcell_comb \COMMAND|DISPLAY4|display|io_seven[1]~1 (
// Equation(s):
// \COMMAND|DISPLAY4|display|io_seven[1]~1_combout  = (\COMMAND|config_state [2] & (!\mode_switch~input_o  & (\COMMAND|config_state [0] $ (\COMMAND|config_state [1]))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY4|display|io_seven[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY4|display|io_seven[1]~1 .lut_mask = 16'h0028;
defparam \COMMAND|DISPLAY4|display|io_seven[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N26
cycloneive_lcell_comb \COMMAND|DISPLAY4|display|Equal0~0 (
// Equation(s):
// \COMMAND|DISPLAY4|display|Equal0~0_combout  = (!\COMMAND|config_state [2] & (!\COMMAND|config_state [0] & (\COMMAND|config_state [1] & !\mode_switch~input_o )))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY4|display|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY4|display|Equal0~0 .lut_mask = 16'h0010;
defparam \COMMAND|DISPLAY4|display|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N0
cycloneive_lcell_comb \COMMAND|DISPLAY4|display|io_seven[3]~2 (
// Equation(s):
// \COMMAND|DISPLAY4|display|io_seven[3]~2_combout  = (!\mode_switch~input_o  & ((\COMMAND|config_state [2] & (\COMMAND|config_state [0] $ (!\COMMAND|config_state [1]))) # (!\COMMAND|config_state [2] & (\COMMAND|config_state [0] & !\COMMAND|config_state 
// [1]))))

	.dataa(\mode_switch~input_o ),
	.datab(\COMMAND|config_state [2]),
	.datac(\COMMAND|config_state [0]),
	.datad(\COMMAND|config_state [1]),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY4|display|io_seven[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY4|display|io_seven[3]~2 .lut_mask = 16'h4014;
defparam \COMMAND|DISPLAY4|display|io_seven[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N12
cycloneive_lcell_comb \COMMAND|DISPLAY4|display|io_seven[4]~3 (
// Equation(s):
// \COMMAND|DISPLAY4|display|io_seven[4]~3_combout  = (!\mode_switch~input_o  & ((\COMMAND|config_state [0]) # ((\COMMAND|config_state [2] & !\COMMAND|config_state [1]))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY4|display|io_seven[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY4|display|io_seven[4]~3 .lut_mask = 16'h00CE;
defparam \COMMAND|DISPLAY4|display|io_seven[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N22
cycloneive_lcell_comb \COMMAND|DISPLAY4|display|io_seven[5]~4 (
// Equation(s):
// \COMMAND|DISPLAY4|display|io_seven[5]~4_combout  = (!\mode_switch~input_o  & ((\COMMAND|config_state [2] & (\COMMAND|config_state [0] & \COMMAND|config_state [1])) # (!\COMMAND|config_state [2] & ((\COMMAND|config_state [0]) # (\COMMAND|config_state 
// [1])))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY4|display|io_seven[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY4|display|io_seven[5]~4 .lut_mask = 16'h00D4;
defparam \COMMAND|DISPLAY4|display|io_seven[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N24
cycloneive_lcell_comb \COMMAND|DISPLAY4|display|io_seven[6]~5 (
// Equation(s):
// \COMMAND|DISPLAY4|display|io_seven[6]~5_combout  = (\mode_switch~input_o ) # ((\COMMAND|config_state [2] & (\COMMAND|config_state [0] & \COMMAND|config_state [1])) # (!\COMMAND|config_state [2] & ((!\COMMAND|config_state [1]))))

	.dataa(\COMMAND|config_state [2]),
	.datab(\COMMAND|config_state [0]),
	.datac(\COMMAND|config_state [1]),
	.datad(\mode_switch~input_o ),
	.cin(gnd),
	.combout(\COMMAND|DISPLAY4|display|io_seven[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMMAND|DISPLAY4|display|io_seven[6]~5 .lut_mask = 16'hFF85;
defparam \COMMAND|DISPLAY4|display|io_seven[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector54~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (\BUS|Bus_Arbiter1|m1_grant~q  & !\MASTER1|BUTTON_EVENT1|instruction [0]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datad(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector54~0 .lut_mask = 16'h00C0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y37_N1
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector54~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout  = (\BUS|Bus_Arbiter1|m2_grant~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\MASTER2|BUTTON_EVENT1|instruction [0]))

	.dataa(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector54~0 .lut_mask = 16'h00A0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N2
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|write_en_in1~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|write_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q )) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q  & 
// \BUS|Bus_mux1|m2_rx_data~0_combout ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datad(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|write_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1~0 .lut_mask = 16'hD888;
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|write_en_in1~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|write_en_in1~1_combout  = (\SLAVE_2K1|SLAVE_PORT|write_en_in1~q  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q )) # (!\SLAVE_2K1|SLAVE_PORT|write_en_in1~q  & ((\SLAVE_2K1|SLAVE_PORT|write_en_in1~0_combout )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|write_en_in1~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|write_en_in1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|write_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1~1 .lut_mask = 16'h5F50;
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \SLAVE_2K1|SLAVE_PORT|write_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|write_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|write_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|write_en_in (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|write_en_in~combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_2K1|SLAVE_PORT|write_en_in1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|write_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|write_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in .lut_mask = 16'hF000;
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X46_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFF01;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'hFFF4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hF8F4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .lut_mask = 16'h008B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18 .lut_mask = 16'hEEEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'hC0CA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 .lut_mask = 16'h30F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hAEAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hAA0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .lut_mask = 16'h30F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h20A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'hF1D0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h41C3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 .lut_mask = 16'h00C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N10
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 (
	.dataa(\~QIC_CREATED_GND~I_combout ),
	.datab(gnd),
	.datac(\~QIC_CREATED_GND~I_combout ),
	.datad(\~QIC_CREATED_GND~I_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 .lut_mask = 16'hCAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 .lut_mask = 16'hB8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hC30C;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hA50A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h5A5F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hA50A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h5A5F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hA50A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h5A5F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .lut_mask = 16'hA50A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .lut_mask = 16'h5A5A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0101;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'h0202;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .lut_mask = 16'hFAD0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h4040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 .lut_mask = 16'hF080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .lut_mask = 16'h0808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 16'h0C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 .lut_mask = 16'hE0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 .lut_mask = 16'hE020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h55AA;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .lut_mask = 16'hC888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .lut_mask = 16'hB0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 .lut_mask = 16'h220C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 .lut_mask = 16'h002A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9 .lut_mask = 16'hFF20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 .lut_mask = 16'hFAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0080;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0055;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'hFFBF;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h703C;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N13
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h700F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0080;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(gnd),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 .lut_mask = 16'hFFFA;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N7
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N9
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hC30C;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hC30C;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h5A5F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hA50A;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h5A5F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hA50A;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h5A5F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .lut_mask = 16'hA50A;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .lut_mask = 16'h0FF0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y40_N29
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N27
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N25
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N23
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N21
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N19
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N17
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N15
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N11
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N29
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hC30C;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h3C3F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hA50A;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h5A5F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hC30C;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h5A5F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hA50A;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h5A5F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .lut_mask = 16'hA50A;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .lut_mask = 16'h5A5A;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8 .lut_mask = 16'h4340;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 .lut_mask = 16'h002A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'hE0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'h8C88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0800;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0800;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0303;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'hFFBF;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h703C;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N25
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(gnd),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 .lut_mask = 16'hFFEE;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N31
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N29
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N27
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N25
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N23
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N21
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N19
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N17
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N15
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N13
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFAFA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N13
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hF4A4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N4
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 .lut_mask = 16'h5333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 .lut_mask = 16'h1500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hF858;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 16'hFACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .lut_mask = 16'hC840;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0080;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h4000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0505;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'hFFF7;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h25A5;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h34B4;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h2000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datab(gnd),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 .lut_mask = 16'hFFFA;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N31
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N29
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N27
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N25
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N23
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N21
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N19
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N17
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N15
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N13
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N11
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N9
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N9
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N1
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hE5E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N17
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hBC8C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'h8080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .lut_mask = 16'h88F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y38_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N5
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 .lut_mask = 16'hAEA4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N13
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N5
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 .lut_mask = 16'hDA8A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N19
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 .lut_mask = 16'hF4A4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N11
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 .lut_mask = 16'hE6C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N25
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 .lut_mask = 16'hF4A4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N1
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N17
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 .lut_mask = 16'hEA4A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N23
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 .lut_mask = 16'hF4A4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N31
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N15
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 .lut_mask = 16'hEC64;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N8
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hBABA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N9
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N1
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'hBA98;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N25
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hE2CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N9
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N11
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N3
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N11
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 16'hADA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N27
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .lut_mask = 16'hEC2C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .lut_mask = 16'hF0F4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y38_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'hD61E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h218A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'hCFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h44D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'hDFAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hEEE4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hDD11;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'hAA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h4701;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hC8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y38_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y38_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y38_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hCE02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N28
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N6
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N8
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0F00;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N10
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18 .lut_mask = 16'hCECC;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y39_N9
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N10
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y39_N11
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N12
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y39_N13
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N14
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hC3C3;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y39_N15
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N26
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17 .lut_mask = 16'hBFFF;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N4
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 .lut_mask = 16'hCD05;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y39_N7
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N20
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h00AB;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N0
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(gnd),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h0044;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h4402;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N2
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hB1A0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N12
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h3F00;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N22
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5 .lut_mask = 16'hEEEC;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N13
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N28
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h99F4;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N30
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h55FA;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h008B;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N25
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N26
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h00EA;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N27
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N16
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h1B08;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N18
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hCCA0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N0
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h5140;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N1
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N3
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N28
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|write_en_in1~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|write_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~3_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q )))) # (!\BUS|Bus_mux1|m1_rx_data~3_combout  & (\BUS|Bus_mux1|m2_rx_data~3_combout  & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q )))

	.dataa(\BUS|Bus_mux1|m2_rx_data~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datad(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|write_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1~0 .lut_mask = 16'hF088;
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|write_en_in1~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|write_en_in1~1_combout  = (\SLAVE_2K2|SLAVE_PORT|write_en_in1~q  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q )) # (!\SLAVE_2K2|SLAVE_PORT|write_en_in1~q  & ((\SLAVE_2K2|SLAVE_PORT|write_en_in1~0_combout )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|write_en_in1~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|write_en_in1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|write_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1~1 .lut_mask = 16'h5F50;
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N17
dffeas \SLAVE_2K2|SLAVE_PORT|write_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|write_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|write_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|write_en_in (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|write_en_in~combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_2K2|SLAVE_PORT|write_en_in1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|write_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|write_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in .lut_mask = 16'hF000;
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  = (\rst~input_o  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3])))

	.dataa(\rst~input_o ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .lut_mask = 16'h0008;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [0] $ (VCC)
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9  = CARRY(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [0])

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8 .lut_mask = 16'h55AA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N29
dffeas \COMMAND|data2[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data2[0] .is_wysiwyg = "true";
defparam \COMMAND|data2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N10
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|data_out[0]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|data_out[0]~feeder_combout  = \COMMAND|data2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data2 [0]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y33_N11
dffeas \MASTER2|BUTTON_EVENT1|data_out[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[0] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~22 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~22_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ) # 
// (!\MASTER2|BUTTON_EVENT1|instruction [1])))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ) # ((!\MASTER2|BUTTON_EVENT1|instruction [1]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datac(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~22 .lut_mask = 16'h45CF;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~23 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~23_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~103_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q  & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~103_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~23 .lut_mask = 16'hF4F7;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~24 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~24_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q )) 
// # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~24 .lut_mask = 16'h0233;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~25 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~25_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~25 .lut_mask = 16'h5053;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~26 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~26_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~25_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout 
//  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~25_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~26 .lut_mask = 16'hABAA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~27 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~27_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout )))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~24_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~26_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~24_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~26_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~27 .lut_mask = 16'h3F3A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28_combout  = ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~23_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~27_combout )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~22_combout )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~22_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~23_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~27_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28 .lut_mask = 16'h7577;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N11
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8_combout ),
	.asdata(\MASTER2|BUTTON_EVENT1|data_out [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [1] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [1] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y33_N23
dffeas \COMMAND|data2[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data2[1] .is_wysiwyg = "true";
defparam \COMMAND|data2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N30
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|data_out[1]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|data_out[1]~feeder_combout  = \COMMAND|data2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data2 [1]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N31
dffeas \MASTER2|BUTTON_EVENT1|data_out[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[1] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y33_N13
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10_combout ),
	.asdata(\MASTER2|BUTTON_EVENT1|data_out [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [2] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [2] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [2] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y33_N31
dffeas \COMMAND|data2[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux61~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data2[2] .is_wysiwyg = "true";
defparam \COMMAND|data2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N26
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|data_out[2]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|data_out[2]~feeder_combout  = \COMMAND|data2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data2 [2]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N27
dffeas \MASTER2|BUTTON_EVENT1|data_out[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[2] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y33_N15
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12_combout ),
	.asdata(\MASTER2|BUTTON_EVENT1|data_out [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [3] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [3] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y33_N9
dffeas \COMMAND|data2[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux60~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data2[3] .is_wysiwyg = "true";
defparam \COMMAND|data2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N4
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|data_out[3]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|data_out[3]~feeder_combout  = \COMMAND|data2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data2 [3]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N5
dffeas \MASTER2|BUTTON_EVENT1|data_out[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[3] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y33_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14_combout ),
	.asdata(\MASTER2|BUTTON_EVENT1|data_out [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1])) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count 
// [1] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [2])) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [0])))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [2]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 .lut_mask = 16'hD9C8;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [3])) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]))))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 .lut_mask = 16'hDAD0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [4] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [4] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [4] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X85_Y33_N1
dffeas \COMMAND|data2[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux59~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data2[4] .is_wysiwyg = "true";
defparam \COMMAND|data2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N8
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|data_out[4]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|data_out[4]~feeder_combout  = \COMMAND|data2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data2 [4]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N9
dffeas \MASTER2|BUTTON_EVENT1|data_out[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[4] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y33_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16_combout ),
	.asdata(\MASTER2|BUTTON_EVENT1|data_out [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [5] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [5] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y33_N25
dffeas \COMMAND|data2[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux58~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data2[5] .is_wysiwyg = "true";
defparam \COMMAND|data2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N30
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|data_out[5]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|data_out[5]~feeder_combout  = \COMMAND|data2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data2 [5]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N31
dffeas \MASTER2|BUTTON_EVENT1|data_out[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[5] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y33_N21
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18_combout ),
	.asdata(\MASTER2|BUTTON_EVENT1|data_out [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1])))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .lut_mask = 16'hADA8;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [6] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [6] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~21  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [6] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~21 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X85_Y33_N7
dffeas \COMMAND|data2[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux57~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data2[6] .is_wysiwyg = "true";
defparam \COMMAND|data2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N20
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|data_out[6]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|data_out[6]~feeder_combout  = \COMMAND|data2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data2 [6]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N21
dffeas \MASTER2|BUTTON_EVENT1|data_out[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[6] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y33_N23
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20_combout ),
	.asdata(\MASTER2|BUTTON_EVENT1|data_out [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~21  $ (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~21 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29 .lut_mask = 16'h0FF0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X85_Y33_N11
dffeas \COMMAND|data2[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux56~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|data2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|data2[7] .is_wysiwyg = "true";
defparam \COMMAND|data2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N2
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|data_out[7]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|data_out[7]~feeder_combout  = \COMMAND|data2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data2 [7]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N3
dffeas \MASTER2|BUTTON_EVENT1|data_out[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[7] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y33_N25
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29_combout ),
	.asdata(\MASTER2|BUTTON_EVENT1|data_out [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [6])))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [6]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .lut_mask = 16'hEC64;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~4 .lut_mask = 16'hEE44;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~95_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~3 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout  = ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~3_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~3_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~4 .lut_mask = 16'hFF57;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ) # 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \BUS|Bus_Arbiter1|m2_grant~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\BUS|Bus_Arbiter1|m2_grant~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~1 .lut_mask = 16'hFEFA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ) # 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~0 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~1_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~2 .lut_mask = 16'hFFF2;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~5_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~2_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~5 .lut_mask = 16'hEAC0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector57~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ) # 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~109_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~3 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout  = ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~3_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr17~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~3_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~4 .lut_mask = 16'hFF57;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8_combout  = \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [0] $ (VCC)
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9  = CARRY(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [0])

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8 .lut_mask = 16'h33CC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N2
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|data_out[0]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|data_out[0]~feeder_combout  = \COMMAND|data1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data1 [0]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|BUTTON_EVENT1|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y37_N3
dffeas \MASTER1|BUTTON_EVENT1|data_out[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[0] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~23 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~23_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~104_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q  & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~104_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~23 .lut_mask = 16'hAEBF;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~25 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~25_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~25 .lut_mask = 16'h5053;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~26 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~26_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~25_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q  
// & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~25_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~26 .lut_mask = 16'hF0F2;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~24 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~24_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q )) 
// # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~32_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~24 .lut_mask = 16'h0705;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~27 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~27_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~26_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~24_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~26_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~24_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~27 .lut_mask = 16'h55FC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~22 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~22_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout 
// )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & (!\MASTER1|BUTTON_EVENT1|instruction [1] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datab(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~22 .lut_mask = 16'h0BBB;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28_combout  = ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~23_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~27_combout )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~22_combout )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~23_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~27_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~22_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28 .lut_mask = 16'h23FF;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y37_N15
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~8_combout ),
	.asdata(\MASTER1|BUTTON_EVENT1|data_out [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [1] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [1] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[0]~9 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N4
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|data_out[1]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|data_out[1]~feeder_combout  = \COMMAND|data1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data1 [1]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|BUTTON_EVENT1|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y37_N5
dffeas \MASTER1|BUTTON_EVENT1|data_out[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[1] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y37_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~10_combout ),
	.asdata(\MASTER1|BUTTON_EVENT1|data_out [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [2] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [2] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [2] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~11 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N30
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|data_out[2]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|data_out[2]~feeder_combout  = \COMMAND|data1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data1 [2]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|BUTTON_EVENT1|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y37_N31
dffeas \MASTER1|BUTTON_EVENT1|data_out[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[2] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y37_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~12_combout ),
	.asdata(\MASTER1|BUTTON_EVENT1|data_out [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [2])))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [0])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [0]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [2]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 .lut_mask = 16'hBA98;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [3] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [3] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~13 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N8
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|data_out[3]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|data_out[3]~feeder_combout  = \COMMAND|data1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMMAND|data1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[3]~feeder .lut_mask = 16'hF0F0;
defparam \MASTER1|BUTTON_EVENT1|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y37_N9
dffeas \MASTER1|BUTTON_EVENT1|data_out[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[3] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y37_N21
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~14_combout ),
	.asdata(\MASTER1|BUTTON_EVENT1|data_out [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0])))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 .lut_mask = 16'hDA8A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [4] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [4] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [4] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~15 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y37_N29
dffeas \MASTER1|BUTTON_EVENT1|data_out[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|data1 [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[4] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y37_N23
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~16_combout ),
	.asdata(\MASTER1|BUTTON_EVENT1|data_out [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [5] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [5] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[4]~17 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N0
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|data_out[5]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|data_out[5]~feeder_combout  = \COMMAND|data1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data1 [5]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|BUTTON_EVENT1|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y34_N1
dffeas \MASTER1|BUTTON_EVENT1|data_out[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[5] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y37_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~18_combout ),
	.asdata(\MASTER1|BUTTON_EVENT1|data_out [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0])))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .lut_mask = 16'hF2C2;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [6] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [6] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~21  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [6] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~19 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~21 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N2
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|data_out[6]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|data_out[6]~feeder_combout  = \COMMAND|data1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|data1 [6]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|BUTTON_EVENT1|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N3
dffeas \MASTER1|BUTTON_EVENT1|data_out[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[6] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y37_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~20_combout ),
	.asdata(\MASTER1|BUTTON_EVENT1|data_out [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29_combout  = \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~21  $ (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~21 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29 .lut_mask = 16'h0FF0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y34_N17
dffeas \MASTER1|BUTTON_EVENT1|data_out[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|data1 [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[7] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y37_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~29_combout ),
	.asdata(\MASTER1|BUTTON_EVENT1|data_out [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y37_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [7])) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [6])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [6]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .lut_mask = 16'hEA62;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~4 .lut_mask = 16'hFA0A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \BUS|Bus_Arbiter1|m1_grant~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datad(\BUS|Bus_Arbiter1|m1_grant~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~1 .lut_mask = 16'hFEFC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ) # 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FIRST_BIT_BURST~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~0 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~1_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~0_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~2 .lut_mask = 16'hFFBA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~5_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~2_combout )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~2_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~5 .lut_mask = 16'hECA0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y38_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector57~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \BUS|Bus_mux1|s3_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|s3_rx_data~0_combout  = (\BUS|Bus_mux1|m1_rx_data~3_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )))) # (!\BUS|Bus_mux1|m1_rx_data~3_combout  & (\BUS|Bus_mux1|m2_rx_data~3_combout  & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )))

	.dataa(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.datab(\BUS|Bus_mux1|m2_rx_data~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s3_rx_data~0 .lut_mask = 16'hEA40;
defparam \BUS|Bus_mux1|s3_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .lut_mask = 16'h0505;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N1
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\rst~input_o  & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2])))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .lut_mask = 16'h0020;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N13
dffeas \MASTER1|BUTTON_EVENT1|address[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address1 [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[6] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y34_N23
dffeas \MASTER1|BUTTON_EVENT1|address[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address1 [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[4] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1])))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\MASTER1|BUTTON_EVENT1|address [6])) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & ((\MASTER1|BUTTON_EVENT1|address [4])))))

	.dataa(\MASTER1|BUTTON_EVENT1|address [6]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datac(\MASTER1|BUTTON_EVENT1|address [4]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~5 .lut_mask = 16'hEE30;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N1
dffeas \MASTER1|BUTTON_EVENT1|address[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address1 [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[7] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N10
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|address[5]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|address[5]~feeder_combout  = \COMMAND|address1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|address1 [5]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|address[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[5]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|BUTTON_EVENT1|address[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N11
dffeas \MASTER1|BUTTON_EVENT1|address[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|address[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[5] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~6_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout  & (((\MASTER1|BUTTON_EVENT1|address [7])) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER1|BUTTON_EVENT1|address [5]))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datac(\MASTER1|BUTTON_EVENT1|address [7]),
	.datad(\MASTER1|BUTTON_EVENT1|address [5]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~6 .lut_mask = 16'hE6A2;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N15
dffeas \MASTER1|BUTTON_EVENT1|address[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address1 [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[0] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N28
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|address[1]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|address[1]~feeder_combout  = \COMMAND|address1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|address1 [1]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[1]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|BUTTON_EVENT1|address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N29
dffeas \MASTER1|BUTTON_EVENT1|address[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[1] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]) # ((\MASTER1|BUTTON_EVENT1|address [1])))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\MASTER1|BUTTON_EVENT1|address [0])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER1|BUTTON_EVENT1|address [0]),
	.datad(\MASTER1|BUTTON_EVENT1|address [1]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~2 .lut_mask = 16'hBA98;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N1
dffeas \MASTER1|BUTTON_EVENT1|address[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address1 [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[3] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N2
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|address[2]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|address[2]~feeder_combout  = \COMMAND|address1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|address1 [2]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[2]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|BUTTON_EVENT1|address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N3
dffeas \MASTER1|BUTTON_EVENT1|address[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[2] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout  & (((\MASTER1|BUTTON_EVENT1|address [3])) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & ((\MASTER1|BUTTON_EVENT1|address [2]))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER1|BUTTON_EVENT1|address [3]),
	.datad(\MASTER1|BUTTON_EVENT1|address [2]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~3 .lut_mask = 16'hE6A2;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N26
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|address[10]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|address[10]~feeder_combout  = \COMMAND|address1 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|address1 [10]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|address[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[10]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|BUTTON_EVENT1|address[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N27
dffeas \MASTER1|BUTTON_EVENT1|address[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|address[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[10] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y38_N17
dffeas \MASTER1|BUTTON_EVENT1|address[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address1 [11]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[11] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y38_N31
dffeas \MASTER1|BUTTON_EVENT1|address[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address1 [8]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[8] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N20
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|address[9]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|address[9]~feeder_combout  = \COMMAND|address1 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|address1 [9]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|address[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[9]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|BUTTON_EVENT1|address[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N21
dffeas \MASTER1|BUTTON_EVENT1|address[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|address[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[9] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]) # ((\MASTER1|BUTTON_EVENT1|address [9])))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\MASTER1|BUTTON_EVENT1|address [8])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER1|BUTTON_EVENT1|address [8]),
	.datad(\MASTER1|BUTTON_EVENT1|address [9]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 .lut_mask = 16'hBA98;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout  & ((\MASTER1|BUTTON_EVENT1|address [11]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout  & (\MASTER1|BUTTON_EVENT1|address [10])))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ))))

	.dataa(\MASTER1|BUTTON_EVENT1|address [10]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER1|BUTTON_EVENT1|address [11]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~1 .lut_mask = 16'hF388;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~4_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~1_combout ))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~3_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~3_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~4 .lut_mask = 16'h5404;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~7 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~7_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~4_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~6_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3] & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~6_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~4_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~7 .lut_mask = 16'hCECC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~2 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~5_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (((!\BUS|Bus_Arbiter1|m1_grant~q )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~5 .lut_mask = 16'h1D0C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~5_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~5_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~3 .lut_mask = 16'hF020;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~3_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~7_combout  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~43_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~7_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~3_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count2[18]~43_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~4 .lut_mask = 16'hCEEE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N23
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector56~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~2 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~5_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (((!\BUS|Bus_Arbiter1|m2_grant~q )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\BUS|Bus_Arbiter1|m2_grant~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~5 .lut_mask = 16'h02CE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~5_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~5_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~3 .lut_mask = 16'hCC40;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N31
dffeas \COMMAND|address2[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux53~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[2] .is_wysiwyg = "true";
defparam \COMMAND|address2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N7
dffeas \MASTER2|BUTTON_EVENT1|address[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address2 [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[2] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y34_N9
dffeas \COMMAND|address2[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux52~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[3] .is_wysiwyg = "true";
defparam \COMMAND|address2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N21
dffeas \MASTER2|BUTTON_EVENT1|address[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address2 [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[3] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y32_N7
dffeas \COMMAND|address2[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux55~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[0] .is_wysiwyg = "true";
defparam \COMMAND|address2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N3
dffeas \MASTER2|BUTTON_EVENT1|address[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address2 [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[0] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y32_N3
dffeas \COMMAND|address2[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux54~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[1] .is_wysiwyg = "true";
defparam \COMMAND|address2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N1
dffeas \MASTER2|BUTTON_EVENT1|address[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address2 [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[1] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]) # ((\MASTER2|BUTTON_EVENT1|address [1])))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\MASTER2|BUTTON_EVENT1|address [0])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER2|BUTTON_EVENT1|address [0]),
	.datad(\MASTER2|BUTTON_EVENT1|address [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~2 .lut_mask = 16'hBA98;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout  & ((\MASTER2|BUTTON_EVENT1|address [3]))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout  & (\MASTER2|BUTTON_EVENT1|address [2])))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout ))))

	.dataa(\MASTER2|BUTTON_EVENT1|address [2]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER2|BUTTON_EVENT1|address [3]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~3 .lut_mask = 16'hF388;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N5
dffeas \COMMAND|address2[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux47~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[8] .is_wysiwyg = "true";
defparam \COMMAND|address2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N11
dffeas \MASTER2|BUTTON_EVENT1|address[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address2 [8]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[8] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y34_N27
dffeas \COMMAND|address2[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux46~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[9] .is_wysiwyg = "true";
defparam \COMMAND|address2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N24
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|address[9]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|address[9]~feeder_combout  = \COMMAND|address2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|address2 [9]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|address[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[9]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|address[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N25
dffeas \MASTER2|BUTTON_EVENT1|address[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|address[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[9] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]) # ((\MASTER2|BUTTON_EVENT1|address [9])))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\MASTER2|BUTTON_EVENT1|address [8])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER2|BUTTON_EVENT1|address [8]),
	.datad(\MASTER2|BUTTON_EVENT1|address [9]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 .lut_mask = 16'hBA98;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N11
dffeas \COMMAND|address2[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux45~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[10] .is_wysiwyg = "true";
defparam \COMMAND|address2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N15
dffeas \MASTER2|BUTTON_EVENT1|address[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address2 [10]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[10] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y33_N5
dffeas \COMMAND|address2[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux44~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[11] .is_wysiwyg = "true";
defparam \COMMAND|address2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N13
dffeas \MASTER2|BUTTON_EVENT1|address[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address2 [11]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[11] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout  & (((\MASTER2|BUTTON_EVENT1|address [11]) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1])))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout  & (\MASTER2|BUTTON_EVENT1|address [10] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ),
	.datab(\MASTER2|BUTTON_EVENT1|address [10]),
	.datac(\MASTER2|BUTTON_EVENT1|address [11]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~1 .lut_mask = 16'hE4AA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~4_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~1_combout ))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~3_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~4 .lut_mask = 16'h5404;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N19
dffeas \COMMAND|address2[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux51~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[4] .is_wysiwyg = "true";
defparam \COMMAND|address2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N17
dffeas \MASTER2|BUTTON_EVENT1|address[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address2 [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[4] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y34_N31
dffeas \COMMAND|address2[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[6] .is_wysiwyg = "true";
defparam \COMMAND|address2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y33_N23
dffeas \MASTER2|BUTTON_EVENT1|address[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address2 [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[6] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1])) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count 
// [1] & ((\MASTER2|BUTTON_EVENT1|address [6]))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\MASTER2|BUTTON_EVENT1|address [4]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\MASTER2|BUTTON_EVENT1|address [4]),
	.datad(\MASTER2|BUTTON_EVENT1|address [6]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~5 .lut_mask = 16'hDC98;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N3
dffeas \COMMAND|address2[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux48~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[7] .is_wysiwyg = "true";
defparam \COMMAND|address2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N19
dffeas \MASTER2|BUTTON_EVENT1|address[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMMAND|address2 [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[7] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y33_N29
dffeas \COMMAND|address2[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\COMMAND|Mux50~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMMAND|burst_num2[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMMAND|address2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMMAND|address2[5] .is_wysiwyg = "true";
defparam \COMMAND|address2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N26
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|address[5]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|address[5]~feeder_combout  = \COMMAND|address2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMMAND|address2 [5]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|address[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[5]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|BUTTON_EVENT1|address[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N27
dffeas \MASTER2|BUTTON_EVENT1|address[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|address[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[5] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~6_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout  & (\MASTER2|BUTTON_EVENT1|address [7])) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout 
//  & ((\MASTER2|BUTTON_EVENT1|address [5]))))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~5_combout ),
	.datac(\MASTER2|BUTTON_EVENT1|address [7]),
	.datad(\MASTER2|BUTTON_EVENT1|address [5]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~6 .lut_mask = 16'hE6C4;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~7 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~7_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~4_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3] & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~6_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~4_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~6_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~7 .lut_mask = 16'hF2F0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~3_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~7_combout  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout ) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~2_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~7_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~4 .lut_mask = 16'hDFCC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector56~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \BUS|Bus_mux1|s3_rx_address~0 (
// Equation(s):
// \BUS|Bus_mux1|s3_rx_address~0_combout  = (\BUS|Bus_mux1|m1_rx_data~3_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q )))) # (!\BUS|Bus_mux1|m1_rx_data~3_combout  & (\BUS|Bus_mux1|m2_rx_data~3_combout  & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.datab(\BUS|Bus_mux1|m2_rx_data~3_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s3_rx_address~0 .lut_mask = 16'hE4A0;
defparam \BUS|Bus_mux1|s3_rx_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .lut_mask = 16'h000F;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N17
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .lut_mask = 16'h0F00;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N11
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (\rst~input_o  & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .lut_mask = 16'h00A0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .lut_mask = 16'h5000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & 
// ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2])))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 .lut_mask = 16'hE4F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\rst~input_o  & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2])))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .lut_mask = 16'h2000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N5
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N15
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .lut_mask = 16'hA000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & 
// ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6])))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7 .lut_mask = 16'hE4F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N13
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\rst~input_o  & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2])))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .lut_mask = 16'h0080;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N9
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N27
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 .lut_mask = 16'hF000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & 
// ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10])))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11 .lut_mask = 16'hE4F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N13
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N7
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .lut_mask = 16'h5050;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N3
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .lut_mask = 16'h0A0A;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [2]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [2]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [3]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [3]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N31
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  = (\rst~input_o  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3])))

	.dataa(\rst~input_o ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .lut_mask = 16'h0080;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [5]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [5]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\SLAVE_2K2|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [4]}),
	.portaaddr({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "slave_4k:SLAVE_2K2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010003;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hF0E4;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(gnd),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hFFAF;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\SLAVE_2K2|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [6],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [5]}),
	.portaaddr({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "slave_4k:SLAVE_2K2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100030003;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF0E4;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hCCD8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hF0E4;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\SLAVE_2K2|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [3],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [2]}),
	.portaaddr({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "slave_4k:SLAVE_2K2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE10;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hCCD8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\SLAVE_2K2|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [1],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [0]}),
	.portaaddr({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "slave_4k:SLAVE_2K2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hF0E4;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCCD8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h22F0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N18
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hCFC0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N4
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N0
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N2
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N26
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0F00;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N30
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18 .lut_mask = 16'hAEAA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N3
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N4
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hC30C;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y39_N5
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N6
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h5A5F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y39_N7
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N8
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hC3C3;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y39_N9
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N28
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17 .lut_mask = 16'hFF7F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N2
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .lut_mask = 16'hF111;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N1
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N18
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h5455;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N24
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'hACA1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N20
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h01A0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N22
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hA3A0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N24
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h0CCC;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N14
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5 .lut_mask = 16'hEEEA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N25
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N6
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'hA808;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N7
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N16
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h3031;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N26
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h0300;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N10
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0E0C;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N11
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N10
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h504C;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N12
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hB888;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N8
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0A0C;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N9
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N26
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFA50;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N27
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|write_en_in1~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|write_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q )))) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~1_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datab(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datad(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|write_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1~0 .lut_mask = 16'hE2C0;
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|write_en_in1~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|write_en_in1~1_combout  = (\SLAVE_4K|SLAVE_PORT|write_en_in1~q  & ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ))) # (!\SLAVE_4K|SLAVE_PORT|write_en_in1~q  & (\SLAVE_4K|SLAVE_PORT|write_en_in1~0_combout ))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|write_en_in1~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|write_en_in1~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|write_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1~1 .lut_mask = 16'h0CFC;
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \SLAVE_4K|SLAVE_PORT|write_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|write_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|write_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|write_en_in (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|write_en_in~combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_4K|SLAVE_PORT|write_en_in1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|write_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|write_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|write_en_in .lut_mask = 16'hF000;
defparam \SLAVE_4K|SLAVE_PORT|write_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout  & (\rst~input_o  & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.datac(\rst~input_o ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .lut_mask = 16'h0040;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .lut_mask = 16'h0055;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \BUS|Bus_mux1|s1_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|s1_rx_data~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q  & 
// \BUS|Bus_mux1|m2_rx_data~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datad(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s1_rx_data~0 .lut_mask = 16'hACA0;
defparam \BUS|Bus_mux1|s1_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\BUS|Bus_mux1|s1_rx_data~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.datad(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \BUS|Bus_mux1|s1_rx_address~0 (
// Equation(s):
// \BUS|Bus_mux1|s1_rx_address~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q )))) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~1_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datad(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s1_rx_address~0 .lut_mask = 16'hCAC0;
defparam \BUS|Bus_mux1|s1_rx_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .lut_mask = 16'h0303;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\rst~input_o  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\rst~input_o ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .lut_mask = 16'h0040;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (\BUS|Bus_mux1|s1_rx_address~0_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]))))

	.dataa(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 .lut_mask = 16'hB8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .lut_mask = 16'h3030;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N3
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  = (\rst~input_o  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .lut_mask = 16'h00C0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .lut_mask = 16'h4040;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & 
// ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & (\BUS|Bus_mux1|s1_rx_address~0_combout )) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2])))))

	.dataa(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 .lut_mask = 16'hE2F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N19
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & (\BUS|Bus_mux1|s1_rx_address~0_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3]))))

	.dataa(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 .lut_mask = 16'hB8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\rst~input_o  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\rst~input_o ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .lut_mask = 16'h0080;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (\BUS|Bus_mux1|s1_rx_address~0_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4]))))

	.dataa(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5 .lut_mask = 16'hB8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N15
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .lut_mask = 16'h8080;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & 
// ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & (\BUS|Bus_mux1|s1_rx_address~0_combout )) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6])))))

	.dataa(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7 .lut_mask = 16'hE2F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & (\BUS|Bus_mux1|s1_rx_address~0_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7]))))

	.dataa(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8 .lut_mask = 16'hB8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\rst~input_o  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\rst~input_o ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .lut_mask = 16'h4000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & (\BUS|Bus_mux1|s1_rx_address~0_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8]))))

	.dataa(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9 .lut_mask = 16'hB8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 .lut_mask = 16'hF000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10])) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11 .lut_mask = 16'hF2D0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N19
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .lut_mask = 16'h5500;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\BUS|Bus_mux1|s1_rx_data~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [1])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.datad(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .lut_mask = 16'h00AA;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & ((\BUS|Bus_mux1|s1_rx_data~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [2])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [2]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.datad(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & ((\BUS|Bus_mux1|s1_rx_data~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [3])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [3]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.datad(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\SLAVE_4K|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [3],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [2]}),
	.portaaddr({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "4KBRAM.mif";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "clear0";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout  & (\rst~input_o  & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.datac(\rst~input_o ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .lut_mask = 16'h4000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))

	.dataa(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 .lut_mask = 16'hB8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))

	.dataa(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 .lut_mask = 16'hB8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\SLAVE_4K|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [4]}),
	.portaaddr({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "4KBRAM.mif";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "clear0";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010003;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hCCCA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .lut_mask = 16'hFFF5;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N3
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\BUS|Bus_mux1|s1_rx_data~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [5])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [5]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.datad(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\BUS|Bus_mux1|s1_rx_data~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [6])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.datad(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\SLAVE_4K|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [6],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [5]}),
	.portaaddr({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "4KBRAM.mif";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "clear0";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100030003;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE04;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N7
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hCCCA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCCD8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hCDC8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N27
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hAAAC;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N17
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\SLAVE_4K|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [1],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0]}),
	.portaaddr({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "4KBRAM.mif";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "clear0";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hF0E4;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hAAAC;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N26
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h22F0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N0
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hF5A0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'h8A80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N6
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N12
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N16
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0F00;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N22
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18 .lut_mask = 16'hAEAA;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N13
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N14
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hC30C;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y39_N15
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N16
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y39_N17
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N18
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hF00F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y39_N19
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N8
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17 .lut_mask = 16'hBFFF;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N4
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .lut_mask = 16'hA0B3;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N11
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h5002;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N26
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hCE02;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N24
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h0AAA;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5 .lut_mask = 16'hEEEA;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N25
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N20
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'hAD5C;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N30
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h33FC;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N4
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h4045;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N5
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N28
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h2223;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N22
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h000C;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N28
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h5540;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N29
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N24
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h04E4;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N2
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hEA40;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h4540;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N1
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N9
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .lut_mask = 16'h000F;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \BUS|Bus_mux1|s2_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|s2_rx_data~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q  & 
// \BUS|Bus_mux1|m2_rx_data~0_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datad(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s2_rx_data~0 .lut_mask = 16'hACA0;
defparam \BUS|Bus_mux1|s2_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  = (\rst~input_o  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout )))

	.dataa(\rst~input_o ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .lut_mask = 16'h0200;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \BUS|Bus_mux1|s2_rx_address~0 (
// Equation(s):
// \BUS|Bus_mux1|s2_rx_address~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q )))) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~0_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datad(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s2_rx_address~0 .lut_mask = 16'hCAC0;
defparam \BUS|Bus_mux1|s2_rx_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .lut_mask = 16'h0055;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (\rst~input_o  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3])))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .lut_mask = 16'h0008;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]))))

	.dataa(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 .lut_mask = 16'hB8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N1
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .lut_mask = 16'h5500;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  = (\rst~input_o  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .lut_mask = 16'h00C0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .lut_mask = 16'h0A00;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2]))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\BUS|Bus_mux1|s2_rx_address~0_combout )))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2]))))

	.dataa(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 .lut_mask = 16'hF0B8;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N11
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3]))))

	.dataa(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 .lut_mask = 16'hB8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N21
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (\rst~input_o  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3])))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .lut_mask = 16'h0080;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N11
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N13
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .lut_mask = 16'hA000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6])))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & 
// ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6])))))

	.dataa(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7 .lut_mask = 16'hE2F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N31
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7]))))

	.dataa(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8 .lut_mask = 16'hB8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N9
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout  & (\rst~input_o  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3])))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address~0_combout ),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .lut_mask = 16'h0800;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout )

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 .lut_mask = 16'hAA00;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10]))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\BUS|Bus_mux1|s2_rx_address~0_combout )))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10]))))

	.dataa(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11 .lut_mask = 16'hF0B8;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N3
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11]))))

	.dataa(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12 .lut_mask = 16'hB8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N5
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .lut_mask = 16'h0F00;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\SLAVE_2K1|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [1],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [0]}),
	.portaaddr({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "slave_4k:SLAVE_2K1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  = (\rst~input_o  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout )))

	.dataa(\rst~input_o ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .lut_mask = 16'h2000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N3
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\SLAVE_2K1|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [4]}),
	.portaaddr({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "slave_4k:SLAVE_2K1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010003;
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE02;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .lut_mask = 16'hFFDD;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N27
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [5]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [5]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N13
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .lut_mask = 16'h00F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N7
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\SLAVE_2K1|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [6],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [5]}),
	.portaaddr({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "slave_4k:SLAVE_2K1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100030003;
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hABA8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N15
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N21
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hAAAC;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N9
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [2]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [2]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N5
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [3]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [3]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add1~0_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\SLAVE_2K1|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [3],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [2]}),
	.portaaddr({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "slave_4k:SLAVE_2K1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N19
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE02;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hABA8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE02;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N25
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h44F0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hD8D8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16 .lut_mask = 16'hDCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hFF02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13 .lut_mask = 16'h00EE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h5404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hD080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'hEEFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h5100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14 .lut_mask = 16'hFFF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & (((\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]) # (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & (\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]))))

	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2 .lut_mask = 16'hCCE2;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout  & (((\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout  & (\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]))))

	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3 .lut_mask = 16'hE2CC;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & 
// ((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & ((\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & 
// (\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4]))))

	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0 .lut_mask = 16'hFC22;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout  & ((\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7]) # ((!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0])))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout  & (((\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5] & \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1 .lut_mask = 16'hD8AA;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout ))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2] & 
// (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout ))

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1 .lut_mask = 16'hF0CC;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout  = (\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  & !\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ))

	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0 .lut_mask = 16'h00C0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ) # ((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ) # 
// (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2 .lut_mask = 16'hFFA8;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|tx_data (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|tx_data .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout  & (\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1] & !\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0 .lut_mask = 16'h00C0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & ((\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]) # ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & (((\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2 .lut_mask = 16'hAAD8;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout  & ((\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # ((!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout  & (((\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] & \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]))))

	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3 .lut_mask = 16'hB8CC;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & 
// ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & ((\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & 
// (\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4]))))

	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0 .lut_mask = 16'hFC0A;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout  & ((\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7]))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout  & (\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1 .lut_mask = 16'hF858;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout ))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2] & 
// (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout ))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1 .lut_mask = 16'hE2E2;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ) # ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ) # 
// (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2 .lut_mask = 16'hFEAA;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|tx_data (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|tx_data .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \BUS|Bus_mux1|m1_rx_data~2 (
// Equation(s):
// \BUS|Bus_mux1|m1_rx_data~2_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q  & ((\BUS|Bus_mux1|m1_rx_data~0_combout ) # ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q  & \BUS|Bus_mux1|m1_rx_data~1_combout )))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q  & (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q  & ((\BUS|Bus_mux1|m1_rx_data~1_combout ))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datad(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m1_rx_data~2 .lut_mask = 16'hECA0;
defparam \BUS|Bus_mux1|m1_rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & 
// ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & (\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6])) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & 
// ((\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4])))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0 .lut_mask = 16'hEE50;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout  & ((\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7]) # ((!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0])))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5]))))

	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1 .lut_mask = 16'hBC8C;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & ((\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]) # ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & (((\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2 .lut_mask = 16'hAAD8;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout  & (((\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout  & (\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]))))

	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~2_combout ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3 .lut_mask = 16'hE2CC;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout )) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2] & 
// ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~1_combout ),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Mux0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1 .lut_mask = 16'hAFA0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  & (\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1] & !\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0 .lut_mask = 16'h0808;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ) # ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ) # 
// (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~1_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2 .lut_mask = 16'hFFE0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|tx_data (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|tx_data .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N0
cycloneive_lcell_comb \BUS|Bus_mux1|m1_rx_data~4 (
// Equation(s):
// \BUS|Bus_mux1|m1_rx_data~4_combout  = (\BUS|Bus_mux1|m1_rx_data~2_combout ) # ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q  & \BUS|Bus_mux1|m1_rx_data~3_combout ))

	.dataa(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ),
	.datad(\BUS|Bus_mux1|m1_rx_data~3_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m1_rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m1_rx_data~4 .lut_mask = 16'hFAAA;
defparam \BUS|Bus_mux1|m1_rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~4_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout  & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31])

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~4 .lut_mask = 16'h0C0C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~4_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ) # 
// (\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0 .lut_mask = 16'hA800;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2] & \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0 .lut_mask = 16'h0500;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout  & (\BUS|Bus_mux1|m1_rx_data~4_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [2]))))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [2]))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [2]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2 .lut_mask = 16'hB8F0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N25
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[2] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[2]~feeder (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[2]~feeder_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [2]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[2]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N27
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[2] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N20
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|rx_val[0]~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|rx_val[0]~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q  & \MASTER1|BUTTON_EVENT1|state.READ_EVENT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.datad(\MASTER1|BUTTON_EVENT1|state.READ_EVENT~q ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|rx_val[0]~0 .lut_mask = 16'hF000;
defparam \MASTER1|BUTTON_EVENT1|rx_val[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y31_N13
dffeas \MASTER1|BUTTON_EVENT1|rx_val[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|rx_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|rx_val[2] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|rx_val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [0])))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout  & (\BUS|Bus_mux1|m1_rx_data~4_combout )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [0])))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [0]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0 .lut_mask = 16'hE2F0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N7
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[0] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N9
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y31_N25
dffeas \MASTER1|BUTTON_EVENT1|rx_val[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|rx_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|rx_val[0] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|rx_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2] & \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2 .lut_mask = 16'h0F00;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & \MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0])

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0 .lut_mask = 16'h5050;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout  & (\BUS|Bus_mux1|m1_rx_data~4_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [1]))))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout  & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [1]))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [1]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3 .lut_mask = 16'hB8F0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N15
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[1] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [1]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N5
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[1] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y31_N31
dffeas \MASTER1|BUTTON_EVENT1|rx_val[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|rx_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|rx_val[1] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|rx_val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & \MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0])

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~1 .lut_mask = 16'hA0A0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout  & (\BUS|Bus_mux1|m1_rx_data~4_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [3]))))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout  & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [3]))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [3]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1 .lut_mask = 16'hB8F0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N21
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[3] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [3]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N1
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[3] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y31_N11
dffeas \MASTER1|BUTTON_EVENT1|rx_val[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|rx_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|rx_val[3] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|rx_val[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N8
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [2] & (!\MASTER1|BUTTON_EVENT1|rx_val [1] & (\MASTER1|BUTTON_EVENT1|rx_val [0] $ (!\MASTER1|BUTTON_EVENT1|rx_val [3])))) # (!\MASTER1|BUTTON_EVENT1|rx_val [2] 
// & (\MASTER1|BUTTON_EVENT1|rx_val [0] & (\MASTER1|BUTTON_EVENT1|rx_val [1] $ (!\MASTER1|BUTTON_EVENT1|rx_val [3]))))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [2]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [0]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [1]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [3]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0 .lut_mask = 16'h4806;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N2
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [1] & ((\MASTER1|BUTTON_EVENT1|rx_val [0] & ((\MASTER1|BUTTON_EVENT1|rx_val [3]))) # (!\MASTER1|BUTTON_EVENT1|rx_val [0] & (\MASTER1|BUTTON_EVENT1|rx_val 
// [2])))) # (!\MASTER1|BUTTON_EVENT1|rx_val [1] & (\MASTER1|BUTTON_EVENT1|rx_val [2] & (\MASTER1|BUTTON_EVENT1|rx_val [0] $ (\MASTER1|BUTTON_EVENT1|rx_val [3]))))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [2]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [0]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [1]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [3]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1 .lut_mask = 16'hE228;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N20
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [2] & (\MASTER1|BUTTON_EVENT1|rx_val [3] & ((\MASTER1|BUTTON_EVENT1|rx_val [1]) # (!\MASTER1|BUTTON_EVENT1|rx_val [0])))) # (!\MASTER1|BUTTON_EVENT1|rx_val [2] 
// & (!\MASTER1|BUTTON_EVENT1|rx_val [0] & (\MASTER1|BUTTON_EVENT1|rx_val [1] & !\MASTER1|BUTTON_EVENT1|rx_val [3])))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [2]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [0]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [1]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [3]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2 .lut_mask = 16'hA210;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N24
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [1] & ((\MASTER1|BUTTON_EVENT1|rx_val [2] & (\MASTER1|BUTTON_EVENT1|rx_val [0])) # (!\MASTER1|BUTTON_EVENT1|rx_val [2] & (!\MASTER1|BUTTON_EVENT1|rx_val [0] & 
// \MASTER1|BUTTON_EVENT1|rx_val [3])))) # (!\MASTER1|BUTTON_EVENT1|rx_val [1] & (!\MASTER1|BUTTON_EVENT1|rx_val [3] & (\MASTER1|BUTTON_EVENT1|rx_val [2] $ (\MASTER1|BUTTON_EVENT1|rx_val [0]))))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [2]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [1]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [0]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [3]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3 .lut_mask = 16'h8492;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N10
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [1] & (\MASTER1|BUTTON_EVENT1|rx_val [0] & (!\MASTER1|BUTTON_EVENT1|rx_val [3]))) # (!\MASTER1|BUTTON_EVENT1|rx_val [1] & ((\MASTER1|BUTTON_EVENT1|rx_val [2] & 
// ((!\MASTER1|BUTTON_EVENT1|rx_val [3]))) # (!\MASTER1|BUTTON_EVENT1|rx_val [2] & (\MASTER1|BUTTON_EVENT1|rx_val [0]))))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [1]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [0]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [3]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [2]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4 .lut_mask = 16'h0D4C;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N12
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [1] & (!\MASTER1|BUTTON_EVENT1|rx_val [3] & ((\MASTER1|BUTTON_EVENT1|rx_val [0]) # (!\MASTER1|BUTTON_EVENT1|rx_val [2])))) # (!\MASTER1|BUTTON_EVENT1|rx_val 
// [1] & (\MASTER1|BUTTON_EVENT1|rx_val [0] & (\MASTER1|BUTTON_EVENT1|rx_val [2] $ (!\MASTER1|BUTTON_EVENT1|rx_val [3]))))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [1]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [0]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [2]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [3]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5 .lut_mask = 16'h408E;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N30
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [0] & ((\MASTER1|BUTTON_EVENT1|rx_val [3]) # (\MASTER1|BUTTON_EVENT1|rx_val [2] $ (\MASTER1|BUTTON_EVENT1|rx_val [1])))) # (!\MASTER1|BUTTON_EVENT1|rx_val [0] 
// & ((\MASTER1|BUTTON_EVENT1|rx_val [1]) # (\MASTER1|BUTTON_EVENT1|rx_val [2] $ (\MASTER1|BUTTON_EVENT1|rx_val [3]))))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [2]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [0]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [1]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [3]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6 .lut_mask = 16'hFD7A;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2] & \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0 .lut_mask = 16'h5000;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [4])))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout  & (\BUS|Bus_mux1|m1_rx_data~4_combout )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [4])))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [4]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4 .lut_mask = 16'hE2F0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N11
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[4] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [4]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N23
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[4] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y31_N23
dffeas \MASTER1|BUTTON_EVENT1|rx_val[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|rx_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|rx_val[4] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|rx_val[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector36~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2] & \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector36~0 .lut_mask = 16'hF000;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout  & (\BUS|Bus_mux1|m1_rx_data~4_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [5]))))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout  & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [5]))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [5]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6 .lut_mask = 16'hB8F0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N27
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[5] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y35_N13
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[5] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y31_N29
dffeas \MASTER1|BUTTON_EVENT1|rx_val[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|rx_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|rx_val[5] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|rx_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout  & (\BUS|Bus_mux1|m1_rx_data~4_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [6]))))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [6]))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [6]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5 .lut_mask = 16'hB8F0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N29
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[6] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|temp_data [6]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder .lut_mask = 16'hFF00;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N19
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[6] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y31_N27
dffeas \MASTER1|BUTTON_EVENT1|rx_val[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|rx_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|rx_val[6] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|rx_val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout  & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31] & \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~2 .lut_mask = 16'h0C00;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~3_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout  & (\BUS|Bus_mux1|m1_rx_data~4_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [7]))))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout  & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [7]))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[0]~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [7]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~3 .lut_mask = 16'hB8F0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N1
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y31_N1
dffeas \MASTER1|BUTTON_EVENT1|rx_val[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_IN_PORT|data [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|rx_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|rx_val[7] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|rx_val[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N14
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [6] & (!\MASTER1|BUTTON_EVENT1|rx_val [5] & (\MASTER1|BUTTON_EVENT1|rx_val [4] $ (!\MASTER1|BUTTON_EVENT1|rx_val [7])))) # (!\MASTER1|BUTTON_EVENT1|rx_val [6] 
// & (\MASTER1|BUTTON_EVENT1|rx_val [4] & (\MASTER1|BUTTON_EVENT1|rx_val [5] $ (!\MASTER1|BUTTON_EVENT1|rx_val [7]))))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [4]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [5]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [6]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [7]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 .lut_mask = 16'h2812;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N16
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [5] & ((\MASTER1|BUTTON_EVENT1|rx_val [4] & ((\MASTER1|BUTTON_EVENT1|rx_val [7]))) # (!\MASTER1|BUTTON_EVENT1|rx_val [4] & (\MASTER1|BUTTON_EVENT1|rx_val 
// [6])))) # (!\MASTER1|BUTTON_EVENT1|rx_val [5] & (\MASTER1|BUTTON_EVENT1|rx_val [6] & (\MASTER1|BUTTON_EVENT1|rx_val [4] $ (\MASTER1|BUTTON_EVENT1|rx_val [7]))))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [4]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [5]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [6]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [7]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 .lut_mask = 16'hD860;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N18
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [6] & (\MASTER1|BUTTON_EVENT1|rx_val [7] & ((\MASTER1|BUTTON_EVENT1|rx_val [5]) # (!\MASTER1|BUTTON_EVENT1|rx_val [4])))) # (!\MASTER1|BUTTON_EVENT1|rx_val [6] 
// & (!\MASTER1|BUTTON_EVENT1|rx_val [4] & (\MASTER1|BUTTON_EVENT1|rx_val [5] & !\MASTER1|BUTTON_EVENT1|rx_val [7])))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [4]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [5]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [6]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [7]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 .lut_mask = 16'hD004;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N22
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [5] & ((\MASTER1|BUTTON_EVENT1|rx_val [6] & (\MASTER1|BUTTON_EVENT1|rx_val [4])) # (!\MASTER1|BUTTON_EVENT1|rx_val [6] & (!\MASTER1|BUTTON_EVENT1|rx_val [4] & 
// \MASTER1|BUTTON_EVENT1|rx_val [7])))) # (!\MASTER1|BUTTON_EVENT1|rx_val [5] & (!\MASTER1|BUTTON_EVENT1|rx_val [7] & (\MASTER1|BUTTON_EVENT1|rx_val [6] $ (\MASTER1|BUTTON_EVENT1|rx_val [4]))))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [6]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [5]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [4]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [7]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 .lut_mask = 16'h8492;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N0
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [5] & (((!\MASTER1|BUTTON_EVENT1|rx_val [7] & \MASTER1|BUTTON_EVENT1|rx_val [4])))) # (!\MASTER1|BUTTON_EVENT1|rx_val [5] & ((\MASTER1|BUTTON_EVENT1|rx_val [6] 
// & (!\MASTER1|BUTTON_EVENT1|rx_val [7])) # (!\MASTER1|BUTTON_EVENT1|rx_val [6] & ((\MASTER1|BUTTON_EVENT1|rx_val [4])))))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [6]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [5]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [7]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [4]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 .lut_mask = 16'h1F02;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N26
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [4] & (\MASTER1|BUTTON_EVENT1|rx_val [7] $ (((\MASTER1|BUTTON_EVENT1|rx_val [5]) # (!\MASTER1|BUTTON_EVENT1|rx_val [6]))))) # (!\MASTER1|BUTTON_EVENT1|rx_val 
// [4] & (\MASTER1|BUTTON_EVENT1|rx_val [5] & (!\MASTER1|BUTTON_EVENT1|rx_val [6] & !\MASTER1|BUTTON_EVENT1|rx_val [7])))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [4]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [5]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [6]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [7]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 .lut_mask = 16'h208E;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N28
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout  = (\MASTER1|BUTTON_EVENT1|rx_val [4] & ((\MASTER1|BUTTON_EVENT1|rx_val [7]) # (\MASTER1|BUTTON_EVENT1|rx_val [6] $ (\MASTER1|BUTTON_EVENT1|rx_val [5])))) # (!\MASTER1|BUTTON_EVENT1|rx_val [4] 
// & ((\MASTER1|BUTTON_EVENT1|rx_val [5]) # (\MASTER1|BUTTON_EVENT1|rx_val [6] $ (\MASTER1|BUTTON_EVENT1|rx_val [7]))))

	.dataa(\MASTER1|BUTTON_EVENT1|rx_val [6]),
	.datab(\MASTER1|BUTTON_EVENT1|rx_val [7]),
	.datac(\MASTER1|BUTTON_EVENT1|rx_val [5]),
	.datad(\MASTER1|BUTTON_EVENT1|rx_val [4]),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 .lut_mask = 16'hDEF6;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \BUS|Bus_mux1|m2_rx_data~2 (
// Equation(s):
// \BUS|Bus_mux1|m2_rx_data~2_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q  & ((\BUS|Bus_mux1|m2_rx_data~0_combout ) # ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q  & \BUS|Bus_mux1|m2_rx_data~1_combout )))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q  & (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q  & ((\BUS|Bus_mux1|m2_rx_data~1_combout ))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ),
	.datac(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datad(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m2_rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m2_rx_data~2 .lut_mask = 16'hECA0;
defparam \BUS|Bus_mux1|m2_rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N30
cycloneive_lcell_comb \BUS|Bus_mux1|m2_rx_data~4 (
// Equation(s):
// \BUS|Bus_mux1|m2_rx_data~4_combout  = (\BUS|Bus_mux1|m2_rx_data~2_combout ) # ((\BUS|Bus_mux1|m2_rx_data~3_combout  & \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ))

	.dataa(\BUS|Bus_mux1|m2_rx_data~2_combout ),
	.datab(\BUS|Bus_mux1|m2_rx_data~3_combout ),
	.datac(gnd),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|tx_data~q ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m2_rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m2_rx_data~4 .lut_mask = 16'hEEAA;
defparam \BUS|Bus_mux1|m2_rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ) # ((\BUS|Bus_mux1|m2_rx_data~3_combout  & 
// \SLAVE_2K2|SLAVE_PORT|slave_valid~q )))

	.dataa(\BUS|Bus_mux1|m2_rx_data~3_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~0 .lut_mask = 16'hFFF8;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout  & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout  & 
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1 .lut_mask = 16'h4000;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout  & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0 .lut_mask = 16'h0030;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [0])))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout  & (\BUS|Bus_mux1|m2_rx_data~4_combout )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [0])))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~4_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [0]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0 .lut_mask = 16'hE2F0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N3
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[0] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N9
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[0] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N26
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|rx_val[0]~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|rx_val[0]~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q  & \MASTER2|BUTTON_EVENT1|state.READ_EVENT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|new_rx~q ),
	.datad(\MASTER2|BUTTON_EVENT1|state.READ_EVENT~q ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|rx_val[0]~0 .lut_mask = 16'hF000;
defparam \MASTER2|BUTTON_EVENT1|rx_val[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y4_N13
dffeas \MASTER2|BUTTON_EVENT1|rx_val[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|rx_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|rx_val[0] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|rx_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout  & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3 .lut_mask = 16'h00F0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & \MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0 .lut_mask = 16'h3300;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout  & (\BUS|Bus_mux1|m2_rx_data~4_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [1]))))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3_combout  & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [1]))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~4_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [1]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3 .lut_mask = 16'hB8F0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N25
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[1] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N21
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N29
dffeas \MASTER2|BUTTON_EVENT1|rx_val[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|rx_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|rx_val[1] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|rx_val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout  & (\BUS|Bus_mux1|m2_rx_data~4_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [2]))))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [2]))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~4_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [2]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector39~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2 .lut_mask = 16'hB8F0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N31
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[2] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y30_N27
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[2] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N31
dffeas \MASTER2|BUTTON_EVENT1|rx_val[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|rx_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|rx_val[2] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|rx_val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & \MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~2 .lut_mask = 16'hCC00;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout  & (\BUS|Bus_mux1|m2_rx_data~4_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [3]))))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3_combout  & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [3]))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~4_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [3]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1 .lut_mask = 16'hB8F0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N5
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[3]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[3] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [3]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y4_N27
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[3] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N21
dffeas \MASTER2|BUTTON_EVENT1|rx_val[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|rx_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|rx_val[3] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|rx_val[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N14
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [2] & (!\MASTER2|BUTTON_EVENT1|rx_val [1] & (\MASTER2|BUTTON_EVENT1|rx_val [0] $ (!\MASTER2|BUTTON_EVENT1|rx_val [3])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [2] 
// & (\MASTER2|BUTTON_EVENT1|rx_val [0] & (\MASTER2|BUTTON_EVENT1|rx_val [1] $ (!\MASTER2|BUTTON_EVENT1|rx_val [3]))))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [0]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [1]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [2]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [3]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0 .lut_mask = 16'h2812;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N22
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [1] & ((\MASTER2|BUTTON_EVENT1|rx_val [0] & ((\MASTER2|BUTTON_EVENT1|rx_val [3]))) # (!\MASTER2|BUTTON_EVENT1|rx_val [0] & (\MASTER2|BUTTON_EVENT1|rx_val 
// [2])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [1] & (\MASTER2|BUTTON_EVENT1|rx_val [2] & (\MASTER2|BUTTON_EVENT1|rx_val [0] $ (\MASTER2|BUTTON_EVENT1|rx_val [3]))))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [0]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [1]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [2]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [3]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1 .lut_mask = 16'hD860;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N6
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [2] & (\MASTER2|BUTTON_EVENT1|rx_val [3] & ((\MASTER2|BUTTON_EVENT1|rx_val [1]) # (!\MASTER2|BUTTON_EVENT1|rx_val [0])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [2] 
// & (!\MASTER2|BUTTON_EVENT1|rx_val [0] & (\MASTER2|BUTTON_EVENT1|rx_val [1] & !\MASTER2|BUTTON_EVENT1|rx_val [3])))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [0]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [1]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [2]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [3]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2 .lut_mask = 16'hD004;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N12
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [1] & ((\MASTER2|BUTTON_EVENT1|rx_val [2] & (\MASTER2|BUTTON_EVENT1|rx_val [0])) # (!\MASTER2|BUTTON_EVENT1|rx_val [2] & (!\MASTER2|BUTTON_EVENT1|rx_val [0] & 
// \MASTER2|BUTTON_EVENT1|rx_val [3])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [1] & (!\MASTER2|BUTTON_EVENT1|rx_val [3] & (\MASTER2|BUTTON_EVENT1|rx_val [2] $ (\MASTER2|BUTTON_EVENT1|rx_val [0]))))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [2]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [1]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [0]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [3]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3 .lut_mask = 16'h8492;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N20
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [1] & (((\MASTER2|BUTTON_EVENT1|rx_val [0] & !\MASTER2|BUTTON_EVENT1|rx_val [3])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [1] & ((\MASTER2|BUTTON_EVENT1|rx_val [2] 
// & ((!\MASTER2|BUTTON_EVENT1|rx_val [3]))) # (!\MASTER2|BUTTON_EVENT1|rx_val [2] & (\MASTER2|BUTTON_EVENT1|rx_val [0]))))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [2]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [0]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [3]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [1]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4 .lut_mask = 16'h0C4E;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N30
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [0] & (\MASTER2|BUTTON_EVENT1|rx_val [3] $ (((\MASTER2|BUTTON_EVENT1|rx_val [1]) # (!\MASTER2|BUTTON_EVENT1|rx_val [2]))))) # (!\MASTER2|BUTTON_EVENT1|rx_val 
// [0] & (!\MASTER2|BUTTON_EVENT1|rx_val [3] & (!\MASTER2|BUTTON_EVENT1|rx_val [2] & \MASTER2|BUTTON_EVENT1|rx_val [1])))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [0]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [3]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [2]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [1]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5 .lut_mask = 16'h2382;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N28
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [0] & ((\MASTER2|BUTTON_EVENT1|rx_val [3]) # (\MASTER2|BUTTON_EVENT1|rx_val [2] $ (\MASTER2|BUTTON_EVENT1|rx_val [1])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [0] 
// & ((\MASTER2|BUTTON_EVENT1|rx_val [1]) # (\MASTER2|BUTTON_EVENT1|rx_val [2] $ (\MASTER2|BUTTON_EVENT1|rx_val [3]))))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [2]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [3]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [1]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [0]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6 .lut_mask = 16'hDEF6;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY1|display|io_seven[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout  & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0 .lut_mask = 16'h00C0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & (\BUS|Bus_mux1|m2_rx_data~4_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [6]))))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout  & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [6]))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~4_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [6]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5 .lut_mask = 16'hB8F0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N11
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[6]~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[6] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [6]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N31
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[6] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N11
dffeas \MASTER2|BUTTON_EVENT1|rx_val[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|rx_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|rx_val[6] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|rx_val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [4]))) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & (\BUS|Bus_mux1|m2_rx_data~4_combout )))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout  & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [4]))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~4_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector35~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [4]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4 .lut_mask = 16'hF0B8;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N1
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[4] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [4]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N5
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[4] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N1
dffeas \MASTER2|BUTTON_EVENT1|rx_val[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|rx_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|rx_val[4] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|rx_val[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector36~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout  & \MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector38~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector36~0 .lut_mask = 16'hF000;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout  & (\BUS|Bus_mux1|m2_rx_data~4_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [5]))))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout  & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [5]))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~4_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector36~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [5]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector40~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6 .lut_mask = 16'hB8F0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N19
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[5]~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[5] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[5]~feeder (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[5]~feeder_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|temp_data [5]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[5]~feeder .lut_mask = 16'hFF00;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y4_N5
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[5] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N25
dffeas \MASTER2|BUTTON_EVENT1|rx_val[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|rx_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|rx_val[5] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|rx_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout  & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout  & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~0_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan0~8_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~2 .lut_mask = 16'h0808;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~3_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout  & (\BUS|Bus_mux1|m2_rx_data~4_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [7]))))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout  & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [7]))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~4_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~2_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [7]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[1]~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~3 .lut_mask = 16'hB8F0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N23
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N19
dffeas \MASTER2|BUTTON_EVENT1|rx_val[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|MASTER_PORT|MASTER_IN_PORT|data [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|rx_val[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|rx_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|rx_val[7] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|rx_val[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N16
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [6] & (!\MASTER2|BUTTON_EVENT1|rx_val [5] & (\MASTER2|BUTTON_EVENT1|rx_val [4] $ (!\MASTER2|BUTTON_EVENT1|rx_val [7])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [6] 
// & (\MASTER2|BUTTON_EVENT1|rx_val [4] & (\MASTER2|BUTTON_EVENT1|rx_val [5] $ (!\MASTER2|BUTTON_EVENT1|rx_val [7]))))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [6]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [4]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [5]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [7]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 .lut_mask = 16'h4806;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N2
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [5] & ((\MASTER2|BUTTON_EVENT1|rx_val [4] & ((\MASTER2|BUTTON_EVENT1|rx_val [7]))) # (!\MASTER2|BUTTON_EVENT1|rx_val [4] & (\MASTER2|BUTTON_EVENT1|rx_val 
// [6])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [5] & (\MASTER2|BUTTON_EVENT1|rx_val [6] & (\MASTER2|BUTTON_EVENT1|rx_val [4] $ (\MASTER2|BUTTON_EVENT1|rx_val [7]))))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [6]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [4]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [5]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [7]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 .lut_mask = 16'hE228;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N8
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [6] & (\MASTER2|BUTTON_EVENT1|rx_val [7] & ((\MASTER2|BUTTON_EVENT1|rx_val [5]) # (!\MASTER2|BUTTON_EVENT1|rx_val [4])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [6] 
// & (!\MASTER2|BUTTON_EVENT1|rx_val [4] & (\MASTER2|BUTTON_EVENT1|rx_val [5] & !\MASTER2|BUTTON_EVENT1|rx_val [7])))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [6]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [4]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [5]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [7]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 .lut_mask = 16'hA210;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N0
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [5] & ((\MASTER2|BUTTON_EVENT1|rx_val [6] & (\MASTER2|BUTTON_EVENT1|rx_val [4])) # (!\MASTER2|BUTTON_EVENT1|rx_val [6] & (!\MASTER2|BUTTON_EVENT1|rx_val [4] & 
// \MASTER2|BUTTON_EVENT1|rx_val [7])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [5] & (!\MASTER2|BUTTON_EVENT1|rx_val [7] & (\MASTER2|BUTTON_EVENT1|rx_val [6] $ (\MASTER2|BUTTON_EVENT1|rx_val [4]))))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [6]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [5]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [4]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [7]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 .lut_mask = 16'h8492;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N18
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [5] & (((!\MASTER2|BUTTON_EVENT1|rx_val [7] & \MASTER2|BUTTON_EVENT1|rx_val [4])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [5] & ((\MASTER2|BUTTON_EVENT1|rx_val [6] 
// & (!\MASTER2|BUTTON_EVENT1|rx_val [7])) # (!\MASTER2|BUTTON_EVENT1|rx_val [6] & ((\MASTER2|BUTTON_EVENT1|rx_val [4])))))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [6]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [5]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [7]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [4]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 .lut_mask = 16'h1F02;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N10
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [5] & (!\MASTER2|BUTTON_EVENT1|rx_val [7] & ((\MASTER2|BUTTON_EVENT1|rx_val [4]) # (!\MASTER2|BUTTON_EVENT1|rx_val [6])))) # (!\MASTER2|BUTTON_EVENT1|rx_val 
// [5] & (\MASTER2|BUTTON_EVENT1|rx_val [4] & (\MASTER2|BUTTON_EVENT1|rx_val [6] $ (!\MASTER2|BUTTON_EVENT1|rx_val [7]))))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [5]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [4]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [6]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [7]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 .lut_mask = 16'h408E;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N24
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout  = (\MASTER2|BUTTON_EVENT1|rx_val [4] & ((\MASTER2|BUTTON_EVENT1|rx_val [7]) # (\MASTER2|BUTTON_EVENT1|rx_val [6] $ (\MASTER2|BUTTON_EVENT1|rx_val [5])))) # (!\MASTER2|BUTTON_EVENT1|rx_val [4] 
// & ((\MASTER2|BUTTON_EVENT1|rx_val [5]) # (\MASTER2|BUTTON_EVENT1|rx_val [6] $ (\MASTER2|BUTTON_EVENT1|rx_val [7]))))

	.dataa(\MASTER2|BUTTON_EVENT1|rx_val [6]),
	.datab(\MASTER2|BUTTON_EVENT1|rx_val [4]),
	.datac(\MASTER2|BUTTON_EVENT1|rx_val [5]),
	.datad(\MASTER2|BUTTON_EVENT1|rx_val [7]),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 .lut_mask = 16'hFD7A;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N8
cycloneive_lcell_comb \LCD|LCD|u1|LCD_E~0 (
// Equation(s):
// \LCD|LCD|u1|LCD_E~0_combout  = (\LCD|LCD|r0|oRESET~q  & ((\LCD|LCD|u1|state.HOLD~q  & ((\LCD|LCD|u1|LCD_E~q ))) # (!\LCD|LCD|u1|state.HOLD~q  & (!\LCD|LCD|u1|state.DROP_LCD_E~q )))) # (!\LCD|LCD|r0|oRESET~q  & (((\LCD|LCD|u1|LCD_E~q ))))

	.dataa(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datab(\LCD|LCD|r0|oRESET~q ),
	.datac(\LCD|LCD|u1|LCD_E~q ),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|LCD_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|LCD_E~0 .lut_mask = 16'hF074;
defparam \LCD|LCD|u1|LCD_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N9
dffeas \LCD|LCD|u1|LCD_E (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|LCD_E~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|LCD_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|LCD_E .is_wysiwyg = "true";
defparam \LCD|LCD|u1|LCD_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N26
cycloneive_lcell_comb \LCD|LCD|u1|Selector1~0 (
// Equation(s):
// \LCD|LCD|u1|Selector1~0_combout  = (\LCD|LCD|u1|state.Print_String~q ) # ((\LCD|LCD|u1|LCD_RS~q  & ((\LCD|LCD|u1|state.DROP_LCD_E~q ) # (\LCD|LCD|u1|state.HOLD~q ))))

	.dataa(\LCD|LCD|u1|state.DROP_LCD_E~q ),
	.datab(\LCD|LCD|u1|state.Print_String~q ),
	.datac(\LCD|LCD|u1|LCD_RS~q ),
	.datad(\LCD|LCD|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\LCD|LCD|u1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD|LCD|u1|Selector1~0 .lut_mask = 16'hFCEC;
defparam \LCD|LCD|u1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N27
dffeas \LCD|LCD|u1|LCD_RS (
	.clk(\LCD|LCD|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\LCD|LCD|u1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD|LCD|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD|LCD|u1|LCD_RS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCD|LCD|u1|LCD_RS .is_wysiwyg = "true";
defparam \LCD|LCD|u1|LCD_RS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y57_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \LCD_DATA[0]~input (
	.i(LCD_DATA[0]),
	.ibar(gnd),
	.o(\LCD_DATA[0]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[0]~input .bus_hold = "false";
defparam \LCD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \LCD_DATA[1]~input (
	.i(LCD_DATA[1]),
	.ibar(gnd),
	.o(\LCD_DATA[1]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[1]~input .bus_hold = "false";
defparam \LCD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \LCD_DATA[2]~input (
	.i(LCD_DATA[2]),
	.ibar(gnd),
	.o(\LCD_DATA[2]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[2]~input .bus_hold = "false";
defparam \LCD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \LCD_DATA[3]~input (
	.i(LCD_DATA[3]),
	.ibar(gnd),
	.o(\LCD_DATA[3]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[3]~input .bus_hold = "false";
defparam \LCD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \LCD_DATA[4]~input (
	.i(LCD_DATA[4]),
	.ibar(gnd),
	.o(\LCD_DATA[4]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[4]~input .bus_hold = "false";
defparam \LCD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \LCD_DATA[5]~input (
	.i(LCD_DATA[5]),
	.ibar(gnd),
	.o(\LCD_DATA[5]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[5]~input .bus_hold = "false";
defparam \LCD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \LCD_DATA[6]~input (
	.i(LCD_DATA[6]),
	.ibar(gnd),
	.o(\LCD_DATA[6]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[6]~input .bus_hold = "false";
defparam \LCD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \LCD_DATA[7]~input (
	.i(LCD_DATA[7]),
	.ibar(gnd),
	.o(\LCD_DATA[7]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[7]~input .bus_hold = "false";
defparam \LCD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
