// Seed: 731097729
module module_0 (
    input  wire id_0,
    output wor  id_1
);
  supply1 id_3 = id_0 - id_0, id_4, id_5 = -1;
  tri0 id_6;
  id_7(
      -1 == id_5, -1'b0, -1
  );
  assign module_1.id_5 = 0;
  assign id_6 = -1'b0;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    input tri id_6,
    input wor id_7,
    input uwire id_8,
    output wor id_9,
    input supply1 id_10,
    output tri1 id_11,
    output tri1 id_12,
    output logic id_13,
    input uwire id_14,
    input tri0 id_15,
    output tri id_16,
    input tri0 id_17,
    output tri id_18,
    output tri1 id_19,
    input tri1 id_20,
    output wire id_21,
    output wor id_22,
    output wor id_23,
    output supply0 id_24,
    id_35,
    input wand id_25,
    input wor id_26,
    input tri1 id_27,
    output tri1 id_28,
    input wand id_29,
    output tri0 id_30,
    output tri0 id_31,
    input wand id_32,
    output wand id_33
);
  always wait (-1'h0 - (id_17)) id_13 <= (1) + id_8;
  supply0 id_36 = id_15;
  wire id_37, id_38;
  module_0 modCall_1 (
      id_6,
      id_9
  );
endmodule : SymbolIdentifier
