<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>VPERM2F128 — Permute Floating-Point Values</title>
</head>
<body>
<h1 id="vperm2f128-permute-floating-point-values">VPERM2F128 — Permute Floating-Point Values</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32 bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F3A.W0 06 /r ib VPERM2F128 ymm1, ymm2, ymm3/m256, imm8</td>
	<td>RVMI</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Permute 128-bit floating-point fields in ymm2 and ymm3/mem using controls from imm8 and store result in ymm1.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RVMI</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>imm8</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Permute 128 bit floating-point-containing fields from the first source operand (second operand) and second source operand (third operand) using bits in the 8-bit immediate and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.</p>
<table>
<tr>
	<td>SRC2</td>
	<td>Y1</td>
	<td>Y0</td>
</tr>
<tr>
	<td>SRC1</td>
	<td>X1</td>
	<td>X0</td>
</tr>
<tr>
	<td>DEST</td>
	<td>X0, X1, Y0, or Y1 Figure 4-42.</td>
	<td>X0, X1, Y0, or Y1 VPERM2F128 Operation</td>
</tr>
</table>
<p>Imm8[1:0] select the source for the first destination 128-bit field, imm8[5:4] select the source for the second destination field. If imm8[3] is set, the low 128-bit field is zeroed. If imm8[7] is set, the high 128-bit field is zeroed. VEX.L must be 1, otherwise the instruction will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>VPERM2F128
CASE IMM8[1:0] of
0: DEST[127:0] ← SRC1[127:0]
1: DEST[127:0] ← SRC1[255:128]
2: DEST[127:0] ← SRC2[127:0]
3: DEST[127:0] ← SRC2[255:128]
ESAC
CASE IMM8[5:4] of
0: DEST[255:128] ← SRC1[127:0]
1: DEST[255:128] ← SRC1[255:128]
2: DEST[255:128] ← SRC2[127:0]
3: DEST[255:128] ← SRC2[255:128]
ESAC
IF (imm8[3])
DEST[127:0] ← 0
FI
IF (imm8[7])
DEST[VLMAX-1:128] ← 0
FI
</pre>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>VPERM2F128:</td>
	<td>__m256 _mm256_permute2f128_ps (__m256 a, __m256 b, int control)</td>
</tr>
<tr>
	<td>VPERM2F128:</td>
	<td>__m256d _mm256_permute2f128_pd (__m256d a, __m256d b, int control)</td>
</tr>
<tr>
	<td>VPERM2F128:</td>
	<td>__m256i _mm256_permute2f128_si256 (__m256i a, __m256i b, int control)</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 6; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L = 0 If VEX.W = 1.</td>
</tr>
</table>
</body>
</html>
