{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 10:49:52 2017 " "Info: Processing started: Thu Mar 09 10:49:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off full_adder -c full_adder " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full_adder -c full_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Y\[1\] O4 21.700 ns Longest " "Info: Longest tpd from source pin \"Y\[1\]\" to destination pin \"O4\" is 21.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns Y\[1\] 1 PIN PIN_62 2 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_62; Fanout = 2; PIN Node = 'Y\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } } { "4bitfulladder.bdf" "" { Schematic "C:/Documents and Settings/User/桌面/Digital logic design/4bitfulladder.bdf" { { 104 8 176 120 "Y\[0\]" "" } { 232 16 184 248 "Y\[1\]" "" } { 368 24 192 384 "Y\[2\]" "" } { 480 24 192 496 "Y\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.300 ns) 9.700 ns full_adder:inst1\|inst~0 2 COMB LC6_A18 2 " "Info: 2: + IC(3.900 ns) + CELL(2.300 ns) = 9.700 ns; Loc. = LC6_A18; Fanout = 2; COMB Node = 'full_adder:inst1\|inst~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { Y[1] full_adder:inst1|inst~0 } "NODE_NAME" } } { "full_adder.bdf" "" { Schematic "C:/Documents and Settings/User/桌面/Digital logic design/full_adder.bdf" { { 288 536 600 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 12.100 ns full_adder:inst2\|inst~0 3 COMB LC7_A18 2 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 12.100 ns; Loc. = LC7_A18; Fanout = 2; COMB Node = 'full_adder:inst2\|inst~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { full_adder:inst1|inst~0 full_adder:inst2|inst~0 } "NODE_NAME" } } { "full_adder.bdf" "" { Schematic "C:/Documents and Settings/User/桌面/Digital logic design/full_adder.bdf" { { 288 536 600 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 15.000 ns full_adder:inst3\|inst8 4 COMB LC5_A18 1 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 15.000 ns; Loc. = LC5_A18; Fanout = 1; COMB Node = 'full_adder:inst3\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { full_adder:inst2|inst~0 full_adder:inst3|inst8 } "NODE_NAME" } } { "full_adder.bdf" "" { Schematic "C:/Documents and Settings/User/桌面/Digital logic design/full_adder.bdf" { { 144 616 680 192 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(5.100 ns) 21.700 ns O4 5 PIN PIN_11 0 " "Info: 5: + IC(1.600 ns) + CELL(5.100 ns) = 21.700 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'O4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { full_adder:inst3|inst8 O4 } "NODE_NAME" } } { "4bitfulladder.bdf" "" { Schematic "C:/Documents and Settings/User/桌面/Digital logic design/4bitfulladder.bdf" { { 464 560 736 480 "O4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 69.12 % ) " "Info: Total cell delay = 15.000 ns ( 69.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 30.88 % ) " "Info: Total interconnect delay = 6.700 ns ( 30.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.700 ns" { Y[1] full_adder:inst1|inst~0 full_adder:inst2|inst~0 full_adder:inst3|inst8 O4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.700 ns" { Y[1] {} Y[1]~out {} full_adder:inst1|inst~0 {} full_adder:inst2|inst~0 {} full_adder:inst3|inst8 {} O4 {} } { 0.000ns 0.000ns 3.900ns 0.600ns 0.600ns 1.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns 2.300ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 10:49:52 2017 " "Info: Processing ended: Thu Mar 09 10:49:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
