{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746502431147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746502431147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 09:33:51 2025 " "Processing started: Tue May  6 09:33:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746502431147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502431147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502431147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746502431492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746502431493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY division.v(9) " "Verilog HDL Declaration information at division.v(9): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "src/uart/division.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/division.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746502439483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START uart_tx.v(10) " "Verilog HDL Declaration information at uart_tx.v(10): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746502439484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "empty EMPTY fifo.v(10) " "Verilog HDL Declaration information at fifo.v(10): object \"empty\" differs only in case from object \"EMPTY\" in the same scope" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746502439487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "full FULL fifo.v(10) " "Verilog HDL Declaration information at fifo.v(10): object \"full\" differs only in case from object \"FULL\" in the same scope" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746502439487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY bin2bcd.v(8) " "Verilog HDL Declaration information at bin2bcd.v(8): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746502439489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 10 10 " "Found 10 design units, including 10 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "src/uart/division.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/division.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502439496 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_rx " "Found entity 2: uart_rx" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502439496 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_tx " "Found entity 3: uart_tx" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502439496 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_specific_counter " "Found entity 4: rx_specific_counter" {  } { { "src/uart/m_counter.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/m_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502439496 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo " "Found entity 5: fifo" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502439496 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart " "Found entity 6: uart" {  } { { "src/uart/uart.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502439496 ""} { "Info" "ISGN_ENTITY_NAME" "7 bcd2sseg_active_low " "Found entity 7: bcd2sseg_active_low" {  } { { "src/bcd2sseg_active_low.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bcd2sseg_active_low.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502439496 ""} { "Info" "ISGN_ENTITY_NAME" "8 bin2bcd " "Found entity 8: bin2bcd" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502439496 ""} { "Info" "ISGN_ENTITY_NAME" "9 math_expression " "Found entity 9: math_expression" {  } { { "src/design.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502439496 ""} { "Info" "ISGN_ENTITY_NAME" "10 top " "Found entity 10: top" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502439496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/uart_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/uart_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/m_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/m_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/division.v 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/division.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439510 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../madjfks/src/signal_decoder.v " "Can't analyze file -- file ../madjfks/src/signal_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1746502439512 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../madjfks/src/design.v " "Can't analyze file -- file ../madjfks/src/design.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1746502439514 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../madjfks/src/bin2bcd.v " "Can't analyze file -- file ../madjfks/src/bin2bcd.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1746502439516 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../madjfks/src/bcd2sseg_active_low.v " "Can't analyze file -- file ../madjfks/src/bcd2sseg_active_low.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1746502439518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746502439557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(53) " "Verilog HDL assignment warning at top.v(53): truncated value with size 32 to match size of target (1)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439558 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(62) " "Verilog HDL assignment warning at top.v(62): truncated value with size 32 to match size of target (1)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439559 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable top.v(42) " "Verilog HDL Always Construct warning at top.v(42): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502439559 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state top.v(42) " "Verilog HDL Always Construct warning at top.v(42): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502439559 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start top.v(42) " "Verilog HDL Always Construct warning at top.v(42): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502439559 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(87) " "Verilog HDL assignment warning at top.v(87): truncated value with size 32 to match size of target (4)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439559 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(96) " "Verilog HDL assignment warning at top.v(96): truncated value with size 32 to match size of target (4)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439560 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(105) " "Verilog HDL assignment warning at top.v(105): truncated value with size 32 to match size of target (4)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439560 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(114) " "Verilog HDL assignment warning at top.v(114): truncated value with size 32 to match size of target (4)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439560 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd5 top.v(156) " "Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable \"bcd5\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502439562 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd4 top.v(156) " "Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable \"bcd4\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502439562 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sseg5 top.v(156) " "Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable \"sseg5\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746502439562 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[0\] top.v(156) " "Inferred latch for \"sseg5\[0\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439563 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[1\] top.v(156) " "Inferred latch for \"sseg5\[1\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439563 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[2\] top.v(156) " "Inferred latch for \"sseg5\[2\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[3\] top.v(156) " "Inferred latch for \"sseg5\[3\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[4\] top.v(156) " "Inferred latch for \"sseg5\[4\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[5\] top.v(156) " "Inferred latch for \"sseg5\[5\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[6\] top.v(156) " "Inferred latch for \"sseg5\[6\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg5\[7\] top.v(156) " "Inferred latch for \"sseg5\[7\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[0\] top.v(156) " "Inferred latch for \"bcd4\[0\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[1\] top.v(156) " "Inferred latch for \"bcd4\[1\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[2\] top.v(156) " "Inferred latch for \"bcd4\[2\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[3\] top.v(156) " "Inferred latch for \"bcd4\[3\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[0\] top.v(156) " "Inferred latch for \"bcd5\[0\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[1\] top.v(156) " "Inferred latch for \"bcd5\[1\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[2\] top.v(156) " "Inferred latch for \"bcd5\[2\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[3\] top.v(156) " "Inferred latch for \"bcd5\[3\]\" at top.v(156)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439564 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start top.v(42) " "Inferred latch for \"start\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439565 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state top.v(42) " "Inferred latch for \"state\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439565 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[0\] top.v(42) " "Inferred latch for \"enable\[0\]\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439565 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[1\] top.v(42) " "Inferred latch for \"enable\[1\]\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439565 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[2\] top.v(42) " "Inferred latch for \"enable\[2\]\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439565 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[3\] top.v(42) " "Inferred latch for \"enable\[3\]\" at top.v(42)" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502439565 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_inst " "Elaborating entity \"uart\" for hierarchy \"uart:uart_inst\"" {  } { { "src/top.v" "uart_inst" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502439582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_specific_counter uart:uart_inst\|rx_specific_counter:counter " "Elaborating entity \"rx_specific_counter\" for hierarchy \"uart:uart_inst\|rx_specific_counter:counter\"" {  } { { "src/uart/uart.v" "counter" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502439584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 m_counter.v(25) " "Verilog HDL assignment warning at m_counter.v(25): truncated value with size 32 to match size of target (16)" {  } { { "src/uart/m_counter.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/m_counter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439585 "|top|uart:uart_inst|rx_specific_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart:uart_inst\|fifo:tx_fifo " "Elaborating entity \"fifo\" for hierarchy \"uart:uart_inst\|fifo:tx_fifo\"" {  } { { "src/uart/uart.v" "tx_fifo" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502439586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart:uart_inst\|uart_rx:rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart:uart_inst\|uart_rx:rx_inst\"" {  } { { "src/uart/uart.v" "rx_inst" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502439588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_rx.v(57) " "Verilog HDL assignment warning at uart_rx.v(57): truncated value with size 32 to match size of target (1)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439591 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(82) " "Verilog HDL assignment warning at uart_rx.v(82): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439591 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(85) " "Verilog HDL assignment warning at uart_rx.v(85): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439591 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_rx.v(94) " "Verilog HDL assignment warning at uart_rx.v(94): truncated value with size 32 to match size of target (1)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439591 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(115) " "Verilog HDL assignment warning at uart_rx.v(115): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439591 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(125) " "Verilog HDL assignment warning at uart_rx.v(125): truncated value with size 32 to match size of target (4)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439591 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(127) " "Verilog HDL assignment warning at uart_rx.v(127): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439591 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(136) " "Verilog HDL assignment warning at uart_rx.v(136): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439591 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division uart:uart_inst\|uart_rx:rx_inst\|division:divide " "Elaborating entity \"division\" for hierarchy \"uart:uart_inst\|uart_rx:rx_inst\|division:divide\"" {  } { { "src/uart/uart_rx.v" "divide" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_rx.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502439592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 division.v(58) " "Verilog HDL assignment warning at division.v(58): truncated value with size 32 to match size of target (10)" {  } { { "src/uart/division.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/division.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439594 "|top|uart:uart_inst|uart_rx:rx_inst|division:divide"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart:uart_inst\|uart_tx:tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart:uart_inst\|uart_tx:tx_inst\"" {  } { { "src/uart/uart.v" "tx_inst" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502439595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(53) " "Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439596 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (4)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439596 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(69) " "Verilog HDL assignment warning at uart_tx.v(69): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439596 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(80) " "Verilog HDL assignment warning at uart_tx.v(80): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/uart_tx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439596 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "math_expression math_expression:me " "Elaborating entity \"math_expression\" for hierarchy \"math_expression:me\"" {  } { { "src/top.v" "me" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502439598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 design.v(68) " "Verilog HDL assignment warning at design.v(68): truncated value with size 32 to match size of target (6)" {  } { { "src/design.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439599 "|top|math_expression:me"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:conv " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:conv\"" {  } { { "src/top.v" "conv" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502439607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(49) " "Verilog HDL assignment warning at bin2bcd.v(49): truncated value with size 32 to match size of target (4)" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746502439609 "|top|bin2bcd:conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2sseg_active_low bcd2sseg_active_low:bcd2ssg " "Elaborating entity \"bcd2sseg_active_low\" for hierarchy \"bcd2sseg_active_low:bcd2ssg\"" {  } { { "src/top.v" "bcd2ssg" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502439619 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "uart:uart_inst\|fifo:rx_fifo\|mem " "RAM logic \"uart:uart_inst\|fifo:rx_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "src/uart/fifo.v" "mem" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1746502439906 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1746502439906 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "math_expression:me\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"math_expression:me\|Mult0\"" {  } { { "src/design.v" "Mult0" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746502440103 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746502440103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "math_expression:me\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"math_expression:me\|lpm_mult:Mult0\"" {  } { { "src/design.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502440138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "math_expression:me\|lpm_mult:Mult0 " "Instantiated megafunction \"math_expression:me\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502440139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502440139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502440139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502440139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502440139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502440139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502440139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502440139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746502440139 ""}  } { { "src/design.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746502440139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jds " "Found entity 1: mult_jds" {  } { { "db/mult_jds.tdf" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/db/mult_jds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746502440178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502440178 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746502440380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "start " "Latch start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:uart_inst\|fifo:rx_fifo\|state.EMPTY " "Ports D and ENA on the latch are fed by the same signal uart:uart_inst\|fifo:rx_fifo\|state.EMPTY" {  } { { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1746502440399 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1746502440399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[0\] " "Latch enable\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable\[1\] " "Ports D and ENA on the latch are fed by the same signal enable\[1\]" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1746502440399 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1746502440399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[1\] " "Latch enable\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable\[2\] " "Ports D and ENA on the latch are fed by the same signal enable\[2\]" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1746502440399 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1746502440399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[2\] " "Latch enable\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state " "Ports D and ENA on the latch are fed by the same signal state" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1746502440399 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1746502440399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state " "Latch state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state " "Ports D and ENA on the latch are fed by the same signal state" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1746502440400 ""}  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1746502440400 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } } { "src/uart/m_counter.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/m_counter.v" 18 -1 0 } } { "src/uart/fifo.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/uart/fifo.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1746502440408 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1746502440408 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[15\] bin2bcd:conv\|bin_reg\[15\]~_emulated bin2bcd:conv\|bin_reg\[15\]~1 " "Register \"bin2bcd:conv\|bin_reg\[15\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[15\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[15\]~1\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[14\] bin2bcd:conv\|bin_reg\[14\]~_emulated bin2bcd:conv\|bin_reg\[15\]~1 " "Register \"bin2bcd:conv\|bin_reg\[14\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[14\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[15\]~1\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[13\] bin2bcd:conv\|bin_reg\[13\]~_emulated bin2bcd:conv\|bin_reg\[15\]~1 " "Register \"bin2bcd:conv\|bin_reg\[13\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[13\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[15\]~1\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[12\] bin2bcd:conv\|bin_reg\[12\]~_emulated bin2bcd:conv\|bin_reg\[15\]~1 " "Register \"bin2bcd:conv\|bin_reg\[12\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[12\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[15\]~1\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[11\] bin2bcd:conv\|bin_reg\[11\]~_emulated bin2bcd:conv\|bin_reg\[15\]~1 " "Register \"bin2bcd:conv\|bin_reg\[11\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[11\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[15\]~1\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[10\] bin2bcd:conv\|bin_reg\[10\]~_emulated bin2bcd:conv\|bin_reg\[10\]~13 " "Register \"bin2bcd:conv\|bin_reg\[10\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[10\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[10\]~13\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[9\] bin2bcd:conv\|bin_reg\[9\]~_emulated bin2bcd:conv\|bin_reg\[9\]~17 " "Register \"bin2bcd:conv\|bin_reg\[9\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[9\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[9\]~17\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[8\] bin2bcd:conv\|bin_reg\[8\]~_emulated bin2bcd:conv\|bin_reg\[8\]~21 " "Register \"bin2bcd:conv\|bin_reg\[8\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[8\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[8\]~21\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[7\] bin2bcd:conv\|bin_reg\[7\]~_emulated bin2bcd:conv\|bin_reg\[7\]~25 " "Register \"bin2bcd:conv\|bin_reg\[7\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[7\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[7\]~25\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[6\] bin2bcd:conv\|bin_reg\[6\]~_emulated bin2bcd:conv\|bin_reg\[6\]~29 " "Register \"bin2bcd:conv\|bin_reg\[6\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[6\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[6\]~29\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[5\] bin2bcd:conv\|bin_reg\[5\]~_emulated bin2bcd:conv\|bin_reg\[5\]~33 " "Register \"bin2bcd:conv\|bin_reg\[5\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[5\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[5\]~33\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[4\] bin2bcd:conv\|bin_reg\[4\]~_emulated bin2bcd:conv\|bin_reg\[4\]~37 " "Register \"bin2bcd:conv\|bin_reg\[4\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[4\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[4\]~37\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[3\] bin2bcd:conv\|bin_reg\[3\]~_emulated bin2bcd:conv\|bin_reg\[3\]~41 " "Register \"bin2bcd:conv\|bin_reg\[3\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[3\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[3\]~41\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[2\] bin2bcd:conv\|bin_reg\[2\]~_emulated bin2bcd:conv\|bin_reg\[2\]~45 " "Register \"bin2bcd:conv\|bin_reg\[2\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[2\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[2\]~45\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[1\] bin2bcd:conv\|bin_reg\[1\]~_emulated bin2bcd:conv\|bin_reg\[1\]~49 " "Register \"bin2bcd:conv\|bin_reg\[1\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[1\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[1\]~49\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bin2bcd:conv\|bin_reg\[0\] bin2bcd:conv\|bin_reg\[0\]~_emulated bin2bcd:conv\|bin_reg\[0\]~53 " "Register \"bin2bcd:conv\|bin_reg\[0\]\" is converted into an equivalent circuit using register \"bin2bcd:conv\|bin_reg\[0\]~_emulated\" and latch \"bin2bcd:conv\|bin_reg\[0\]~53\"" {  } { { "src/bin2bcd.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/bin2bcd.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746502440408 "|top|bin2bcd:conv|bin_reg[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1746502440408 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sseg3\[7\] VCC " "Pin \"sseg3\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[7\] VCC " "Pin \"sseg2\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[7\] VCC " "Pin \"sseg1\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg0\[7\] VCC " "Pin \"sseg0\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[0\] VCC " "Pin \"sseg5\[0\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[1\] VCC " "Pin \"sseg5\[1\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[2\] VCC " "Pin \"sseg5\[2\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[3\] VCC " "Pin \"sseg5\[3\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[4\] VCC " "Pin \"sseg5\[4\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[5\] VCC " "Pin \"sseg5\[5\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[6\] VCC " "Pin \"sseg5\[6\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[7\] VCC " "Pin \"sseg5\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[0\] VCC " "Pin \"sseg4\[0\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[1\] VCC " "Pin \"sseg4\[1\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[2\] VCC " "Pin \"sseg4\[2\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[3\] VCC " "Pin \"sseg4\[3\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[4\] VCC " "Pin \"sseg4\[4\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[5\] VCC " "Pin \"sseg4\[5\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[7\] VCC " "Pin \"sseg4\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|sseg4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746502440568 "|top|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746502440568 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746502440657 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746502441196 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "math_expression:me\|q\[0\]~31 " "Logic cell \"math_expression:me\|q\[0\]~31\"" {  } { { "src/design.v" "q\[0\]~31" { Text "C:/Users/user1111/Documents/DigitalDesign/temporary/src/design.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1746502441201 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1746502441201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user1111/Documents/DigitalDesign/temporary/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/user1111/Documents/DigitalDesign/temporary/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502441281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746502441644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746502441644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "837 " "Implemented 837 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746502441744 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746502441744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "782 " "Implemented 782 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746502441744 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746502441744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746502441744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746502441779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  6 09:34:01 2025 " "Processing ended: Tue May  6 09:34:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746502441779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746502441779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746502441779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746502441779 ""}
