# s-a-01_aoi22
Verilog Project to detect stuck at faults and generate fault report in an AOI22 circuit using basic gates
