Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Feb 28 06:55:35 2025
| Host         : HaEun running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DDFS_timing_summary_routed.rpt -pb DDFS_timing_summary_routed.pb -rpx DDFS_timing_summary_routed.rpx -warn_on_violation
| Design       : DDFS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  708         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (708)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1374)
5. checking no_input_delay (22)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (708)
--------------------------
 There are 708 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1374)
---------------------------------------------------
 There are 1374 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1387          inf        0.000                      0                 1387           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1387 Endpoints
Min Delay          1387 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selXY
                            (input port)
  Destination:            Dout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.971ns  (logic 5.154ns (46.976%)  route 5.817ns (53.024%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  selXY (IN)
                         net (fo=0)                   0.000     0.000    selXY
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  _43_/O
                         net (fo=12, routed)          3.308     4.802    u_ot/selXY
    SLICE_X2Y127         LUT3 (Prop_lut3_I2_O)        0.124     4.926 r  u_ot/_069_/O
                         net (fo=1, routed)           2.509     7.435    u_ot/_015_
    J17                  OBUF (Prop_obuf_I_O)         3.536    10.971 r  u_ot/_194_/O
                         net (fo=0)                   0.000    10.971    Dout[8]
    J17                                                               r  Dout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selXY
                            (input port)
  Destination:            Dout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.656ns  (logic 5.154ns (48.363%)  route 5.503ns (51.637%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  selXY (IN)
                         net (fo=0)                   0.000     0.000    selXY
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  _43_/O
                         net (fo=12, routed)          3.142     4.637    u_ot/selXY
    SLICE_X1Y127         LUT3 (Prop_lut3_I2_O)        0.124     4.761 r  u_ot/_071_/O
                         net (fo=1, routed)           2.360     7.121    u_ot/_006_
    J18                  OBUF (Prop_obuf_I_O)         3.536    10.656 r  u_ot/_186_/O
                         net (fo=0)                   0.000    10.656    Dout[10]
    J18                                                               r  Dout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selXY
                            (input port)
  Destination:            Dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.490ns  (logic 5.111ns (48.725%)  route 5.379ns (51.275%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  selXY (IN)
                         net (fo=0)                   0.000     0.000    selXY
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  _43_/O
                         net (fo=12, routed)          2.674     4.168    u_ot/selXY
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     4.292 r  u_ot/_067_/O
                         net (fo=1, routed)           2.705     6.997    u_ot/_013_
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.490 r  u_ot/_192_/O
                         net (fo=0)                   0.000    10.490    Dout[6]
    K16                                                               r  Dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selXY
                            (input port)
  Destination:            Dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.302ns  (logic 5.184ns (50.322%)  route 5.118ns (49.678%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  selXY (IN)
                         net (fo=0)                   0.000     0.000    selXY
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  _43_/O
                         net (fo=12, routed)          3.005     4.499    u_ot/selXY
    SLICE_X1Y126         LUT3 (Prop_lut3_I2_O)        0.124     4.623 r  u_ot/_066_/O
                         net (fo=1, routed)           2.113     6.736    u_ot/_012_
    A11                  OBUF (Prop_obuf_I_O)         3.566    10.302 r  u_ot/_191_/O
                         net (fo=0)                   0.000    10.302    Dout[5]
    A11                                                               r  Dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selXY
                            (input port)
  Destination:            Dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 5.169ns (50.698%)  route 5.027ns (49.302%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  selXY (IN)
                         net (fo=0)                   0.000     0.000    selXY
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  _43_/O
                         net (fo=12, routed)          2.971     4.465    u_ot/selXY
    SLICE_X4Y128         LUT3 (Prop_lut3_I2_O)        0.124     4.589 r  u_ot/_068_/O
                         net (fo=1, routed)           2.056     6.645    u_ot/_014_
    D12                  OBUF (Prop_obuf_I_O)         3.551    10.195 r  u_ot/_193_/O
                         net (fo=0)                   0.000    10.195    Dout[7]
    D12                                                               r  Dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selXY
                            (input port)
  Destination:            Dout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.976ns  (logic 5.164ns (51.769%)  route 4.811ns (48.231%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  selXY (IN)
                         net (fo=0)                   0.000     0.000    selXY
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  _43_/O
                         net (fo=12, routed)          2.974     4.468    u_ot/selXY
    SLICE_X4Y128         LUT3 (Prop_lut3_I2_O)        0.124     4.592 r  u_ot/_072_/O
                         net (fo=1, routed)           1.837     6.429    u_ot/_007_
    E16                  OBUF (Prop_obuf_I_O)         3.546     9.976 r  u_ot/_187_/O
                         net (fo=0)                   0.000     9.976    Dout[11]
    E16                                                               r  Dout[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selXY
                            (input port)
  Destination:            Dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.967ns  (logic 5.183ns (51.997%)  route 4.784ns (48.003%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  selXY (IN)
                         net (fo=0)                   0.000     0.000    selXY
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  _43_/O
                         net (fo=12, routed)          2.650     4.144    u_ot/selXY
    SLICE_X2Y126         LUT3 (Prop_lut3_I2_O)        0.124     4.268 r  u_ot/_064_/O
                         net (fo=1, routed)           2.134     6.403    u_ot/_010_
    B11                  OBUF (Prop_obuf_I_O)         3.565     9.967 r  u_ot/_189_/O
                         net (fo=0)                   0.000     9.967    Dout[3]
    B11                                                               r  Dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selXY
                            (input port)
  Destination:            Dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.965ns  (logic 5.148ns (51.659%)  route 4.817ns (48.341%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  selXY (IN)
                         net (fo=0)                   0.000     0.000    selXY
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  _43_/O
                         net (fo=12, routed)          2.482     3.976    u_ot/selXY
    SLICE_X2Y125         LUT3 (Prop_lut3_I2_O)        0.124     4.100 r  u_ot/_062_/O
                         net (fo=1, routed)           2.336     6.435    u_ot/_008_
    G13                  OBUF (Prop_obuf_I_O)         3.530     9.965 r  u_ot/_185_/O
                         net (fo=0)                   0.000     9.965    Dout[1]
    G13                                                               r  Dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selXY
                            (input port)
  Destination:            Dout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.964ns  (logic 5.153ns (51.714%)  route 4.811ns (48.286%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  selXY (IN)
                         net (fo=0)                   0.000     0.000    selXY
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  _43_/O
                         net (fo=12, routed)          3.143     4.638    u_ot/selXY
    SLICE_X1Y127         LUT3 (Prop_lut3_I2_O)        0.124     4.762 r  u_ot/_070_/O
                         net (fo=1, routed)           1.668     6.429    u_ot/_016_
    E15                  OBUF (Prop_obuf_I_O)         3.534     9.964 r  u_ot/_195_/O
                         net (fo=0)                   0.000     9.964    Dout[9]
    E15                                                               r  Dout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selXY
                            (input port)
  Destination:            Dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.904ns  (logic 5.161ns (52.111%)  route 4.743ns (47.889%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  selXY (IN)
                         net (fo=0)                   0.000     0.000    selXY
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  _43_/O
                         net (fo=12, routed)          2.680     4.175    u_ot/selXY
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.124     4.299 r  u_ot/_061_/O
                         net (fo=1, routed)           2.063     6.361    u_ot/_005_
    D13                  OBUF (Prop_obuf_I_O)         3.543     9.904 r  u_ot/_184_/O
                         net (fo=0)                   0.000     9.904    Dout[0]
    D13                                                               r  Dout[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[1].u_ce/_297_/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[2].u_ce/_297_/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE                         0.000     0.000 r  genblk1[1].u_ce/_297_/C
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[1].u_ce/_297_/Q
                         net (fo=1, routed)           0.099     0.240    genblk1[2].u_ce/ISin
    SLICE_X1Y111         FDRE                                         r  genblk1[2].u_ce/_297_/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pa/_188_/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[0].u_ce/_297_/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE                         0.000     0.000 r  u_pa/_188_/C
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pa/_188_/Q
                         net (fo=1, routed)           0.112     0.253    genblk1[0].u_ce/ISin
    SLICE_X3Y108         FDRE                                         r  genblk1[0].u_ce/_297_/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].u_ce/_297_/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[1].u_ce/_297_/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE                         0.000     0.000 r  genblk1[0].u_ce/_297_/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[0].u_ce/_297_/Q
                         net (fo=1, routed)           0.116     0.257    genblk1[1].u_ce/ISin
    SLICE_X3Y110         FDRE                                         r  genblk1[1].u_ce/_297_/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_ce/_376_/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[5].u_ce/_326_/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.867%)  route 0.121ns (46.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE                         0.000     0.000 r  genblk1[5].u_ce/_376_/C
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[5].u_ce/_376_/Q
                         net (fo=38, routed)          0.121     0.262    genblk1[5].u_ce/LoadCtl[6]
    SLICE_X6Y119         FDRE                                         r  genblk1[5].u_ce/_326_/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_ce/_376_/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[5].u_ce/_327_/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.867%)  route 0.121ns (46.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE                         0.000     0.000 r  genblk1[5].u_ce/_376_/C
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[5].u_ce/_376_/Q
                         net (fo=38, routed)          0.121     0.262    genblk1[5].u_ce/LoadCtl[6]
    SLICE_X6Y119         FDRE                                         r  genblk1[5].u_ce/_327_/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_ce/_376_/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[5].u_ce/_328_/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.867%)  route 0.121ns (46.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE                         0.000     0.000 r  genblk1[5].u_ce/_376_/C
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[5].u_ce/_376_/Q
                         net (fo=38, routed)          0.121     0.262    genblk1[5].u_ce/LoadCtl[6]
    SLICE_X6Y119         FDRE                                         r  genblk1[5].u_ce/_328_/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_ce/_376_/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[5].u_ce/_329_/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.867%)  route 0.121ns (46.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE                         0.000     0.000 r  genblk1[5].u_ce/_376_/C
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[5].u_ce/_376_/Q
                         net (fo=38, routed)          0.121     0.262    genblk1[5].u_ce/LoadCtl[6]
    SLICE_X6Y119         FDRE                                         r  genblk1[5].u_ce/_329_/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pa/_166_/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pa/_178_/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE                         0.000     0.000 r  u_pa/_166_/C
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pa/_166_/Q
                         net (fo=2, routed)           0.121     0.262    u_pa/_064_[1]
    SLICE_X1Y103         FDRE                                         r  u_pa/_178_/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].u_ce/_376_/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[1].u_ce/_314_/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.351%)  route 0.123ns (46.649%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE                         0.000     0.000 r  genblk1[1].u_ce/_376_/C
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[1].u_ce/_376_/Q
                         net (fo=38, routed)          0.123     0.264    genblk1[1].u_ce/LoadCtl[6]
    SLICE_X6Y106         FDSE                                         r  genblk1[1].u_ce/_314_/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].u_ce/_376_/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[1].u_ce/_315_/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.351%)  route 0.123ns (46.649%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE                         0.000     0.000 r  genblk1[1].u_ce/_376_/C
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[1].u_ce/_376_/Q
                         net (fo=38, routed)          0.123     0.264    genblk1[1].u_ce/LoadCtl[6]
    SLICE_X6Y106         FDRE                                         r  genblk1[1].u_ce/_315_/CE
  -------------------------------------------------------------------    -------------------





