// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Wed May  4 17:17:59 2022
// Host        : DESKTOP-8KAKBPU running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_filter2D_hls_0_0_sim_netlist.v
// Design      : base_filter2D_hls_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit38794_s
   (in,
    ap_done_reg,
    ap_rst_n_inv,
    shiftReg_ce,
    \ap_CS_fsm_reg[11]_0 ,
    sel,
    buff2_reg,
    \ap_CS_fsm_reg[11]_1 ,
    Q,
    buff2_reg_0,
    buff2_reg_1,
    ap_clk,
    ap_rst_n,
    Block_Mat_exit38794_U0_ap_continue,
    col_packets_loc_c_full_n,
    ap_sync_reg_Block_Mat_exit38794_U0_ap_ready,
    Filter2D_U0_ap_start,
    ap_sync_ready);
  output [30:0]in;
  output ap_done_reg;
  output ap_rst_n_inv;
  output shiftReg_ce;
  output [2:0]\ap_CS_fsm_reg[11]_0 ;
  output sel;
  output [31:0]buff2_reg;
  output \ap_CS_fsm_reg[11]_1 ;
  input [31:0]Q;
  input [31:0]buff2_reg_0;
  input [31:0]buff2_reg_1;
  input ap_clk;
  input ap_rst_n;
  input Block_Mat_exit38794_U0_ap_continue;
  input col_packets_loc_c_full_n;
  input ap_sync_reg_Block_Mat_exit38794_U0_ap_ready;
  input Filter2D_U0_ap_start;
  input ap_sync_ready;

  wire Block_Mat_exit38794_U0_ap_continue;
  wire Filter2D_U0_ap_start;
  wire [31:0]Q;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_3__0_n_0 ;
  wire [2:0]\ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[11]_1 ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [6:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire [31:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit38794_U0_ap_ready;
  wire [31:0]buff2_reg;
  wire [31:0]buff2_reg_0;
  wire [31:0]buff2_reg_1;
  wire col_packets_fu_142_p30_carry__0_n_0;
  wire col_packets_fu_142_p30_carry__0_n_1;
  wire col_packets_fu_142_p30_carry__0_n_2;
  wire col_packets_fu_142_p30_carry__0_n_3;
  wire col_packets_fu_142_p30_carry__1_n_0;
  wire col_packets_fu_142_p30_carry__1_n_1;
  wire col_packets_fu_142_p30_carry__1_n_2;
  wire col_packets_fu_142_p30_carry__1_n_3;
  wire col_packets_fu_142_p30_carry__2_n_0;
  wire col_packets_fu_142_p30_carry__2_n_1;
  wire col_packets_fu_142_p30_carry__2_n_2;
  wire col_packets_fu_142_p30_carry__2_n_3;
  wire col_packets_fu_142_p30_carry__3_n_0;
  wire col_packets_fu_142_p30_carry__3_n_1;
  wire col_packets_fu_142_p30_carry__3_n_2;
  wire col_packets_fu_142_p30_carry__3_n_3;
  wire col_packets_fu_142_p30_carry__4_n_0;
  wire col_packets_fu_142_p30_carry__4_n_1;
  wire col_packets_fu_142_p30_carry__4_n_2;
  wire col_packets_fu_142_p30_carry__4_n_3;
  wire col_packets_fu_142_p30_carry__5_n_0;
  wire col_packets_fu_142_p30_carry__5_n_1;
  wire col_packets_fu_142_p30_carry__5_n_2;
  wire col_packets_fu_142_p30_carry__5_n_3;
  wire col_packets_fu_142_p30_carry__6_n_2;
  wire col_packets_fu_142_p30_carry_n_0;
  wire col_packets_fu_142_p30_carry_n_1;
  wire col_packets_fu_142_p30_carry_n_2;
  wire col_packets_fu_142_p30_carry_n_3;
  wire col_packets_loc_c_full_n;
  wire [31:0]\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 ;
  wire filter2D_hls_mul_bkb_U1_n_31;
  wire filter2D_hls_mul_bkb_U1_n_33;
  wire filter2D_hls_mul_bkb_U1_n_34;
  wire filter2D_hls_mul_bkb_U1_n_35;
  wire filter2D_hls_mul_bkb_U1_n_36;
  wire filter2D_hls_mul_bkb_U1_n_37;
  wire filter2D_hls_mul_bkb_U1_n_38;
  wire filter2D_hls_mul_bkb_U1_n_39;
  wire filter2D_hls_mul_bkb_U1_n_40;
  wire filter2D_hls_mul_bkb_U1_n_41;
  wire filter2D_hls_mul_bkb_U1_n_42;
  wire filter2D_hls_mul_bkb_U1_n_43;
  wire filter2D_hls_mul_bkb_U1_n_44;
  wire filter2D_hls_mul_bkb_U1_n_45;
  wire filter2D_hls_mul_bkb_U1_n_46;
  wire filter2D_hls_mul_bkb_U1_n_47;
  wire filter2D_hls_mul_bkb_U1_n_48;
  wire filter2D_hls_mul_bkb_U1_n_49;
  wire filter2D_hls_mul_bkb_U1_n_50;
  wire filter2D_hls_mul_bkb_U1_n_51;
  wire filter2D_hls_mul_bkb_U1_n_52;
  wire filter2D_hls_mul_bkb_U1_n_53;
  wire filter2D_hls_mul_bkb_U1_n_54;
  wire filter2D_hls_mul_bkb_U1_n_55;
  wire filter2D_hls_mul_bkb_U1_n_56;
  wire filter2D_hls_mul_bkb_U1_n_57;
  wire filter2D_hls_mul_bkb_U1_n_58;
  wire filter2D_hls_mul_bkb_U1_n_59;
  wire filter2D_hls_mul_bkb_U1_n_60;
  wire filter2D_hls_mul_bkb_U1_n_61;
  wire filter2D_hls_mul_bkb_U1_n_62;
  wire filter2D_hls_mul_bkb_U1_n_63;
  wire filter2D_hls_mul_cud_U2_n_0;
  wire filter2D_hls_mul_cud_U2_n_1;
  wire filter2D_hls_mul_cud_U2_n_10;
  wire filter2D_hls_mul_cud_U2_n_11;
  wire filter2D_hls_mul_cud_U2_n_12;
  wire filter2D_hls_mul_cud_U2_n_13;
  wire filter2D_hls_mul_cud_U2_n_14;
  wire filter2D_hls_mul_cud_U2_n_2;
  wire filter2D_hls_mul_cud_U2_n_3;
  wire filter2D_hls_mul_cud_U2_n_4;
  wire filter2D_hls_mul_cud_U2_n_47;
  wire filter2D_hls_mul_cud_U2_n_48;
  wire filter2D_hls_mul_cud_U2_n_49;
  wire filter2D_hls_mul_cud_U2_n_5;
  wire filter2D_hls_mul_cud_U2_n_50;
  wire filter2D_hls_mul_cud_U2_n_51;
  wire filter2D_hls_mul_cud_U2_n_52;
  wire filter2D_hls_mul_cud_U2_n_53;
  wire filter2D_hls_mul_cud_U2_n_54;
  wire filter2D_hls_mul_cud_U2_n_55;
  wire filter2D_hls_mul_cud_U2_n_56;
  wire filter2D_hls_mul_cud_U2_n_57;
  wire filter2D_hls_mul_cud_U2_n_58;
  wire filter2D_hls_mul_cud_U2_n_59;
  wire filter2D_hls_mul_cud_U2_n_6;
  wire filter2D_hls_mul_cud_U2_n_60;
  wire filter2D_hls_mul_cud_U2_n_61;
  wire filter2D_hls_mul_cud_U2_n_62;
  wire filter2D_hls_mul_cud_U2_n_63;
  wire filter2D_hls_mul_cud_U2_n_7;
  wire filter2D_hls_mul_cud_U2_n_8;
  wire filter2D_hls_mul_cud_U2_n_9;
  wire [30:0]in;
  wire [29:0]p_0_in;
  wire [31:2]p_neg_i_fu_114_p2;
  wire p_neg_i_fu_114_p2_carry__0_n_0;
  wire p_neg_i_fu_114_p2_carry__0_n_1;
  wire p_neg_i_fu_114_p2_carry__0_n_2;
  wire p_neg_i_fu_114_p2_carry__0_n_3;
  wire p_neg_i_fu_114_p2_carry__1_n_0;
  wire p_neg_i_fu_114_p2_carry__1_n_1;
  wire p_neg_i_fu_114_p2_carry__1_n_2;
  wire p_neg_i_fu_114_p2_carry__1_n_3;
  wire p_neg_i_fu_114_p2_carry__2_n_0;
  wire p_neg_i_fu_114_p2_carry__2_n_1;
  wire p_neg_i_fu_114_p2_carry__2_n_2;
  wire p_neg_i_fu_114_p2_carry__2_n_3;
  wire p_neg_i_fu_114_p2_carry__3_n_0;
  wire p_neg_i_fu_114_p2_carry__3_n_1;
  wire p_neg_i_fu_114_p2_carry__3_n_2;
  wire p_neg_i_fu_114_p2_carry__3_n_3;
  wire p_neg_i_fu_114_p2_carry__4_n_0;
  wire p_neg_i_fu_114_p2_carry__4_n_1;
  wire p_neg_i_fu_114_p2_carry__4_n_2;
  wire p_neg_i_fu_114_p2_carry__4_n_3;
  wire p_neg_i_fu_114_p2_carry__5_n_0;
  wire p_neg_i_fu_114_p2_carry__5_n_1;
  wire p_neg_i_fu_114_p2_carry__5_n_2;
  wire p_neg_i_fu_114_p2_carry__5_n_3;
  wire p_neg_i_fu_114_p2_carry__6_n_1;
  wire p_neg_i_fu_114_p2_carry__6_n_2;
  wire p_neg_i_fu_114_p2_carry__6_n_3;
  wire p_neg_i_fu_114_p2_carry_n_0;
  wire p_neg_i_fu_114_p2_carry_n_1;
  wire p_neg_i_fu_114_p2_carry_n_2;
  wire p_neg_i_fu_114_p2_carry_n_3;
  wire [29:1]p_neg_t_i_fu_133_p2;
  wire sel;
  wire shiftReg_ce;
  wire [3:0]NLW_col_packets_fu_142_p30_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_col_packets_fu_142_p30_carry__6_O_UNCONNECTED;
  wire [1:0]NLW_p_neg_i_fu_114_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_p_neg_i_fu_114_p2_carry__6_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(Block_Mat_exit38794_U0_ap_continue),
        .I1(\ap_CS_fsm_reg[11]_0 [2]),
        .I2(ap_done_reg),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFFAAEFAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg[11]_0 [2]),
        .I1(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready),
        .I2(Filter2D_U0_ap_start),
        .I3(\ap_CS_fsm_reg[11]_0 [0]),
        .I4(ap_done_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I1(\ap_CS_fsm[1]_i_3__0_n_0 ),
        .I2(filter2D_hls_mul_bkb_U1_n_31),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm_reg_n_0_[4] ),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_0_[8] ),
        .I1(\ap_CS_fsm_reg_n_0_[7] ),
        .I2(\ap_CS_fsm_reg_n_0_[9] ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\ap_CS_fsm_reg_n_0_[10] ),
        .I1(\ap_CS_fsm_reg[11]_0 [2]),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm_reg[11]_0 [1]),
        .O(\ap_CS_fsm[1]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[5] ),
        .I1(col_packets_loc_c_full_n),
        .I2(\ap_CS_fsm_reg[11]_0 [1]),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(\ap_CS_fsm_reg[11]_0 [1]),
        .I1(col_packets_loc_c_full_n),
        .O(sel));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[11]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg[11]_0 [2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg[11]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1
       (.I0(Block_Mat_exit38794_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(\ap_CS_fsm_reg[11]_0 [2]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_63),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_53),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_52),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_51),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_50),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_49),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_48),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_47),
        .Q(ap_return_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_14),
        .Q(ap_return_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_13),
        .Q(ap_return_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_12),
        .Q(ap_return_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_62),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_11),
        .Q(ap_return_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_10),
        .Q(ap_return_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_9),
        .Q(ap_return_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_8),
        .Q(ap_return_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_7),
        .Q(ap_return_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_6),
        .Q(ap_return_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_5),
        .Q(ap_return_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_4),
        .Q(ap_return_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_3),
        .Q(ap_return_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_2),
        .Q(ap_return_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_61),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_1),
        .Q(ap_return_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_0),
        .Q(ap_return_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_60),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_59),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_58),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_57),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_56),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_55),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [2]),
        .D(filter2D_hls_mul_cud_U2_n_54),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_i_1
       (.I0(\ap_CS_fsm_reg[11]_0 [2]),
        .I1(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(Filter2D_U0_ap_start),
        .O(\ap_CS_fsm_reg[11]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_10
       (.I0(p_neg_t_i_fu_133_p2[21]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [23]),
        .O(in[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_11
       (.I0(p_neg_t_i_fu_133_p2[20]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [22]),
        .O(in[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_12
       (.I0(p_neg_t_i_fu_133_p2[19]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [21]),
        .O(in[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_13
       (.I0(p_neg_t_i_fu_133_p2[18]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [20]),
        .O(in[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_14
       (.I0(p_neg_t_i_fu_133_p2[17]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [19]),
        .O(in[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_15
       (.I0(p_neg_t_i_fu_133_p2[16]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [18]),
        .O(in[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_16
       (.I0(p_neg_t_i_fu_133_p2[15]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [17]),
        .O(in[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_17
       (.I0(p_neg_t_i_fu_133_p2[14]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [16]),
        .O(in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_18
       (.I0(p_neg_t_i_fu_133_p2[13]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [15]),
        .O(in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_19
       (.I0(p_neg_t_i_fu_133_p2[12]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [14]),
        .O(in[12]));
  LUT2 #(
    .INIT(4'h8)) 
    b_inferred_i_2
       (.I0(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I1(p_neg_t_i_fu_133_p2[29]),
        .O(in[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_20
       (.I0(p_neg_t_i_fu_133_p2[11]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [13]),
        .O(in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_21
       (.I0(p_neg_t_i_fu_133_p2[10]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [12]),
        .O(in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_22
       (.I0(p_neg_t_i_fu_133_p2[9]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [11]),
        .O(in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_23
       (.I0(p_neg_t_i_fu_133_p2[8]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [10]),
        .O(in[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_24
       (.I0(p_neg_t_i_fu_133_p2[7]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [9]),
        .O(in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_25
       (.I0(p_neg_t_i_fu_133_p2[6]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [8]),
        .O(in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_26
       (.I0(p_neg_t_i_fu_133_p2[5]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [7]),
        .O(in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_27
       (.I0(p_neg_t_i_fu_133_p2[4]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [6]),
        .O(in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_28
       (.I0(p_neg_t_i_fu_133_p2[3]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [5]),
        .O(in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_29
       (.I0(p_neg_t_i_fu_133_p2[2]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [4]),
        .O(in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_3
       (.I0(p_neg_t_i_fu_133_p2[28]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [30]),
        .O(in[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_30
       (.I0(p_neg_t_i_fu_133_p2[1]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [3]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_31
       (.I0(p_neg_i_fu_114_p2[2]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [2]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_4
       (.I0(p_neg_t_i_fu_133_p2[27]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [29]),
        .O(in[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_5
       (.I0(p_neg_t_i_fu_133_p2[26]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [28]),
        .O(in[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_6
       (.I0(p_neg_t_i_fu_133_p2[25]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [27]),
        .O(in[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_7
       (.I0(p_neg_t_i_fu_133_p2[24]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [26]),
        .O(in[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_8
       (.I0(p_neg_t_i_fu_133_p2[23]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [25]),
        .O(in[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_9
       (.I0(p_neg_t_i_fu_133_p2[22]),
        .I1(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [24]),
        .O(in[22]));
  CARRY4 col_packets_fu_142_p30_carry
       (.CI(1'b0),
        .CO({col_packets_fu_142_p30_carry_n_0,col_packets_fu_142_p30_carry_n_1,col_packets_fu_142_p30_carry_n_2,col_packets_fu_142_p30_carry_n_3}),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 col_packets_fu_142_p30_carry__0
       (.CI(col_packets_fu_142_p30_carry_n_0),
        .CO({col_packets_fu_142_p30_carry__0_n_0,col_packets_fu_142_p30_carry__0_n_1,col_packets_fu_142_p30_carry__0_n_2,col_packets_fu_142_p30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[8:5]),
        .S(p_0_in[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__0_i_1
       (.I0(p_neg_i_fu_114_p2[10]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__0_i_2
       (.I0(p_neg_i_fu_114_p2[9]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__0_i_3
       (.I0(p_neg_i_fu_114_p2[8]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__0_i_4
       (.I0(p_neg_i_fu_114_p2[7]),
        .O(p_0_in[5]));
  CARRY4 col_packets_fu_142_p30_carry__1
       (.CI(col_packets_fu_142_p30_carry__0_n_0),
        .CO({col_packets_fu_142_p30_carry__1_n_0,col_packets_fu_142_p30_carry__1_n_1,col_packets_fu_142_p30_carry__1_n_2,col_packets_fu_142_p30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[12:9]),
        .S(p_0_in[12:9]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__1_i_1
       (.I0(p_neg_i_fu_114_p2[14]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__1_i_2
       (.I0(p_neg_i_fu_114_p2[13]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__1_i_3
       (.I0(p_neg_i_fu_114_p2[12]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__1_i_4
       (.I0(p_neg_i_fu_114_p2[11]),
        .O(p_0_in[9]));
  CARRY4 col_packets_fu_142_p30_carry__2
       (.CI(col_packets_fu_142_p30_carry__1_n_0),
        .CO({col_packets_fu_142_p30_carry__2_n_0,col_packets_fu_142_p30_carry__2_n_1,col_packets_fu_142_p30_carry__2_n_2,col_packets_fu_142_p30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[16:13]),
        .S(p_0_in[16:13]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__2_i_1
       (.I0(p_neg_i_fu_114_p2[18]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__2_i_2
       (.I0(p_neg_i_fu_114_p2[17]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__2_i_3
       (.I0(p_neg_i_fu_114_p2[16]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__2_i_4
       (.I0(p_neg_i_fu_114_p2[15]),
        .O(p_0_in[13]));
  CARRY4 col_packets_fu_142_p30_carry__3
       (.CI(col_packets_fu_142_p30_carry__2_n_0),
        .CO({col_packets_fu_142_p30_carry__3_n_0,col_packets_fu_142_p30_carry__3_n_1,col_packets_fu_142_p30_carry__3_n_2,col_packets_fu_142_p30_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[20:17]),
        .S(p_0_in[20:17]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__3_i_1
       (.I0(p_neg_i_fu_114_p2[22]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__3_i_2
       (.I0(p_neg_i_fu_114_p2[21]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__3_i_3
       (.I0(p_neg_i_fu_114_p2[20]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__3_i_4
       (.I0(p_neg_i_fu_114_p2[19]),
        .O(p_0_in[17]));
  CARRY4 col_packets_fu_142_p30_carry__4
       (.CI(col_packets_fu_142_p30_carry__3_n_0),
        .CO({col_packets_fu_142_p30_carry__4_n_0,col_packets_fu_142_p30_carry__4_n_1,col_packets_fu_142_p30_carry__4_n_2,col_packets_fu_142_p30_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[24:21]),
        .S(p_0_in[24:21]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__4_i_1
       (.I0(p_neg_i_fu_114_p2[26]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__4_i_2
       (.I0(p_neg_i_fu_114_p2[25]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__4_i_3
       (.I0(p_neg_i_fu_114_p2[24]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__4_i_4
       (.I0(p_neg_i_fu_114_p2[23]),
        .O(p_0_in[21]));
  CARRY4 col_packets_fu_142_p30_carry__5
       (.CI(col_packets_fu_142_p30_carry__4_n_0),
        .CO({col_packets_fu_142_p30_carry__5_n_0,col_packets_fu_142_p30_carry__5_n_1,col_packets_fu_142_p30_carry__5_n_2,col_packets_fu_142_p30_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[28:25]),
        .S(p_0_in[28:25]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__5_i_1
       (.I0(p_neg_i_fu_114_p2[30]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__5_i_2
       (.I0(p_neg_i_fu_114_p2[29]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__5_i_3
       (.I0(p_neg_i_fu_114_p2[28]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__5_i_4
       (.I0(p_neg_i_fu_114_p2[27]),
        .O(p_0_in[25]));
  CARRY4 col_packets_fu_142_p30_carry__6
       (.CI(col_packets_fu_142_p30_carry__5_n_0),
        .CO({NLW_col_packets_fu_142_p30_carry__6_CO_UNCONNECTED[3:2],col_packets_fu_142_p30_carry__6_n_2,NLW_col_packets_fu_142_p30_carry__6_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_col_packets_fu_142_p30_carry__6_O_UNCONNECTED[3:1],p_neg_t_i_fu_133_p2[29]}),
        .S({1'b0,1'b0,1'b1,p_0_in[29]}));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__6_i_1
       (.I0(p_neg_i_fu_114_p2[31]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry_i_1
       (.I0(p_neg_i_fu_114_p2[2]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry_i_2
       (.I0(p_neg_i_fu_114_p2[6]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry_i_3
       (.I0(p_neg_i_fu_114_p2[5]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry_i_4
       (.I0(p_neg_i_fu_114_p2[4]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry_i_5
       (.I0(p_neg_i_fu_114_p2[3]),
        .O(p_0_in[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_bkb filter2D_hls_mul_bkb_U1
       (.CO(col_packets_fu_142_p30_carry__6_n_2),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Q(Q),
        .S({filter2D_hls_mul_bkb_U1_n_33,filter2D_hls_mul_bkb_U1_n_34,filter2D_hls_mul_bkb_U1_n_35}),
        .ap_clk(ap_clk),
        .ap_sync_reg_Block_Mat_exit38794_U0_ap_ready(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg(filter2D_hls_mul_bkb_U1_n_31),
        .buff2_reg({\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [31:2],\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [0]}),
        .\buff2_reg[11] ({filter2D_hls_mul_bkb_U1_n_40,filter2D_hls_mul_bkb_U1_n_41,filter2D_hls_mul_bkb_U1_n_42,filter2D_hls_mul_bkb_U1_n_43}),
        .\buff2_reg[15] ({filter2D_hls_mul_bkb_U1_n_44,filter2D_hls_mul_bkb_U1_n_45,filter2D_hls_mul_bkb_U1_n_46,filter2D_hls_mul_bkb_U1_n_47}),
        .\buff2_reg[7] ({filter2D_hls_mul_bkb_U1_n_36,filter2D_hls_mul_bkb_U1_n_37,filter2D_hls_mul_bkb_U1_n_38,filter2D_hls_mul_bkb_U1_n_39}),
        .buff2_reg_0({filter2D_hls_mul_bkb_U1_n_48,filter2D_hls_mul_bkb_U1_n_49,filter2D_hls_mul_bkb_U1_n_50,filter2D_hls_mul_bkb_U1_n_51}),
        .buff2_reg_1({filter2D_hls_mul_bkb_U1_n_52,filter2D_hls_mul_bkb_U1_n_53,filter2D_hls_mul_bkb_U1_n_54,filter2D_hls_mul_bkb_U1_n_55}),
        .buff2_reg_2({filter2D_hls_mul_bkb_U1_n_56,filter2D_hls_mul_bkb_U1_n_57,filter2D_hls_mul_bkb_U1_n_58,filter2D_hls_mul_bkb_U1_n_59}),
        .buff2_reg_3({filter2D_hls_mul_bkb_U1_n_60,filter2D_hls_mul_bkb_U1_n_61,filter2D_hls_mul_bkb_U1_n_62,filter2D_hls_mul_bkb_U1_n_63}),
        .buff2_reg_4(buff2_reg_0),
        .buff2_reg_5({\ap_CS_fsm_reg_n_0_[4] ,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg[11]_0 [0]}),
        .buff2_reg_6(ap_done_reg),
        .in(in[30]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_cud filter2D_hls_mul_cud_U2
       (.P({filter2D_hls_mul_cud_U2_n_0,filter2D_hls_mul_cud_U2_n_1,filter2D_hls_mul_cud_U2_n_2,filter2D_hls_mul_cud_U2_n_3,filter2D_hls_mul_cud_U2_n_4,filter2D_hls_mul_cud_U2_n_5,filter2D_hls_mul_cud_U2_n_6,filter2D_hls_mul_cud_U2_n_7,filter2D_hls_mul_cud_U2_n_8,filter2D_hls_mul_cud_U2_n_9,filter2D_hls_mul_cud_U2_n_10,filter2D_hls_mul_cud_U2_n_11,filter2D_hls_mul_cud_U2_n_12,filter2D_hls_mul_cud_U2_n_13,filter2D_hls_mul_cud_U2_n_14}),
        .Q(\ap_CS_fsm_reg[11]_0 [2]),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .buff2_reg(buff2_reg),
        .\buff2_reg[16] ({filter2D_hls_mul_cud_U2_n_47,filter2D_hls_mul_cud_U2_n_48,filter2D_hls_mul_cud_U2_n_49,filter2D_hls_mul_cud_U2_n_50,filter2D_hls_mul_cud_U2_n_51,filter2D_hls_mul_cud_U2_n_52,filter2D_hls_mul_cud_U2_n_53,filter2D_hls_mul_cud_U2_n_54,filter2D_hls_mul_cud_U2_n_55,filter2D_hls_mul_cud_U2_n_56,filter2D_hls_mul_cud_U2_n_57,filter2D_hls_mul_cud_U2_n_58,filter2D_hls_mul_cud_U2_n_59,filter2D_hls_mul_cud_U2_n_60,filter2D_hls_mul_cud_U2_n_61,filter2D_hls_mul_cud_U2_n_62,filter2D_hls_mul_cud_U2_n_63}),
        .buff2_reg_0(buff2_reg_1),
        .in(in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry
       (.CI(1'b0),
        .CO({p_neg_i_fu_114_p2_carry_n_0,p_neg_i_fu_114_p2_carry_n_1,p_neg_i_fu_114_p2_carry_n_2,p_neg_i_fu_114_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({p_neg_i_fu_114_p2[3:2],NLW_p_neg_i_fu_114_p2_carry_O_UNCONNECTED[1:0]}),
        .S({filter2D_hls_mul_bkb_U1_n_33,filter2D_hls_mul_bkb_U1_n_34,filter2D_hls_mul_bkb_U1_n_35,\filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__0
       (.CI(p_neg_i_fu_114_p2_carry_n_0),
        .CO({p_neg_i_fu_114_p2_carry__0_n_0,p_neg_i_fu_114_p2_carry__0_n_1,p_neg_i_fu_114_p2_carry__0_n_2,p_neg_i_fu_114_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[7:4]),
        .S({filter2D_hls_mul_bkb_U1_n_36,filter2D_hls_mul_bkb_U1_n_37,filter2D_hls_mul_bkb_U1_n_38,filter2D_hls_mul_bkb_U1_n_39}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__1
       (.CI(p_neg_i_fu_114_p2_carry__0_n_0),
        .CO({p_neg_i_fu_114_p2_carry__1_n_0,p_neg_i_fu_114_p2_carry__1_n_1,p_neg_i_fu_114_p2_carry__1_n_2,p_neg_i_fu_114_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[11:8]),
        .S({filter2D_hls_mul_bkb_U1_n_40,filter2D_hls_mul_bkb_U1_n_41,filter2D_hls_mul_bkb_U1_n_42,filter2D_hls_mul_bkb_U1_n_43}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__2
       (.CI(p_neg_i_fu_114_p2_carry__1_n_0),
        .CO({p_neg_i_fu_114_p2_carry__2_n_0,p_neg_i_fu_114_p2_carry__2_n_1,p_neg_i_fu_114_p2_carry__2_n_2,p_neg_i_fu_114_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[15:12]),
        .S({filter2D_hls_mul_bkb_U1_n_44,filter2D_hls_mul_bkb_U1_n_45,filter2D_hls_mul_bkb_U1_n_46,filter2D_hls_mul_bkb_U1_n_47}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__3
       (.CI(p_neg_i_fu_114_p2_carry__2_n_0),
        .CO({p_neg_i_fu_114_p2_carry__3_n_0,p_neg_i_fu_114_p2_carry__3_n_1,p_neg_i_fu_114_p2_carry__3_n_2,p_neg_i_fu_114_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[19:16]),
        .S({filter2D_hls_mul_bkb_U1_n_48,filter2D_hls_mul_bkb_U1_n_49,filter2D_hls_mul_bkb_U1_n_50,filter2D_hls_mul_bkb_U1_n_51}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__4
       (.CI(p_neg_i_fu_114_p2_carry__3_n_0),
        .CO({p_neg_i_fu_114_p2_carry__4_n_0,p_neg_i_fu_114_p2_carry__4_n_1,p_neg_i_fu_114_p2_carry__4_n_2,p_neg_i_fu_114_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[23:20]),
        .S({filter2D_hls_mul_bkb_U1_n_52,filter2D_hls_mul_bkb_U1_n_53,filter2D_hls_mul_bkb_U1_n_54,filter2D_hls_mul_bkb_U1_n_55}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__5
       (.CI(p_neg_i_fu_114_p2_carry__4_n_0),
        .CO({p_neg_i_fu_114_p2_carry__5_n_0,p_neg_i_fu_114_p2_carry__5_n_1,p_neg_i_fu_114_p2_carry__5_n_2,p_neg_i_fu_114_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[27:24]),
        .S({filter2D_hls_mul_bkb_U1_n_56,filter2D_hls_mul_bkb_U1_n_57,filter2D_hls_mul_bkb_U1_n_58,filter2D_hls_mul_bkb_U1_n_59}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__6
       (.CI(p_neg_i_fu_114_p2_carry__5_n_0),
        .CO({NLW_p_neg_i_fu_114_p2_carry__6_CO_UNCONNECTED[3],p_neg_i_fu_114_p2_carry__6_n_1,p_neg_i_fu_114_p2_carry__6_n_2,p_neg_i_fu_114_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[31:28]),
        .S({filter2D_hls_mul_bkb_U1_n_60,filter2D_hls_mul_bkb_U1_n_61,filter2D_hls_mul_bkb_U1_n_62,filter2D_hls_mul_bkb_U1_n_63}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_filter2D
   (ADDRBWRADDR,
    tmp_50_reg_1900,
    Filter2D_U0_p_kernel_val_2_V_2_read,
    tmp_7_reg_1860,
    \p_assign_6_2_i_reg_1832_reg[0]_0 ,
    tmp_45_reg_1850,
    tmp_31_fu_764_p3,
    \ImagLoc_x_reg_1894_reg[0]_0 ,
    \p_assign_6_1_i_reg_1814_reg[1]_0 ,
    tmp_37_fu_843_p3,
    \p_assign_6_1_i_reg_1814_reg[0]_0 ,
    Q,
    tmp_33_fu_806_p3,
    \p_p2_i_i_i_reg_1906_reg[1]_0 ,
    \p_assign_7_1_i_reg_1827_reg[1]_0 ,
    \mOutPtr_reg[0] ,
    Filter2D_U0_p_src_data_stream_V_read,
    \ap_CS_fsm_reg[0]_0 ,
    shiftReg_ce,
    \ImagLoc_x_reg_1894_reg[10]_0 ,
    \p_p2_i_i_i_reg_1906_reg[2]_0 ,
    \p_p2_i_i_i_reg_1906_reg[3]_0 ,
    \p_p2_i_i_i_reg_1906_reg[4]_0 ,
    \p_p2_i_i_i_reg_1906_reg[5]_0 ,
    \p_p2_i_i_i_reg_1906_reg[6]_0 ,
    \p_p2_i_i_i_reg_1906_reg[7]_0 ,
    \p_p2_i_i_i_reg_1906_reg[8]_0 ,
    \p_p2_i_i_i_reg_1906_reg[9]_0 ,
    \p_p2_i_i_i_reg_1906_reg[10]_0 ,
    \t_V_1_reg_486_reg[10]_0 ,
    \p_assign_6_1_i_reg_1814_reg[10]_0 ,
    \p_assign_6_2_i_reg_1832_reg[10]_0 ,
    \tmp_118_i_reg_1796_reg[10]_0 ,
    ap_rst_n_0,
    \not_i_i_i_i_reg_2130_reg[0]_0 ,
    \not_i_i_i_i_reg_2130_reg[0]_1 ,
    \not_i_i_i_i_reg_2130_reg[0]_2 ,
    \not_i_i_i_i_reg_2130_reg[0]_3 ,
    \not_i_i_i_i_reg_2130_reg[0]_4 ,
    \not_i_i_i_i_reg_2130_reg[0]_5 ,
    \not_i_i_i_i_reg_2130_reg[0]_6 ,
    \not_i_i_i_i_reg_2130_reg[0]_7 ,
    \tmp_3_reg_1855_reg[1]_0 ,
    ap_clk,
    ap_rst_n_inv,
    out,
    row_assign_8_2_t_i_fu_974_p2,
    tmp21_reg_2058_reg_0,
    r_V_2_0_i_reg_2032_reg_0,
    p_Val2_4_0_1_i_reg_2052_reg_0,
    tmp_46_fu_965_p2,
    r_V_2_2_1_i_reg_2047_reg_0,
    tmp26_reg_2064_reg_0,
    p,
    r_V_2_1_2_i_reg_2074_reg_0,
    r_V_2_2_2_i_reg_2109_reg_0,
    S,
    \icmp_reg_1776_reg[0]_0 ,
    DI,
    \brmerge_i_reg_1930_reg[0]_0 ,
    \brmerge_i_reg_1930_reg[0]_1 ,
    \tmp_2_i_reg_1767_reg[0]_0 ,
    \tmp_2_i_reg_1767_reg[0]_1 ,
    \tmp_2_i_reg_1767_reg[0]_2 ,
    \tmp_115_i_reg_1789_reg[0]_0 ,
    \tmp_115_i_reg_1789_reg[0]_1 ,
    \tmp_115_i_reg_1789_reg[0]_2 ,
    \x_reg_1920_reg[4]_0 ,
    \x_reg_1920_reg[8]_0 ,
    \x_reg_1920_reg[10]_0 ,
    tmp_8_i_fu_1071_p2_carry__0_0,
    \x_reg_1920_reg[10]_1 ,
    \x_reg_1920_reg[10]_2 ,
    tmp_120_1_i_fu_819_p2_carry__0_0,
    \tmp_3_reg_1855_reg[1]_1 ,
    \tmp_3_reg_1855_reg[1]_2 ,
    tmp_120_i_fu_777_p2_carry__0_0,
    \tmp_45_reg_1850_reg[1]_0 ,
    \tmp_45_reg_1850_reg[1]_1 ,
    tmp_120_2_i_fu_856_p2_carry__0_0,
    \tmp_7_reg_1860_reg[1]_0 ,
    \tmp_7_reg_1860_reg[1]_1 ,
    \row_assign_8_2_t_i_reg_1880_reg[0]_0 ,
    shiftReg_ce_0,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_1 ,
    p_0,
    kernel_val_0_V_2_c_empty_n,
    kernel_val_2_V_0_c_empty_n,
    kernel_val_2_V_2_c_empty_n,
    kernel_val_1_V_2_c_empty_n,
    g_img_0_data_stream_s_empty_n,
    g_img_1_data_stream_s_full_n,
    tmp_132_i_fu_796_p2_carry__0_0,
    exitcond389_i_i_fu_650_p2_carry_0,
    tmp_6_i_fu_1058_p2_carry__0_0,
    \tmp_3_reg_1855_reg[1]_3 ,
    \tmp_7_reg_1860_reg[1]_2 ,
    shiftReg_ce_1,
    D,
    \col_assign_1_t_i_reg_1943_reg[1]_0 ,
    \reg_497_reg[7]_0 );
  output [1:0]ADDRBWRADDR;
  output tmp_50_reg_1900;
  output Filter2D_U0_p_kernel_val_2_V_2_read;
  output [1:0]tmp_7_reg_1860;
  output [0:0]\p_assign_6_2_i_reg_1832_reg[0]_0 ;
  output [0:0]tmp_45_reg_1850;
  output tmp_31_fu_764_p3;
  output \ImagLoc_x_reg_1894_reg[0]_0 ;
  output \p_assign_6_1_i_reg_1814_reg[1]_0 ;
  output tmp_37_fu_843_p3;
  output [0:0]\p_assign_6_1_i_reg_1814_reg[0]_0 ;
  output [10:0]Q;
  output tmp_33_fu_806_p3;
  output \p_p2_i_i_i_reg_1906_reg[1]_0 ;
  output [0:0]\p_assign_7_1_i_reg_1827_reg[1]_0 ;
  output \mOutPtr_reg[0] ;
  output Filter2D_U0_p_src_data_stream_V_read;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output shiftReg_ce;
  output [9:0]\ImagLoc_x_reg_1894_reg[10]_0 ;
  output \p_p2_i_i_i_reg_1906_reg[2]_0 ;
  output \p_p2_i_i_i_reg_1906_reg[3]_0 ;
  output \p_p2_i_i_i_reg_1906_reg[4]_0 ;
  output \p_p2_i_i_i_reg_1906_reg[5]_0 ;
  output \p_p2_i_i_i_reg_1906_reg[6]_0 ;
  output \p_p2_i_i_i_reg_1906_reg[7]_0 ;
  output \p_p2_i_i_i_reg_1906_reg[8]_0 ;
  output \p_p2_i_i_i_reg_1906_reg[9]_0 ;
  output [0:0]\p_p2_i_i_i_reg_1906_reg[10]_0 ;
  output [10:0]\t_V_1_reg_486_reg[10]_0 ;
  output [8:0]\p_assign_6_1_i_reg_1814_reg[10]_0 ;
  output [9:0]\p_assign_6_2_i_reg_1832_reg[10]_0 ;
  output [8:0]\tmp_118_i_reg_1796_reg[10]_0 ;
  output ap_rst_n_0;
  output \not_i_i_i_i_reg_2130_reg[0]_0 ;
  output \not_i_i_i_i_reg_2130_reg[0]_1 ;
  output \not_i_i_i_i_reg_2130_reg[0]_2 ;
  output \not_i_i_i_i_reg_2130_reg[0]_3 ;
  output \not_i_i_i_i_reg_2130_reg[0]_4 ;
  output \not_i_i_i_i_reg_2130_reg[0]_5 ;
  output \not_i_i_i_i_reg_2130_reg[0]_6 ;
  output \not_i_i_i_i_reg_2130_reg[0]_7 ;
  output [1:0]\tmp_3_reg_1855_reg[1]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]out;
  input [0:0]row_assign_8_2_t_i_fu_974_p2;
  input [7:0]tmp21_reg_2058_reg_0;
  input [7:0]r_V_2_0_i_reg_2032_reg_0;
  input [7:0]p_Val2_4_0_1_i_reg_2052_reg_0;
  input [0:0]tmp_46_fu_965_p2;
  input [7:0]r_V_2_2_1_i_reg_2047_reg_0;
  input [7:0]tmp26_reg_2064_reg_0;
  input [7:0]p;
  input [7:0]r_V_2_1_2_i_reg_2074_reg_0;
  input [7:0]r_V_2_2_2_i_reg_2109_reg_0;
  input [3:0]S;
  input [2:0]\icmp_reg_1776_reg[0]_0 ;
  input [3:0]DI;
  input [0:0]\brmerge_i_reg_1930_reg[0]_0 ;
  input [0:0]\brmerge_i_reg_1930_reg[0]_1 ;
  input [0:0]\tmp_2_i_reg_1767_reg[0]_0 ;
  input [2:0]\tmp_2_i_reg_1767_reg[0]_1 ;
  input [0:0]\tmp_2_i_reg_1767_reg[0]_2 ;
  input [0:0]\tmp_115_i_reg_1789_reg[0]_0 ;
  input [2:0]\tmp_115_i_reg_1789_reg[0]_1 ;
  input [0:0]\tmp_115_i_reg_1789_reg[0]_2 ;
  input [2:0]\x_reg_1920_reg[4]_0 ;
  input [3:0]\x_reg_1920_reg[8]_0 ;
  input [0:0]\x_reg_1920_reg[10]_0 ;
  input [3:0]tmp_8_i_fu_1071_p2_carry__0_0;
  input [1:0]\x_reg_1920_reg[10]_1 ;
  input [0:0]\x_reg_1920_reg[10]_2 ;
  input [3:0]tmp_120_1_i_fu_819_p2_carry__0_0;
  input [1:0]\tmp_3_reg_1855_reg[1]_1 ;
  input [0:0]\tmp_3_reg_1855_reg[1]_2 ;
  input [3:0]tmp_120_i_fu_777_p2_carry__0_0;
  input [1:0]\tmp_45_reg_1850_reg[1]_0 ;
  input [0:0]\tmp_45_reg_1850_reg[1]_1 ;
  input [3:0]tmp_120_2_i_fu_856_p2_carry__0_0;
  input [1:0]\tmp_7_reg_1860_reg[1]_0 ;
  input [0:0]\tmp_7_reg_1860_reg[1]_1 ;
  input \row_assign_8_2_t_i_reg_1880_reg[0]_0 ;
  input shiftReg_ce_0;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_1 ;
  input p_0;
  input kernel_val_0_V_2_c_empty_n;
  input kernel_val_2_V_0_c_empty_n;
  input kernel_val_2_V_2_c_empty_n;
  input kernel_val_1_V_2_c_empty_n;
  input g_img_0_data_stream_s_empty_n;
  input g_img_1_data_stream_s_full_n;
  input [11:0]tmp_132_i_fu_796_p2_carry__0_0;
  input exitcond389_i_i_fu_650_p2_carry_0;
  input [11:0]tmp_6_i_fu_1058_p2_carry__0_0;
  input \tmp_3_reg_1855_reg[1]_3 ;
  input \tmp_7_reg_1860_reg[1]_2 ;
  input shiftReg_ce_1;
  input [1:0]D;
  input [1:0]\col_assign_1_t_i_reg_1943_reg[1]_0 ;
  input [7:0]\reg_497_reg[7]_0 ;

  wire [1:0]ADDRBWRADDR;
  wire [7:0]C;
  wire [1:0]D;
  wire [3:0]DI;
  wire Filter2D_U0_p_kernel_val_2_V_2_read;
  wire Filter2D_U0_p_src_data_stream_V_read;
  wire ImagLoc_x_reg_18940;
  wire \ImagLoc_x_reg_1894[0]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1894[10]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1894[1]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1894[2]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1894[3]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1894[4]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1894[5]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1894[6]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1894[7]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1894[8]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1894[8]_i_2_n_0 ;
  wire \ImagLoc_x_reg_1894[9]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1894_reg[0]_0 ;
  wire [9:0]\ImagLoc_x_reg_1894_reg[10]_0 ;
  wire [10:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[5]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [5:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_i_1_n_0;
  wire ap_enable_reg_pp0_iter10_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_2_n_0;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_reg_pp0_iter1_exitcond388_i_i_reg_1885;
  wire \ap_reg_pp0_iter1_exitcond388_i_i_reg_1885[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter1_or_cond_i_i_reg_1912;
  wire \ap_reg_pp0_iter1_or_cond_i_i_reg_1912[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter2_brmerge_i_reg_1930;
  wire \ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg_n_0_[0] ;
  wire ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916;
  wire ap_reg_pp0_iter3_exitcond388_i_i_reg_1885;
  wire [10:0]ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916;
  wire \ap_reg_pp0_iter3_or_cond_i_i_reg_1912_reg[0]_srl2_n_0 ;
  wire [7:0]ap_reg_pp0_iter3_reg_497;
  wire ap_reg_pp0_iter4_exitcond388_i_i_reg_1885;
  wire ap_reg_pp0_iter4_or_cond_i_i_reg_1912;
  wire ap_reg_pp0_iter5_or_cond_i_i_reg_1912;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996;
  wire ap_reg_pp0_iter6_or_cond_i_i_reg_1912;
  wire ap_reg_pp0_iter7_or_cond_i_i_reg_1912;
  wire ap_reg_pp0_iter8_or_cond_i_i_reg_1912;
  wire [7:0]ap_reg_pp0_iter8_tmp_57_reg_2094;
  wire ap_reg_pp0_iter9_or_cond_i_i_reg_1912;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire brmerge_i_fu_1117_p2;
  wire brmerge_i_reg_1930;
  wire brmerge_i_reg_19300;
  wire [0:0]\brmerge_i_reg_1930_reg[0]_0 ;
  wire [0:0]\brmerge_i_reg_1930_reg[0]_1 ;
  wire ce1111_out;
  wire [1:0]col_assign_1_t_i_reg_1943;
  wire col_assign_1_t_i_reg_19430;
  wire [1:0]\col_assign_1_t_i_reg_1943_reg[1]_0 ;
  wire [7:0]col_buf_0_val_0_0_fu_1165_p3;
  wire [7:0]col_buf_0_val_0_0_reg_1967;
  wire [7:0]col_buf_0_val_1_0_fu_1183_p3;
  wire [7:0]col_buf_0_val_1_0_reg_1980;
  wire [7:0]col_buf_0_val_2_0_fu_1201_p3;
  wire [7:0]col_buf_0_val_2_0_reg_1988;
  wire exitcond388_i_i_fu_982_p2;
  wire exitcond388_i_i_fu_982_p2_carry_n_1;
  wire exitcond388_i_i_fu_982_p2_carry_n_2;
  wire exitcond388_i_i_fu_982_p2_carry_n_3;
  wire exitcond388_i_i_reg_1885;
  wire \exitcond388_i_i_reg_1885[0]_i_1_n_0 ;
  wire exitcond389_i_i_fu_650_p2;
  wire exitcond389_i_i_fu_650_p2_carry_0;
  wire exitcond389_i_i_fu_650_p2_carry_i_3_n_0;
  wire exitcond389_i_i_fu_650_p2_carry_i_9_n_0;
  wire exitcond389_i_i_fu_650_p2_carry_n_1;
  wire exitcond389_i_i_fu_650_p2_carry_n_2;
  wire exitcond389_i_i_fu_650_p2_carry_n_3;
  wire filter2D_hls_mac_ibs_U34_n_0;
  wire filter2D_hls_mac_ibs_U34_n_1;
  wire filter2D_hls_mac_ibs_U34_n_10;
  wire filter2D_hls_mac_ibs_U34_n_11;
  wire filter2D_hls_mac_ibs_U34_n_12;
  wire filter2D_hls_mac_ibs_U34_n_13;
  wire filter2D_hls_mac_ibs_U34_n_14;
  wire filter2D_hls_mac_ibs_U34_n_15;
  wire filter2D_hls_mac_ibs_U34_n_16;
  wire filter2D_hls_mac_ibs_U34_n_17;
  wire filter2D_hls_mac_ibs_U34_n_2;
  wire filter2D_hls_mac_ibs_U34_n_21;
  wire filter2D_hls_mac_ibs_U34_n_3;
  wire filter2D_hls_mac_ibs_U34_n_4;
  wire filter2D_hls_mac_ibs_U34_n_5;
  wire filter2D_hls_mac_ibs_U34_n_6;
  wire filter2D_hls_mac_ibs_U34_n_7;
  wire filter2D_hls_mac_ibs_U34_n_8;
  wire filter2D_hls_mac_ibs_U34_n_9;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire grp_fu_1543_ce;
  wire [7:0]grp_fu_1550_p0;
  wire [10:0]i_V_fu_655_p2;
  wire [10:0]i_V_reg_1762;
  wire \i_V_reg_1762[10]_i_2_n_0 ;
  wire \i_V_reg_1762[2]_i_1_n_0 ;
  wire \i_V_reg_1762[4]_i_1_n_0 ;
  wire \i_V_reg_1762[5]_i_1_n_0 ;
  wire \i_V_reg_1762[6]_i_1_n_0 ;
  wire \i_V_reg_1762[6]_i_2_n_0 ;
  wire \i_V_reg_1762[7]_i_1_n_0 ;
  wire \i_V_reg_1762[8]_i_1_n_0 ;
  wire \i_V_reg_1762[9]_i_1_n_0 ;
  wire icmp_fu_681_p2;
  wire \icmp_reg_1776[0]_i_2_n_0 ;
  wire [2:0]\icmp_reg_1776_reg[0]_0 ;
  wire \icmp_reg_1776_reg_n_0_[0] ;
  wire isneg_reg_2119;
  wire isneg_reg_21190;
  wire [10:10]j_V_fu_987_p2;
  wire k_buf_0_val_3_U_n_8;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_3_load_reg_1962;
  wire k_buf_0_val_3_load_reg_19620;
  wire [7:0]k_buf_0_val_3_q0;
  wire [7:0]k_buf_0_val_4_load_reg_1975;
  wire [7:0]k_buf_0_val_4_q0;
  wire [10:0]k_buf_0_val_5_addr_reg_1956;
  wire [7:0]k_buf_0_val_5_q0;
  wire kernel_val_0_V_2_c_empty_n;
  wire kernel_val_1_V_2_c_empty_n;
  wire kernel_val_2_V_0_c_empty_n;
  wire kernel_val_2_V_2_c_empty_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire not_i_i_i_i_fu_1506_p2;
  wire not_i_i_i_i_reg_2130;
  wire \not_i_i_i_i_reg_2130[0]_i_3_n_0 ;
  wire \not_i_i_i_i_reg_2130[0]_i_4_n_0 ;
  wire \not_i_i_i_i_reg_2130_reg[0]_0 ;
  wire \not_i_i_i_i_reg_2130_reg[0]_1 ;
  wire \not_i_i_i_i_reg_2130_reg[0]_2 ;
  wire \not_i_i_i_i_reg_2130_reg[0]_3 ;
  wire \not_i_i_i_i_reg_2130_reg[0]_4 ;
  wire \not_i_i_i_i_reg_2130_reg[0]_5 ;
  wire \not_i_i_i_i_reg_2130_reg[0]_6 ;
  wire \not_i_i_i_i_reg_2130_reg[0]_7 ;
  wire or_cond_i_i_fu_1045_p2;
  wire or_cond_i_i_i_reg_1916;
  wire or_cond_i_i_reg_1912;
  wire \or_cond_i_i_reg_1912[0]_i_3_n_0 ;
  wire \or_cond_i_i_reg_1912[0]_i_4_n_0 ;
  wire [7:0]out;
  wire [7:0]p;
  wire p_0;
  wire p_0_in;
  wire p_0_in14_out;
  wire [7:0]p_Val2_1_fu_1491_p2;
  wire [7:0]p_Val2_1_reg_2125;
  wire \p_Val2_1_reg_2125[3]_i_2_n_0 ;
  wire \p_Val2_1_reg_2125[3]_i_3_n_0 ;
  wire \p_Val2_1_reg_2125[3]_i_4_n_0 ;
  wire \p_Val2_1_reg_2125[3]_i_5_n_0 ;
  wire \p_Val2_1_reg_2125[3]_i_6_n_0 ;
  wire \p_Val2_1_reg_2125[3]_i_7_n_0 ;
  wire \p_Val2_1_reg_2125[3]_i_8_n_0 ;
  wire \p_Val2_1_reg_2125[7]_i_2_n_0 ;
  wire \p_Val2_1_reg_2125[7]_i_3_n_0 ;
  wire \p_Val2_1_reg_2125[7]_i_4_n_0 ;
  wire \p_Val2_1_reg_2125[7]_i_5_n_0 ;
  wire \p_Val2_1_reg_2125[7]_i_6_n_0 ;
  wire \p_Val2_1_reg_2125[7]_i_7_n_0 ;
  wire \p_Val2_1_reg_2125[7]_i_8_n_0 ;
  wire \p_Val2_1_reg_2125_reg[3]_i_1_n_0 ;
  wire \p_Val2_1_reg_2125_reg[3]_i_1_n_1 ;
  wire \p_Val2_1_reg_2125_reg[3]_i_1_n_2 ;
  wire \p_Val2_1_reg_2125_reg[3]_i_1_n_3 ;
  wire \p_Val2_1_reg_2125_reg[7]_i_1_n_1 ;
  wire \p_Val2_1_reg_2125_reg[7]_i_1_n_2 ;
  wire \p_Val2_1_reg_2125_reg[7]_i_1_n_3 ;
  wire [19:19]p_Val2_2_fu_1477_p2;
  wire [18:8]p_Val2_2_fu_1477_p2__0;
  wire p_Val2_2_fu_1477_p2_carry__0_i_1_n_0;
  wire p_Val2_2_fu_1477_p2_carry__0_i_2_n_0;
  wire p_Val2_2_fu_1477_p2_carry__0_i_3_n_0;
  wire p_Val2_2_fu_1477_p2_carry__0_i_4_n_0;
  wire p_Val2_2_fu_1477_p2_carry__0_n_0;
  wire p_Val2_2_fu_1477_p2_carry__0_n_1;
  wire p_Val2_2_fu_1477_p2_carry__0_n_2;
  wire p_Val2_2_fu_1477_p2_carry__0_n_3;
  wire p_Val2_2_fu_1477_p2_carry__1_i_1_n_0;
  wire p_Val2_2_fu_1477_p2_carry__1_i_2_n_0;
  wire p_Val2_2_fu_1477_p2_carry__1_i_3_n_0;
  wire p_Val2_2_fu_1477_p2_carry__1_i_4_n_0;
  wire p_Val2_2_fu_1477_p2_carry__1_n_0;
  wire p_Val2_2_fu_1477_p2_carry__1_n_1;
  wire p_Val2_2_fu_1477_p2_carry__1_n_2;
  wire p_Val2_2_fu_1477_p2_carry__1_n_3;
  wire p_Val2_2_fu_1477_p2_carry__2_i_1_n_0;
  wire p_Val2_2_fu_1477_p2_carry__2_i_2_n_0;
  wire p_Val2_2_fu_1477_p2_carry__2_i_3_n_0;
  wire p_Val2_2_fu_1477_p2_carry__2_i_4_n_0;
  wire p_Val2_2_fu_1477_p2_carry__2_i_5_n_0;
  wire p_Val2_2_fu_1477_p2_carry__2_n_0;
  wire p_Val2_2_fu_1477_p2_carry__2_n_1;
  wire p_Val2_2_fu_1477_p2_carry__2_n_2;
  wire p_Val2_2_fu_1477_p2_carry__2_n_3;
  wire p_Val2_2_fu_1477_p2_carry__3_i_1_n_0;
  wire p_Val2_2_fu_1477_p2_carry__3_i_2_n_0;
  wire p_Val2_2_fu_1477_p2_carry__3_i_3_n_0;
  wire p_Val2_2_fu_1477_p2_carry__3_n_1;
  wire p_Val2_2_fu_1477_p2_carry__3_n_2;
  wire p_Val2_2_fu_1477_p2_carry__3_n_3;
  wire p_Val2_2_fu_1477_p2_carry_i_1_n_0;
  wire p_Val2_2_fu_1477_p2_carry_i_2_n_0;
  wire p_Val2_2_fu_1477_p2_carry_i_3_n_0;
  wire p_Val2_2_fu_1477_p2_carry_i_4_n_0;
  wire p_Val2_2_fu_1477_p2_carry_n_0;
  wire p_Val2_2_fu_1477_p2_carry_n_1;
  wire p_Val2_2_fu_1477_p2_carry_n_2;
  wire p_Val2_2_fu_1477_p2_carry_n_3;
  wire p_Val2_4_0_1_i_reg_20520;
  wire [7:0]p_Val2_4_0_1_i_reg_2052_reg_0;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_100;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_101;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_102;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_103;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_104;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_105;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_89;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_90;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_91;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_92;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_93;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_94;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_95;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_96;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_97;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_98;
  wire p_Val2_4_0_1_i_reg_2052_reg_n_99;
  wire [17:0]p_Val2_4_1_i_fu_1402_p2;
  wire p_Val2_4_1_i_fu_1402_p2_carry__0_i_1_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__0_i_2_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__0_i_3_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__0_i_4_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__0_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__0_n_1;
  wire p_Val2_4_1_i_fu_1402_p2_carry__0_n_2;
  wire p_Val2_4_1_i_fu_1402_p2_carry__0_n_3;
  wire p_Val2_4_1_i_fu_1402_p2_carry__1_i_1_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__1_i_2_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__1_i_3_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__1_i_4_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__1_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__1_n_1;
  wire p_Val2_4_1_i_fu_1402_p2_carry__1_n_2;
  wire p_Val2_4_1_i_fu_1402_p2_carry__1_n_3;
  wire p_Val2_4_1_i_fu_1402_p2_carry__2_i_1_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__2_i_2_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__2_i_3_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__2_i_4_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__2_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__2_n_1;
  wire p_Val2_4_1_i_fu_1402_p2_carry__2_n_2;
  wire p_Val2_4_1_i_fu_1402_p2_carry__2_n_3;
  wire p_Val2_4_1_i_fu_1402_p2_carry__3_i_1_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__3_i_2_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry__3_n_3;
  wire p_Val2_4_1_i_fu_1402_p2_carry_i_1_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry_i_2_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry_i_3_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry_i_4_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry_n_0;
  wire p_Val2_4_1_i_fu_1402_p2_carry_n_1;
  wire p_Val2_4_1_i_fu_1402_p2_carry_n_2;
  wire p_Val2_4_1_i_fu_1402_p2_carry_n_3;
  wire [17:0]p_Val2_4_1_i_reg_2069;
  wire p_Val2_4_1_i_reg_20690;
  wire [18:0]p_Val2_4_2_1_i_fu_1449_p2;
  wire [18:0]p_Val2_4_2_1_i_reg_2104;
  wire p_Val2_4_2_1_i_reg_21040;
  wire \p_Val2_4_2_1_i_reg_2104[11]_i_2_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[11]_i_3_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[11]_i_4_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[11]_i_5_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[11]_i_6_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[11]_i_7_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[11]_i_8_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[11]_i_9_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[15]_i_2_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[15]_i_3_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[15]_i_4_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[15]_i_5_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[15]_i_6_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[15]_i_7_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[15]_i_8_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[15]_i_9_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[18]_i_3_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[18]_i_4_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[18]_i_5_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[18]_i_6_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[18]_i_7_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[3]_i_2_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[3]_i_3_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[3]_i_4_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[3]_i_5_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[3]_i_6_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[7]_i_10_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[7]_i_2_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[7]_i_3_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[7]_i_4_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[7]_i_5_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[7]_i_6_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[7]_i_7_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[7]_i_8_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104[7]_i_9_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[11]_i_1_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[11]_i_1_n_1 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[11]_i_1_n_2 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[11]_i_1_n_3 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[15]_i_1_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[15]_i_1_n_1 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[15]_i_1_n_2 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[15]_i_1_n_3 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[18]_i_2_n_2 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[18]_i_2_n_3 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[3]_i_1_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[3]_i_1_n_1 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[3]_i_1_n_2 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[3]_i_1_n_3 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[7]_i_1_n_0 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[7]_i_1_n_1 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[7]_i_1_n_2 ;
  wire \p_Val2_4_2_1_i_reg_2104_reg[7]_i_1_n_3 ;
  wire [10:1]p_assign_2_fu_1075_p2;
  wire p_assign_2_fu_1075_p2_carry__0_i_5_n_0;
  wire p_assign_2_fu_1075_p2_carry__0_i_6_n_0;
  wire p_assign_2_fu_1075_p2_carry__0_i_7_n_0;
  wire p_assign_2_fu_1075_p2_carry__0_i_8_n_0;
  wire p_assign_2_fu_1075_p2_carry__0_n_0;
  wire p_assign_2_fu_1075_p2_carry__0_n_1;
  wire p_assign_2_fu_1075_p2_carry__0_n_2;
  wire p_assign_2_fu_1075_p2_carry__0_n_3;
  wire p_assign_2_fu_1075_p2_carry__1_i_2_n_0;
  wire p_assign_2_fu_1075_p2_carry__1_i_3_n_0;
  wire p_assign_2_fu_1075_p2_carry__1_n_3;
  wire p_assign_2_fu_1075_p2_carry_i_1_n_0;
  wire p_assign_2_fu_1075_p2_carry_i_5_n_0;
  wire p_assign_2_fu_1075_p2_carry_i_6_n_0;
  wire p_assign_2_fu_1075_p2_carry_i_7_n_0;
  wire p_assign_2_fu_1075_p2_carry_i_8_n_0;
  wire p_assign_2_fu_1075_p2_carry_n_0;
  wire p_assign_2_fu_1075_p2_carry_n_1;
  wire p_assign_2_fu_1075_p2_carry_n_2;
  wire p_assign_2_fu_1075_p2_carry_n_3;
  wire [10:1]p_assign_6_1_i_fu_724_p2;
  wire \p_assign_6_1_i_reg_1814[11]_i_1_n_0 ;
  wire \p_assign_6_1_i_reg_1814[7]_i_2_n_0 ;
  wire [0:0]\p_assign_6_1_i_reg_1814_reg[0]_0 ;
  wire [8:0]\p_assign_6_1_i_reg_1814_reg[10]_0 ;
  wire \p_assign_6_1_i_reg_1814_reg[1]_0 ;
  wire [11:2]p_assign_6_2_i_fu_744_p2;
  wire [0:0]\p_assign_6_2_i_reg_1832_reg[0]_0 ;
  wire [9:0]\p_assign_6_2_i_reg_1832_reg[10]_0 ;
  wire [11:1]p_assign_7_1_i_fu_738_p2;
  wire [11:2]p_assign_7_1_i_reg_1827;
  wire \p_assign_7_1_i_reg_1827[10]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_1827[11]_i_2_n_0 ;
  wire \p_assign_7_1_i_reg_1827[3]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_1827[4]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_1827[5]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_1827[6]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_1827[6]_i_2_n_0 ;
  wire \p_assign_7_1_i_reg_1827[7]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_1827[8]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_1827[9]_i_1_n_0 ;
  wire [0:0]\p_assign_7_1_i_reg_1827_reg[1]_0 ;
  wire [9:3]p_assign_7_2_i_fu_758_p2;
  wire [11:2]p_assign_7_2_i_reg_1845;
  wire \p_assign_7_2_i_reg_1845[10]_i_1_n_0 ;
  wire \p_assign_7_2_i_reg_1845[11]_i_1_n_0 ;
  wire [10:2]p_assign_7_i_fu_718_p2;
  wire [10:1]p_assign_7_i_reg_1809;
  wire \p_assign_7_i_reg_1809[3]_i_1_n_0 ;
  wire \p_assign_7_i_reg_1809[4]_i_1_n_0 ;
  wire \p_assign_7_i_reg_1809[5]_i_1_n_0 ;
  wire \p_assign_7_i_reg_1809[6]_i_1_n_0 ;
  wire \p_assign_7_i_reg_1809[7]_i_1_n_0 ;
  wire \p_assign_7_i_reg_1809[8]_i_1_n_0 ;
  wire [10:10]p_p2_i_i_i_fu_1037_p3;
  wire \p_p2_i_i_i_reg_1906[9]_i_1_n_0 ;
  wire [0:0]\p_p2_i_i_i_reg_1906_reg[10]_0 ;
  wire \p_p2_i_i_i_reg_1906_reg[1]_0 ;
  wire \p_p2_i_i_i_reg_1906_reg[2]_0 ;
  wire \p_p2_i_i_i_reg_1906_reg[3]_0 ;
  wire \p_p2_i_i_i_reg_1906_reg[4]_0 ;
  wire \p_p2_i_i_i_reg_1906_reg[5]_0 ;
  wire \p_p2_i_i_i_reg_1906_reg[6]_0 ;
  wire \p_p2_i_i_i_reg_1906_reg[7]_0 ;
  wire \p_p2_i_i_i_reg_1906_reg[8]_0 ;
  wire \p_p2_i_i_i_reg_1906_reg[9]_0 ;
  wire r_V_2_0_i_reg_20320;
  wire [7:0]r_V_2_0_i_reg_2032_reg_0;
  wire r_V_2_0_i_reg_2032_reg_n_100;
  wire r_V_2_0_i_reg_2032_reg_n_101;
  wire r_V_2_0_i_reg_2032_reg_n_102;
  wire r_V_2_0_i_reg_2032_reg_n_103;
  wire r_V_2_0_i_reg_2032_reg_n_104;
  wire r_V_2_0_i_reg_2032_reg_n_105;
  wire r_V_2_0_i_reg_2032_reg_n_90;
  wire r_V_2_0_i_reg_2032_reg_n_91;
  wire r_V_2_0_i_reg_2032_reg_n_92;
  wire r_V_2_0_i_reg_2032_reg_n_93;
  wire r_V_2_0_i_reg_2032_reg_n_94;
  wire r_V_2_0_i_reg_2032_reg_n_95;
  wire r_V_2_0_i_reg_2032_reg_n_96;
  wire r_V_2_0_i_reg_2032_reg_n_97;
  wire r_V_2_0_i_reg_2032_reg_n_98;
  wire r_V_2_0_i_reg_2032_reg_n_99;
  wire [7:0]r_V_2_1_2_i_reg_2074_reg_0;
  wire r_V_2_1_2_i_reg_2074_reg_n_100;
  wire r_V_2_1_2_i_reg_2074_reg_n_101;
  wire r_V_2_1_2_i_reg_2074_reg_n_102;
  wire r_V_2_1_2_i_reg_2074_reg_n_103;
  wire r_V_2_1_2_i_reg_2074_reg_n_104;
  wire r_V_2_1_2_i_reg_2074_reg_n_105;
  wire r_V_2_1_2_i_reg_2074_reg_n_90;
  wire r_V_2_1_2_i_reg_2074_reg_n_91;
  wire r_V_2_1_2_i_reg_2074_reg_n_92;
  wire r_V_2_1_2_i_reg_2074_reg_n_93;
  wire r_V_2_1_2_i_reg_2074_reg_n_94;
  wire r_V_2_1_2_i_reg_2074_reg_n_95;
  wire r_V_2_1_2_i_reg_2074_reg_n_96;
  wire r_V_2_1_2_i_reg_2074_reg_n_97;
  wire r_V_2_1_2_i_reg_2074_reg_n_98;
  wire r_V_2_1_2_i_reg_2074_reg_n_99;
  wire r_V_2_1_i_reg_2037_reg_i_1_n_0;
  wire r_V_2_1_i_reg_2037_reg_n_100;
  wire r_V_2_1_i_reg_2037_reg_n_101;
  wire r_V_2_1_i_reg_2037_reg_n_102;
  wire r_V_2_1_i_reg_2037_reg_n_103;
  wire r_V_2_1_i_reg_2037_reg_n_104;
  wire r_V_2_1_i_reg_2037_reg_n_105;
  wire r_V_2_1_i_reg_2037_reg_n_90;
  wire r_V_2_1_i_reg_2037_reg_n_91;
  wire r_V_2_1_i_reg_2037_reg_n_92;
  wire r_V_2_1_i_reg_2037_reg_n_93;
  wire r_V_2_1_i_reg_2037_reg_n_94;
  wire r_V_2_1_i_reg_2037_reg_n_95;
  wire r_V_2_1_i_reg_2037_reg_n_96;
  wire r_V_2_1_i_reg_2037_reg_n_97;
  wire r_V_2_1_i_reg_2037_reg_n_98;
  wire r_V_2_1_i_reg_2037_reg_n_99;
  wire [7:0]r_V_2_2_1_i_reg_2047_reg_0;
  wire r_V_2_2_1_i_reg_2047_reg_n_100;
  wire r_V_2_2_1_i_reg_2047_reg_n_101;
  wire r_V_2_2_1_i_reg_2047_reg_n_102;
  wire r_V_2_2_1_i_reg_2047_reg_n_103;
  wire r_V_2_2_1_i_reg_2047_reg_n_104;
  wire r_V_2_2_1_i_reg_2047_reg_n_105;
  wire r_V_2_2_1_i_reg_2047_reg_n_90;
  wire r_V_2_2_1_i_reg_2047_reg_n_91;
  wire r_V_2_2_1_i_reg_2047_reg_n_92;
  wire r_V_2_2_1_i_reg_2047_reg_n_93;
  wire r_V_2_2_1_i_reg_2047_reg_n_94;
  wire r_V_2_2_1_i_reg_2047_reg_n_95;
  wire r_V_2_2_1_i_reg_2047_reg_n_96;
  wire r_V_2_2_1_i_reg_2047_reg_n_97;
  wire r_V_2_2_1_i_reg_2047_reg_n_98;
  wire r_V_2_2_1_i_reg_2047_reg_n_99;
  wire [7:0]r_V_2_2_2_i_reg_2109_reg_0;
  wire r_V_2_2_2_i_reg_2109_reg_n_100;
  wire r_V_2_2_2_i_reg_2109_reg_n_101;
  wire r_V_2_2_2_i_reg_2109_reg_n_102;
  wire r_V_2_2_2_i_reg_2109_reg_n_103;
  wire r_V_2_2_2_i_reg_2109_reg_n_104;
  wire r_V_2_2_2_i_reg_2109_reg_n_105;
  wire r_V_2_2_2_i_reg_2109_reg_n_90;
  wire r_V_2_2_2_i_reg_2109_reg_n_91;
  wire r_V_2_2_2_i_reg_2109_reg_n_92;
  wire r_V_2_2_2_i_reg_2109_reg_n_93;
  wire r_V_2_2_2_i_reg_2109_reg_n_94;
  wire r_V_2_2_2_i_reg_2109_reg_n_95;
  wire r_V_2_2_2_i_reg_2109_reg_n_96;
  wire r_V_2_2_2_i_reg_2109_reg_n_97;
  wire r_V_2_2_2_i_reg_2109_reg_n_98;
  wire r_V_2_2_2_i_reg_2109_reg_n_99;
  wire [7:0]reg_497;
  wire [7:0]\reg_497_reg[7]_0 ;
  wire rev_reg_1865;
  wire \rev_reg_1865[0]_i_1_n_0 ;
  wire [7:0]right_border_buf_0_1_fu_322;
  wire [7:0]right_border_buf_0_2_fu_326;
  wire [7:0]right_border_buf_0_3_fu_330;
  wire [7:0]right_border_buf_0_4_fu_334;
  wire [7:0]right_border_buf_0_5_fu_338;
  wire [7:0]right_border_buf_0_s_fu_318;
  wire [1:0]row_assign_8_1_t_i_reg_1875;
  wire row_assign_8_1_t_i_reg_18750;
  wire [0:0]row_assign_8_2_t_i_fu_974_p2;
  wire [1:0]row_assign_8_2_t_i_reg_1880;
  wire \row_assign_8_2_t_i_reg_1880_reg[0]_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire src_kernel_win_0_va_1_fu_2980;
  wire [7:0]src_kernel_win_0_va_2_fu_302;
  wire \src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ;
  wire [7:0]src_kernel_win_0_va_4_fu_310;
  wire [7:0]src_kernel_win_0_va_6_fu_1252_p3;
  wire [7:0]src_kernel_win_0_va_6_reg_1996;
  wire [7:0]src_kernel_win_0_va_7_fu_1266_p3;
  wire [7:0]src_kernel_win_0_va_7_reg_2002;
  wire [7:0]src_kernel_win_0_va_fu_294;
  wire t_V_1_reg_486;
  wire t_V_1_reg_4860;
  wire \t_V_1_reg_486[10]_i_4_n_0 ;
  wire \t_V_1_reg_486[1]_i_1_n_0 ;
  wire \t_V_1_reg_486[2]_i_1_n_0 ;
  wire \t_V_1_reg_486[3]_i_1_n_0 ;
  wire \t_V_1_reg_486[4]_i_1_n_0 ;
  wire \t_V_1_reg_486[5]_i_1_n_0 ;
  wire \t_V_1_reg_486[6]_i_1_n_0 ;
  wire \t_V_1_reg_486[7]_i_1_n_0 ;
  wire \t_V_1_reg_486[8]_i_1_n_0 ;
  wire \t_V_1_reg_486[9]_i_1_n_0 ;
  wire [10:0]\t_V_1_reg_486_reg[10]_0 ;
  wire t_V_reg_475;
  wire [7:0]tmp21_reg_2058_reg_0;
  wire tmp21_reg_2058_reg_n_100;
  wire tmp21_reg_2058_reg_n_101;
  wire tmp21_reg_2058_reg_n_102;
  wire tmp21_reg_2058_reg_n_103;
  wire tmp21_reg_2058_reg_n_104;
  wire tmp21_reg_2058_reg_n_105;
  wire tmp21_reg_2058_reg_n_89;
  wire tmp21_reg_2058_reg_n_90;
  wire tmp21_reg_2058_reg_n_91;
  wire tmp21_reg_2058_reg_n_92;
  wire tmp21_reg_2058_reg_n_93;
  wire tmp21_reg_2058_reg_n_94;
  wire tmp21_reg_2058_reg_n_95;
  wire tmp21_reg_2058_reg_n_96;
  wire tmp21_reg_2058_reg_n_97;
  wire tmp21_reg_2058_reg_n_98;
  wire tmp21_reg_2058_reg_n_99;
  wire [17:0]tmp25_reg_2089;
  wire tmp25_reg_20890;
  wire [7:0]tmp26_reg_2064_reg_0;
  wire tmp26_reg_2064_reg_n_100;
  wire tmp26_reg_2064_reg_n_101;
  wire tmp26_reg_2064_reg_n_102;
  wire tmp26_reg_2064_reg_n_103;
  wire tmp26_reg_2064_reg_n_104;
  wire tmp26_reg_2064_reg_n_105;
  wire tmp26_reg_2064_reg_n_89;
  wire tmp26_reg_2064_reg_n_90;
  wire tmp26_reg_2064_reg_n_91;
  wire tmp26_reg_2064_reg_n_92;
  wire tmp26_reg_2064_reg_n_93;
  wire tmp26_reg_2064_reg_n_94;
  wire tmp26_reg_2064_reg_n_95;
  wire tmp26_reg_2064_reg_n_96;
  wire tmp26_reg_2064_reg_n_97;
  wire tmp26_reg_2064_reg_n_98;
  wire tmp26_reg_2064_reg_n_99;
  wire tmp_115_i_fu_699_p2;
  wire tmp_115_i_fu_699_p2_carry__0_i_1_n_0;
  wire tmp_115_i_fu_699_p2_carry__0_i_2_n_0;
  wire tmp_115_i_fu_699_p2_carry__0_i_4_n_0;
  wire tmp_115_i_fu_699_p2_carry__0_n_3;
  wire tmp_115_i_fu_699_p2_carry_i_1_n_0;
  wire tmp_115_i_fu_699_p2_carry_i_3_n_0;
  wire tmp_115_i_fu_699_p2_carry_i_4_n_0;
  wire tmp_115_i_fu_699_p2_carry_i_8_n_0;
  wire tmp_115_i_fu_699_p2_carry_n_0;
  wire tmp_115_i_fu_699_p2_carry_n_1;
  wire tmp_115_i_fu_699_p2_carry_n_2;
  wire tmp_115_i_fu_699_p2_carry_n_3;
  wire tmp_115_i_reg_1789;
  wire [0:0]\tmp_115_i_reg_1789_reg[0]_0 ;
  wire [2:0]\tmp_115_i_reg_1789_reg[0]_1 ;
  wire [0:0]\tmp_115_i_reg_1789_reg[0]_2 ;
  wire [11:2]tmp_118_i_fu_704_p2;
  wire \tmp_118_i_reg_1796[6]_i_2_n_0 ;
  wire [8:0]\tmp_118_i_reg_1796_reg[10]_0 ;
  wire tmp_120_1_i_fu_819_p2;
  wire [3:0]tmp_120_1_i_fu_819_p2_carry__0_0;
  wire tmp_120_1_i_fu_819_p2_carry__0_i_4_n_0;
  wire tmp_120_1_i_fu_819_p2_carry__0_n_3;
  wire tmp_120_1_i_fu_819_p2_carry_i_5_n_0;
  wire tmp_120_1_i_fu_819_p2_carry_i_6_n_0;
  wire tmp_120_1_i_fu_819_p2_carry_i_7_n_0;
  wire tmp_120_1_i_fu_819_p2_carry_i_8_n_0;
  wire tmp_120_1_i_fu_819_p2_carry_n_0;
  wire tmp_120_1_i_fu_819_p2_carry_n_1;
  wire tmp_120_1_i_fu_819_p2_carry_n_2;
  wire tmp_120_1_i_fu_819_p2_carry_n_3;
  wire tmp_120_2_i_fu_856_p2;
  wire [3:0]tmp_120_2_i_fu_856_p2_carry__0_0;
  wire tmp_120_2_i_fu_856_p2_carry__0_i_4_n_0;
  wire tmp_120_2_i_fu_856_p2_carry__0_n_3;
  wire tmp_120_2_i_fu_856_p2_carry_i_5_n_0;
  wire tmp_120_2_i_fu_856_p2_carry_i_6_n_0;
  wire tmp_120_2_i_fu_856_p2_carry_i_7_n_0;
  wire tmp_120_2_i_fu_856_p2_carry_i_8_n_0;
  wire tmp_120_2_i_fu_856_p2_carry_n_0;
  wire tmp_120_2_i_fu_856_p2_carry_n_1;
  wire tmp_120_2_i_fu_856_p2_carry_n_2;
  wire tmp_120_2_i_fu_856_p2_carry_n_3;
  wire tmp_120_i_fu_777_p2;
  wire [3:0]tmp_120_i_fu_777_p2_carry__0_0;
  wire tmp_120_i_fu_777_p2_carry__0_i_4_n_0;
  wire tmp_120_i_fu_777_p2_carry__0_n_3;
  wire tmp_120_i_fu_777_p2_carry_i_5_n_0;
  wire tmp_120_i_fu_777_p2_carry_i_6_n_0;
  wire tmp_120_i_fu_777_p2_carry_i_7_n_0;
  wire tmp_120_i_fu_777_p2_carry_i_8_n_0;
  wire tmp_120_i_fu_777_p2_carry_n_0;
  wire tmp_120_i_fu_777_p2_carry_n_1;
  wire tmp_120_i_fu_777_p2_carry_n_2;
  wire tmp_120_i_fu_777_p2_carry_n_3;
  wire tmp_132_1_i_fu_834_p2_carry__0_i_1_n_0;
  wire tmp_132_1_i_fu_834_p2_carry__0_i_2_n_0;
  wire tmp_132_1_i_fu_834_p2_carry__0_i_3_n_0;
  wire tmp_132_1_i_fu_834_p2_carry__0_i_4_n_0;
  wire tmp_132_1_i_fu_834_p2_carry__0_i_5_n_0;
  wire tmp_132_1_i_fu_834_p2_carry__0_i_6_n_0;
  wire tmp_132_1_i_fu_834_p2_carry__0_n_2;
  wire tmp_132_1_i_fu_834_p2_carry__0_n_3;
  wire tmp_132_1_i_fu_834_p2_carry_i_10_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_11_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_12_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_13_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_14_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_1_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_2_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_3_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_4_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_5_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_6_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_7_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_8_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_i_9_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_n_0;
  wire tmp_132_1_i_fu_834_p2_carry_n_1;
  wire tmp_132_1_i_fu_834_p2_carry_n_2;
  wire tmp_132_1_i_fu_834_p2_carry_n_3;
  wire tmp_132_2_i_fu_871_p2_carry__0_i_1_n_0;
  wire tmp_132_2_i_fu_871_p2_carry__0_i_2_n_0;
  wire tmp_132_2_i_fu_871_p2_carry__0_i_3_n_0;
  wire tmp_132_2_i_fu_871_p2_carry__0_i_4_n_0;
  wire tmp_132_2_i_fu_871_p2_carry__0_i_5_n_0;
  wire tmp_132_2_i_fu_871_p2_carry__0_i_6_n_0;
  wire tmp_132_2_i_fu_871_p2_carry__0_n_2;
  wire tmp_132_2_i_fu_871_p2_carry__0_n_3;
  wire tmp_132_2_i_fu_871_p2_carry_i_10_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_11_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_12_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_13_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_14_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_1_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_2_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_3_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_4_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_5_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_6_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_7_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_8_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_i_9_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_n_0;
  wire tmp_132_2_i_fu_871_p2_carry_n_1;
  wire tmp_132_2_i_fu_871_p2_carry_n_2;
  wire tmp_132_2_i_fu_871_p2_carry_n_3;
  wire [11:0]tmp_132_i_fu_796_p2_carry__0_0;
  wire tmp_132_i_fu_796_p2_carry__0_i_1_n_0;
  wire tmp_132_i_fu_796_p2_carry__0_i_2_n_0;
  wire tmp_132_i_fu_796_p2_carry__0_i_3_n_0;
  wire tmp_132_i_fu_796_p2_carry__0_i_4_n_0;
  wire tmp_132_i_fu_796_p2_carry__0_i_5_n_0;
  wire tmp_132_i_fu_796_p2_carry__0_i_6_n_0;
  wire tmp_132_i_fu_796_p2_carry__0_n_2;
  wire tmp_132_i_fu_796_p2_carry__0_n_3;
  wire tmp_132_i_fu_796_p2_carry_i_10_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_11_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_12_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_13_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_14_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_1_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_2_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_3_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_4_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_5_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_6_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_7_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_8_n_0;
  wire tmp_132_i_fu_796_p2_carry_i_9_n_0;
  wire tmp_132_i_fu_796_p2_carry_n_0;
  wire tmp_132_i_fu_796_p2_carry_n_1;
  wire tmp_132_i_fu_796_p2_carry_n_2;
  wire tmp_132_i_fu_796_p2_carry_n_3;
  wire tmp_19_fu_1398_p2_carry__0_i_1_n_0;
  wire tmp_19_fu_1398_p2_carry__0_i_2_n_0;
  wire tmp_19_fu_1398_p2_carry__0_i_3_n_0;
  wire tmp_19_fu_1398_p2_carry__0_i_4_n_0;
  wire tmp_19_fu_1398_p2_carry__0_n_1;
  wire tmp_19_fu_1398_p2_carry__0_n_2;
  wire tmp_19_fu_1398_p2_carry__0_n_3;
  wire tmp_19_fu_1398_p2_carry_i_1_n_0;
  wire tmp_19_fu_1398_p2_carry_i_2_n_0;
  wire tmp_19_fu_1398_p2_carry_i_3_n_0;
  wire tmp_19_fu_1398_p2_carry_i_4_n_0;
  wire tmp_19_fu_1398_p2_carry_n_0;
  wire tmp_19_fu_1398_p2_carry_n_1;
  wire tmp_19_fu_1398_p2_carry_n_2;
  wire tmp_19_fu_1398_p2_carry_n_3;
  wire tmp_20_reg_2099_reg_n_100;
  wire tmp_20_reg_2099_reg_n_101;
  wire tmp_20_reg_2099_reg_n_102;
  wire tmp_20_reg_2099_reg_n_103;
  wire tmp_20_reg_2099_reg_n_104;
  wire tmp_20_reg_2099_reg_n_105;
  wire tmp_20_reg_2099_reg_n_98;
  wire tmp_20_reg_2099_reg_n_99;
  wire tmp_2_i_fu_661_p2;
  wire tmp_2_i_fu_661_p2_carry__0_i_2_n_0;
  wire tmp_2_i_fu_661_p2_carry__0_i_3_n_0;
  wire tmp_2_i_fu_661_p2_carry__0_i_4_n_0;
  wire tmp_2_i_fu_661_p2_carry__0_n_3;
  wire tmp_2_i_fu_661_p2_carry_i_1_n_0;
  wire tmp_2_i_fu_661_p2_carry_i_2_n_0;
  wire tmp_2_i_fu_661_p2_carry_i_3_n_0;
  wire tmp_2_i_fu_661_p2_carry_i_8_n_0;
  wire tmp_2_i_fu_661_p2_carry_n_0;
  wire tmp_2_i_fu_661_p2_carry_n_1;
  wire tmp_2_i_fu_661_p2_carry_n_2;
  wire tmp_2_i_fu_661_p2_carry_n_3;
  wire [0:0]\tmp_2_i_reg_1767_reg[0]_0 ;
  wire [2:0]\tmp_2_i_reg_1767_reg[0]_1 ;
  wire [0:0]\tmp_2_i_reg_1767_reg[0]_2 ;
  wire tmp_31_fu_764_p3;
  wire tmp_33_fu_806_p3;
  wire tmp_37_fu_843_p3;
  wire [1:1]tmp_3_fu_923_p3;
  wire tmp_3_reg_18550;
  wire [1:0]\tmp_3_reg_1855_reg[1]_0 ;
  wire [1:0]\tmp_3_reg_1855_reg[1]_1 ;
  wire [0:0]\tmp_3_reg_1855_reg[1]_2 ;
  wire \tmp_3_reg_1855_reg[1]_3 ;
  wire [1:1]tmp_45_fu_899_p3;
  wire [0:0]tmp_45_reg_1850;
  wire [1:0]\tmp_45_reg_1850_reg[1]_0 ;
  wire [0:0]\tmp_45_reg_1850_reg[1]_1 ;
  wire [0:0]tmp_46_fu_965_p2;
  wire [1:1]tmp_46_reg_1870;
  wire tmp_50_reg_1900;
  wire \tmp_50_reg_1900[0]_i_2_n_0 ;
  wire [10:1]tmp_52_fu_1113_p1;
  wire [7:0]tmp_57_reg_2094;
  wire tmp_58_reg_2114_reg_n_100;
  wire tmp_58_reg_2114_reg_n_101;
  wire tmp_58_reg_2114_reg_n_102;
  wire tmp_58_reg_2114_reg_n_103;
  wire tmp_58_reg_2114_reg_n_104;
  wire tmp_58_reg_2114_reg_n_105;
  wire tmp_58_reg_2114_reg_n_98;
  wire tmp_58_reg_2114_reg_n_99;
  wire tmp_6_i_fu_1058_p2;
  wire [11:0]tmp_6_i_fu_1058_p2_carry__0_0;
  wire tmp_6_i_fu_1058_p2_carry__0_i_1_n_0;
  wire tmp_6_i_fu_1058_p2_carry__0_i_4_n_0;
  wire tmp_6_i_fu_1058_p2_carry__0_n_3;
  wire tmp_6_i_fu_1058_p2_carry_i_5_n_0;
  wire tmp_6_i_fu_1058_p2_carry_i_6_n_0;
  wire tmp_6_i_fu_1058_p2_carry_i_7_n_0;
  wire tmp_6_i_fu_1058_p2_carry_i_8_n_0;
  wire tmp_6_i_fu_1058_p2_carry_n_0;
  wire tmp_6_i_fu_1058_p2_carry_n_1;
  wire tmp_6_i_fu_1058_p2_carry_n_2;
  wire tmp_6_i_fu_1058_p2_carry_n_3;
  wire [1:1]tmp_7_fu_947_p3;
  wire [1:0]tmp_7_reg_1860;
  wire [1:0]\tmp_7_reg_1860_reg[1]_0 ;
  wire [0:0]\tmp_7_reg_1860_reg[1]_1 ;
  wire \tmp_7_reg_1860_reg[1]_2 ;
  wire tmp_8_i_fu_1071_p2;
  wire [3:0]tmp_8_i_fu_1071_p2_carry__0_0;
  wire tmp_8_i_fu_1071_p2_carry__0_i_4_n_0;
  wire tmp_8_i_fu_1071_p2_carry__0_n_3;
  wire tmp_8_i_fu_1071_p2_carry_i_5_n_0;
  wire tmp_8_i_fu_1071_p2_carry_i_6_n_0;
  wire tmp_8_i_fu_1071_p2_carry_i_7_n_0;
  wire tmp_8_i_fu_1071_p2_carry_i_8_n_0;
  wire tmp_8_i_fu_1071_p2_carry_n_0;
  wire tmp_8_i_fu_1071_p2_carry_n_1;
  wire tmp_8_i_fu_1071_p2_carry_n_2;
  wire tmp_8_i_fu_1071_p2_carry_n_3;
  wire \tmp_93_1_i_reg_1785[0]_i_1_n_0 ;
  wire \tmp_93_1_i_reg_1785[0]_i_2_n_0 ;
  wire \tmp_93_1_i_reg_1785_reg_n_0_[0] ;
  wire \tmp_93_i_reg_1781[0]_i_1_n_0 ;
  wire \tmp_93_i_reg_1781_reg_n_0_[0] ;
  wire ult_reg_1771;
  wire [10:2]x_reg_1920;
  wire [0:0]\x_reg_1920_reg[10]_0 ;
  wire [1:0]\x_reg_1920_reg[10]_1 ;
  wire [0:0]\x_reg_1920_reg[10]_2 ;
  wire [2:0]\x_reg_1920_reg[4]_0 ;
  wire [3:0]\x_reg_1920_reg[8]_0 ;
  wire [3:0]NLW_exitcond388_i_i_fu_982_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond389_i_i_fu_650_p2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_p_Val2_1_reg_2125_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_p_Val2_2_fu_1477_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_Val2_2_fu_1477_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_p_Val2_2_fu_1477_p2_carry__3_CO_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_i_reg_2052_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_i_reg_2052_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_i_reg_2052_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_i_reg_2052_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_i_reg_2052_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_i_reg_2052_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_4_0_1_i_reg_2052_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_4_0_1_i_reg_2052_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_4_0_1_i_reg_2052_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_Val2_4_0_1_i_reg_2052_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_4_0_1_i_reg_2052_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_p_Val2_4_1_i_fu_1402_p2_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_p_Val2_4_1_i_fu_1402_p2_carry__3_O_UNCONNECTED;
  wire [3:2]\NLW_p_Val2_4_2_1_i_reg_2104_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_4_2_1_i_reg_2104_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:1]NLW_p_assign_2_fu_1075_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_p_assign_2_fu_1075_p2_carry__1_O_UNCONNECTED;
  wire NLW_r_V_2_0_i_reg_2032_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_0_i_reg_2032_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_0_i_reg_2032_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_0_i_reg_2032_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_0_i_reg_2032_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_0_i_reg_2032_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_0_i_reg_2032_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_0_i_reg_2032_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_0_i_reg_2032_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_0_i_reg_2032_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_0_i_reg_2032_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_1_2_i_reg_2074_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_1_2_i_reg_2074_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_1_2_i_reg_2074_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_1_2_i_reg_2074_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_1_2_i_reg_2074_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_1_2_i_reg_2074_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_1_2_i_reg_2074_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_1_2_i_reg_2074_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_1_2_i_reg_2074_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_1_2_i_reg_2074_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_1_2_i_reg_2074_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_1_i_reg_2037_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_1_i_reg_2037_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_1_i_reg_2037_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_1_i_reg_2037_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_1_i_reg_2037_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_1_i_reg_2037_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_1_i_reg_2037_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_1_i_reg_2037_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_1_i_reg_2037_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_1_i_reg_2037_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_1_i_reg_2037_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_2047_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_2047_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_2047_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_2047_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_2047_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_2047_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_2_1_i_reg_2047_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_2_1_i_reg_2047_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_2_1_i_reg_2047_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_2_1_i_reg_2047_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_2_1_i_reg_2047_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_2109_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_2109_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_2109_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_2109_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_2109_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_2109_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_2_2_i_reg_2109_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_2_2_i_reg_2109_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_2_2_i_reg_2109_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_2_2_i_reg_2109_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_2_2_i_reg_2109_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp21_reg_2058_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp21_reg_2058_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp21_reg_2058_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp21_reg_2058_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp21_reg_2058_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp21_reg_2058_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp21_reg_2058_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp21_reg_2058_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp21_reg_2058_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_tmp21_reg_2058_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp21_reg_2058_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp26_reg_2064_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp26_reg_2064_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp26_reg_2064_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp26_reg_2064_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp26_reg_2064_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp26_reg_2064_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp26_reg_2064_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp26_reg_2064_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp26_reg_2064_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_tmp26_reg_2064_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp26_reg_2064_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_115_i_fu_699_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_115_i_fu_699_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_115_i_fu_699_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_120_1_i_fu_819_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_120_1_i_fu_819_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_120_1_i_fu_819_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_120_2_i_fu_856_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_120_2_i_fu_856_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_120_2_i_fu_856_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_120_i_fu_777_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_120_i_fu_777_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_120_i_fu_777_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_132_1_i_fu_834_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_132_1_i_fu_834_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_132_1_i_fu_834_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_132_2_i_fu_871_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_132_2_i_fu_871_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_132_2_i_fu_871_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_132_i_fu_796_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_132_i_fu_796_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_132_i_fu_796_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_19_fu_1398_p2_carry__0_CO_UNCONNECTED;
  wire NLW_tmp_20_reg_2099_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_20_reg_2099_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_20_reg_2099_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_20_reg_2099_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_20_reg_2099_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_20_reg_2099_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_20_reg_2099_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_20_reg_2099_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_20_reg_2099_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_20_reg_2099_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_20_reg_2099_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_2_i_fu_661_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_2_i_fu_661_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_2_i_fu_661_p2_carry__0_O_UNCONNECTED;
  wire NLW_tmp_58_reg_2114_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_58_reg_2114_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_58_reg_2114_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_58_reg_2114_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_58_reg_2114_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_58_reg_2114_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_58_reg_2114_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_58_reg_2114_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_58_reg_2114_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_58_reg_2114_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_58_reg_2114_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_i_fu_1058_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_6_i_fu_1058_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_i_fu_1058_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_8_i_fu_1071_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_8_i_fu_1071_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_8_i_fu_1071_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLoc_x_reg_1894[0]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1894[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \ImagLoc_x_reg_1894[10]_i_1 
       (.I0(\tmp_50_reg_1900[0]_i_2_n_0 ),
        .I1(\t_V_1_reg_486_reg[10]_0 [9]),
        .I2(\t_V_1_reg_486_reg[10]_0 [10]),
        .O(\ImagLoc_x_reg_1894[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ImagLoc_x_reg_1894[1]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [1]),
        .I1(\t_V_1_reg_486_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1894[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ImagLoc_x_reg_1894[2]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [2]),
        .I1(\t_V_1_reg_486_reg[10]_0 [1]),
        .I2(\t_V_1_reg_486_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1894[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ImagLoc_x_reg_1894[3]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [3]),
        .I1(\t_V_1_reg_486_reg[10]_0 [0]),
        .I2(\t_V_1_reg_486_reg[10]_0 [1]),
        .I3(\t_V_1_reg_486_reg[10]_0 [2]),
        .O(\ImagLoc_x_reg_1894[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ImagLoc_x_reg_1894[4]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [4]),
        .I1(\t_V_1_reg_486_reg[10]_0 [2]),
        .I2(\t_V_1_reg_486_reg[10]_0 [1]),
        .I3(\t_V_1_reg_486_reg[10]_0 [0]),
        .I4(\t_V_1_reg_486_reg[10]_0 [3]),
        .O(\ImagLoc_x_reg_1894[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \ImagLoc_x_reg_1894[5]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [5]),
        .I1(\t_V_1_reg_486_reg[10]_0 [2]),
        .I2(\t_V_1_reg_486_reg[10]_0 [1]),
        .I3(\t_V_1_reg_486_reg[10]_0 [4]),
        .I4(\t_V_1_reg_486_reg[10]_0 [3]),
        .I5(\t_V_1_reg_486_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1894[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ImagLoc_x_reg_1894[6]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [6]),
        .I1(\ImagLoc_x_reg_1894[8]_i_2_n_0 ),
        .O(\ImagLoc_x_reg_1894[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ImagLoc_x_reg_1894[7]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [7]),
        .I1(\ImagLoc_x_reg_1894[8]_i_2_n_0 ),
        .I2(\t_V_1_reg_486_reg[10]_0 [6]),
        .O(\ImagLoc_x_reg_1894[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ImagLoc_x_reg_1894[8]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [8]),
        .I1(\t_V_1_reg_486_reg[10]_0 [6]),
        .I2(\ImagLoc_x_reg_1894[8]_i_2_n_0 ),
        .I3(\t_V_1_reg_486_reg[10]_0 [7]),
        .O(\ImagLoc_x_reg_1894[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ImagLoc_x_reg_1894[8]_i_2 
       (.I0(\t_V_1_reg_486_reg[10]_0 [5]),
        .I1(\t_V_1_reg_486_reg[10]_0 [2]),
        .I2(\t_V_1_reg_486_reg[10]_0 [1]),
        .I3(\t_V_1_reg_486_reg[10]_0 [4]),
        .I4(\t_V_1_reg_486_reg[10]_0 [3]),
        .I5(\t_V_1_reg_486_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1894[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ImagLoc_x_reg_1894[9]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [9]),
        .I1(\tmp_50_reg_1900[0]_i_2_n_0 ),
        .O(\ImagLoc_x_reg_1894[9]_i_1_n_0 ));
  FDRE \ImagLoc_x_reg_1894_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[0]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1894_reg[0]_0 ),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1894_reg[10] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[10]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1894_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1894_reg[1] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[1]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1894_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1894_reg[2] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[2]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1894_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1894_reg[3] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[3]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1894_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1894_reg[4] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[4]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1894_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1894_reg[5] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[5]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1894_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1894_reg[6] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[6]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1894_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1894_reg[7] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[7]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1894_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1894_reg[8] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[8]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1894_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1894_reg[9] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[9]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1894_reg[10]_0 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(not_i_i_i_i_reg_2130),
        .I1(isneg_reg_2119),
        .I2(p_Val2_1_reg_2125[0]),
        .O(\not_i_i_i_i_reg_2130_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(not_i_i_i_i_reg_2130),
        .I1(isneg_reg_2119),
        .I2(p_Val2_1_reg_2125[1]),
        .O(\not_i_i_i_i_reg_2130_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(not_i_i_i_i_reg_2130),
        .I1(isneg_reg_2119),
        .I2(p_Val2_1_reg_2125[2]),
        .O(\not_i_i_i_i_reg_2130_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(not_i_i_i_i_reg_2130),
        .I1(isneg_reg_2119),
        .I2(p_Val2_1_reg_2125[3]),
        .O(\not_i_i_i_i_reg_2130_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(not_i_i_i_i_reg_2130),
        .I1(isneg_reg_2119),
        .I2(p_Val2_1_reg_2125[4]),
        .O(\not_i_i_i_i_reg_2130_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(not_i_i_i_i_reg_2130),
        .I1(isneg_reg_2119),
        .I2(p_Val2_1_reg_2125[5]),
        .O(\not_i_i_i_i_reg_2130_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(not_i_i_i_i_reg_2130),
        .I1(isneg_reg_2119),
        .I2(p_Val2_1_reg_2125[6]),
        .O(\not_i_i_i_i_reg_2130_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(ap_reg_pp0_iter9_or_cond_i_i_reg_1912),
        .I1(ap_enable_reg_pp0_iter10_reg_n_0),
        .I2(filter2D_hls_mac_ibs_U34_n_21),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(not_i_i_i_i_reg_2130),
        .I1(isneg_reg_2119),
        .I2(p_Val2_1_reg_2125[7]),
        .O(\not_i_i_i_i_reg_2130_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond389_i_i_fu_650_p2),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state16),
        .I1(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond389_i_i_fu_650_p2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFFFBAAAAFFFBFFFB)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(filter2D_hls_mac_ibs_U34_n_21),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(ap_enable_reg_pp0_iter10_reg_n_0),
        .O(\ap_CS_fsm[5]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .I2(exitcond388_i_i_fu_982_p2),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_state4),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40CC4000)) 
    ap_enable_reg_pp0_iter10_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter10_reg_n_0),
        .I3(filter2D_hls_mac_ibs_U34_n_21),
        .I4(ap_enable_reg_pp0_iter9),
        .O(ap_enable_reg_pp0_iter10_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter10_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(filter2D_hls_mac_ibs_U34_n_21),
        .O(ap_block_pp0_stage0_subdone));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter4_i_2
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter4_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4_i_2_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_reg_pp0_iter1_exitcond388_i_i_reg_1885[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .I2(exitcond388_i_i_reg_1885),
        .I3(ap_reg_pp0_iter1_exitcond388_i_i_reg_1885),
        .O(\ap_reg_pp0_iter1_exitcond388_i_i_reg_1885[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond388_i_i_reg_1885_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond388_i_i_reg_1885[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond388_i_i_reg_1885),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_reg_pp0_iter1_or_cond_i_i_reg_1912[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .I2(or_cond_i_i_reg_1912),
        .I3(ap_reg_pp0_iter1_or_cond_i_i_reg_1912),
        .O(\ap_reg_pp0_iter1_or_cond_i_i_reg_1912[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_or_cond_i_i_reg_1912_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_or_cond_i_i_reg_1912[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_or_cond_i_i_reg_1912),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_brmerge_i_reg_1930_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(brmerge_i_reg_1930),
        .Q(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_exitcond388_i_i_reg_1885),
        .Q(\ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_cond_i_i_i_reg_1916),
        .Q(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_exitcond388_i_i_reg_1885_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg_n_0_[0] ),
        .Q(ap_reg_pp0_iter3_exitcond388_i_i_reg_1885),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1956[0]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1956[10]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1956[1]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1956[2]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1956[3]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1956[4]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1956[5]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1956[6]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1956[7]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1956[8]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1956[9]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916),
        .Q(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916),
        .R(1'b0));
  (* srl_bus_name = "inst/\Filter2D_U0/ap_reg_pp0_iter3_or_cond_i_i_reg_1912_reg " *) 
  (* srl_name = "inst/\Filter2D_U0/ap_reg_pp0_iter3_or_cond_i_i_reg_1912_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_or_cond_i_i_reg_1912_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_reg_pp0_iter1_or_cond_i_i_reg_1912),
        .Q(\ap_reg_pp0_iter3_or_cond_i_i_reg_1912_reg[0]_srl2_n_0 ));
  FDRE \ap_reg_pp0_iter3_reg_497_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_497[0]),
        .Q(ap_reg_pp0_iter3_reg_497[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_497_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_497[1]),
        .Q(ap_reg_pp0_iter3_reg_497[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_497_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_497[2]),
        .Q(ap_reg_pp0_iter3_reg_497[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_497_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_497[3]),
        .Q(ap_reg_pp0_iter3_reg_497[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_497_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_497[4]),
        .Q(ap_reg_pp0_iter3_reg_497[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_497_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_497[5]),
        .Q(ap_reg_pp0_iter3_reg_497[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_497_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_497[6]),
        .Q(ap_reg_pp0_iter3_reg_497[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_497_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_497[7]),
        .Q(ap_reg_pp0_iter3_reg_497[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_exitcond388_i_i_reg_1885_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter3_exitcond388_i_i_reg_1885),
        .Q(ap_reg_pp0_iter4_exitcond388_i_i_reg_1885),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_or_cond_i_i_reg_1912_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter3_or_cond_i_i_reg_1912_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_or_cond_i_i_reg_1912),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_or_cond_i_i_reg_1912_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_or_cond_i_i_reg_1912),
        .Q(ap_reg_pp0_iter5_or_cond_i_i_reg_1912),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1996[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1996[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1996[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1996[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1996[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1996[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1996[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1996[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_or_cond_i_i_reg_1912_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_or_cond_i_i_reg_1912),
        .Q(ap_reg_pp0_iter6_or_cond_i_i_reg_1912),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_or_cond_i_i_reg_1912_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_or_cond_i_i_reg_1912),
        .Q(ap_reg_pp0_iter7_or_cond_i_i_reg_1912),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_or_cond_i_i_reg_1912_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter7_or_cond_i_i_reg_1912),
        .Q(ap_reg_pp0_iter8_or_cond_i_i_reg_1912),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_57_reg_2094_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_57_reg_2094[0]),
        .Q(ap_reg_pp0_iter8_tmp_57_reg_2094[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_57_reg_2094_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_57_reg_2094[1]),
        .Q(ap_reg_pp0_iter8_tmp_57_reg_2094[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_57_reg_2094_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_57_reg_2094[2]),
        .Q(ap_reg_pp0_iter8_tmp_57_reg_2094[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_57_reg_2094_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_57_reg_2094[3]),
        .Q(ap_reg_pp0_iter8_tmp_57_reg_2094[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_57_reg_2094_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_57_reg_2094[4]),
        .Q(ap_reg_pp0_iter8_tmp_57_reg_2094[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_57_reg_2094_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_57_reg_2094[5]),
        .Q(ap_reg_pp0_iter8_tmp_57_reg_2094[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_57_reg_2094_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_57_reg_2094[6]),
        .Q(ap_reg_pp0_iter8_tmp_57_reg_2094[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_57_reg_2094_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_57_reg_2094[7]),
        .Q(ap_reg_pp0_iter8_tmp_57_reg_2094[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_or_cond_i_i_reg_1912_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter8_or_cond_i_i_reg_1912),
        .Q(ap_reg_pp0_iter9_or_cond_i_i_reg_1912),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_i_reg_1930[0]_i_1 
       (.I0(tmp_6_i_fu_1058_p2),
        .I1(rev_reg_1865),
        .O(brmerge_i_fu_1117_p2));
  FDRE \brmerge_i_reg_1930_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(brmerge_i_fu_1117_p2),
        .Q(brmerge_i_reg_1930),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \col_assign_1_t_i_reg_1943[1]_i_1 
       (.I0(ap_reg_pp0_iter1_exitcond388_i_i_reg_1885),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .O(col_assign_1_t_i_reg_19430));
  FDRE \col_assign_1_t_i_reg_1943_reg[0] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(\col_assign_1_t_i_reg_1943_reg[1]_0 [0]),
        .Q(col_assign_1_t_i_reg_1943[0]),
        .R(1'b0));
  FDRE \col_assign_1_t_i_reg_1943_reg[1] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(\col_assign_1_t_i_reg_1943_reg[1]_0 [1]),
        .Q(col_assign_1_t_i_reg_1943[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1967_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_0_0_fu_1165_p3[0]),
        .Q(col_buf_0_val_0_0_reg_1967[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1967_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_0_0_fu_1165_p3[1]),
        .Q(col_buf_0_val_0_0_reg_1967[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1967_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_0_0_fu_1165_p3[2]),
        .Q(col_buf_0_val_0_0_reg_1967[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1967_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_0_0_fu_1165_p3[3]),
        .Q(col_buf_0_val_0_0_reg_1967[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1967_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_0_0_fu_1165_p3[4]),
        .Q(col_buf_0_val_0_0_reg_1967[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1967_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_0_0_fu_1165_p3[5]),
        .Q(col_buf_0_val_0_0_reg_1967[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1967_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_0_0_fu_1165_p3[6]),
        .Q(col_buf_0_val_0_0_reg_1967[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1967_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_0_0_fu_1165_p3[7]),
        .Q(col_buf_0_val_0_0_reg_1967[7]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1980_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_1_0_fu_1183_p3[0]),
        .Q(col_buf_0_val_1_0_reg_1980[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1980_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_1_0_fu_1183_p3[1]),
        .Q(col_buf_0_val_1_0_reg_1980[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1980_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_1_0_fu_1183_p3[2]),
        .Q(col_buf_0_val_1_0_reg_1980[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1980_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_1_0_fu_1183_p3[3]),
        .Q(col_buf_0_val_1_0_reg_1980[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1980_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_1_0_fu_1183_p3[4]),
        .Q(col_buf_0_val_1_0_reg_1980[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1980_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_1_0_fu_1183_p3[5]),
        .Q(col_buf_0_val_1_0_reg_1980[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1980_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_1_0_fu_1183_p3[6]),
        .Q(col_buf_0_val_1_0_reg_1980[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1980_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_1_0_fu_1183_p3[7]),
        .Q(col_buf_0_val_1_0_reg_1980[7]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1988_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_2_0_fu_1201_p3[0]),
        .Q(col_buf_0_val_2_0_reg_1988[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1988_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_2_0_fu_1201_p3[1]),
        .Q(col_buf_0_val_2_0_reg_1988[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1988_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_2_0_fu_1201_p3[2]),
        .Q(col_buf_0_val_2_0_reg_1988[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1988_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_2_0_fu_1201_p3[3]),
        .Q(col_buf_0_val_2_0_reg_1988[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1988_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_2_0_fu_1201_p3[4]),
        .Q(col_buf_0_val_2_0_reg_1988[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1988_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_2_0_fu_1201_p3[5]),
        .Q(col_buf_0_val_2_0_reg_1988[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1988_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_2_0_fu_1201_p3[6]),
        .Q(col_buf_0_val_2_0_reg_1988[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1988_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_U_n_8),
        .D(col_buf_0_val_2_0_fu_1201_p3[7]),
        .Q(col_buf_0_val_2_0_reg_1988[7]),
        .R(1'b0));
  CARRY4 exitcond388_i_i_fu_982_p2_carry
       (.CI(1'b0),
        .CO({exitcond388_i_i_fu_982_p2,exitcond388_i_i_fu_982_p2_carry_n_1,exitcond388_i_i_fu_982_p2_carry_n_2,exitcond388_i_i_fu_982_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond388_i_i_fu_982_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \exitcond388_i_i_reg_1885[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .I2(exitcond388_i_i_fu_982_p2),
        .I3(exitcond388_i_i_reg_1885),
        .O(\exitcond388_i_i_reg_1885[0]_i_1_n_0 ));
  FDRE \exitcond388_i_i_reg_1885_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond388_i_i_reg_1885[0]_i_1_n_0 ),
        .Q(exitcond388_i_i_reg_1885),
        .R(1'b0));
  CARRY4 exitcond389_i_i_fu_650_p2_carry
       (.CI(1'b0),
        .CO({exitcond389_i_i_fu_650_p2,exitcond389_i_i_fu_650_p2_carry_n_1,exitcond389_i_i_fu_650_p2_carry_n_2,exitcond389_i_i_fu_650_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond389_i_i_fu_650_p2_carry_O_UNCONNECTED[3:0]),
        .S({\icmp_reg_1776_reg[0]_0 [2:1],exitcond389_i_i_fu_650_p2_carry_i_3_n_0,\icmp_reg_1776_reg[0]_0 [0]}));
  LUT6 #(
    .INIT(64'h8148000020120400)) 
    exitcond389_i_i_fu_650_p2_carry_i_3
       (.I0(Q[3]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[4]),
        .I2(exitcond389_i_i_fu_650_p2_carry_0),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I4(exitcond389_i_i_fu_650_p2_carry_i_9_n_0),
        .I5(Q[4]),
        .O(exitcond389_i_i_fu_650_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    exitcond389_i_i_fu_650_p2_carry_i_9
       (.I0(Q[5]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[5]),
        .O(exitcond389_i_i_fu_650_p2_carry_i_9_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mac_ibs filter2D_hls_mac_ibs_U34
       (.D({filter2D_hls_mac_ibs_U34_n_0,filter2D_hls_mac_ibs_U34_n_1,filter2D_hls_mac_ibs_U34_n_2,filter2D_hls_mac_ibs_U34_n_3,filter2D_hls_mac_ibs_U34_n_4,filter2D_hls_mac_ibs_U34_n_5,filter2D_hls_mac_ibs_U34_n_6,filter2D_hls_mac_ibs_U34_n_7,filter2D_hls_mac_ibs_U34_n_8,filter2D_hls_mac_ibs_U34_n_9,filter2D_hls_mac_ibs_U34_n_10,filter2D_hls_mac_ibs_U34_n_11,filter2D_hls_mac_ibs_U34_n_12,filter2D_hls_mac_ibs_U34_n_13,filter2D_hls_mac_ibs_U34_n_14,filter2D_hls_mac_ibs_U34_n_15,filter2D_hls_mac_ibs_U34_n_16,filter2D_hls_mac_ibs_U34_n_17}),
        .P({tmp26_reg_2064_reg_n_89,tmp26_reg_2064_reg_n_90,tmp26_reg_2064_reg_n_91,tmp26_reg_2064_reg_n_92,tmp26_reg_2064_reg_n_93,tmp26_reg_2064_reg_n_94,tmp26_reg_2064_reg_n_95,tmp26_reg_2064_reg_n_96,tmp26_reg_2064_reg_n_97,tmp26_reg_2064_reg_n_98,tmp26_reg_2064_reg_n_99,tmp26_reg_2064_reg_n_100,tmp26_reg_2064_reg_n_101,tmp26_reg_2064_reg_n_102,tmp26_reg_2064_reg_n_103,tmp26_reg_2064_reg_n_104,tmp26_reg_2064_reg_n_105}),
        .Q(src_kernel_win_0_va_fu_294),
        .\ap_CS_fsm_reg[0] (Filter2D_U0_p_kernel_val_2_V_2_read),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_reg_pp0_iter1_exitcond388_i_i_reg_1885(ap_reg_pp0_iter1_exitcond388_i_i_reg_1885),
        .ap_reg_pp0_iter4_exitcond388_i_i_reg_1885(ap_reg_pp0_iter4_exitcond388_i_i_reg_1885),
        .ap_reg_pp0_iter9_or_cond_i_i_reg_1912(ap_reg_pp0_iter9_or_cond_i_i_reg_1912),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .grp_fu_1543_ce(grp_fu_1543_ce),
        .internal_empty_n_reg(filter2D_hls_mac_ibs_U34_n_21),
        .kernel_val_0_V_2_c_empty_n(kernel_val_0_V_2_c_empty_n),
        .kernel_val_1_V_2_c_empty_n(kernel_val_1_V_2_c_empty_n),
        .kernel_val_2_V_0_c_empty_n(kernel_val_2_V_0_c_empty_n),
        .kernel_val_2_V_2_c_empty_n(kernel_val_2_V_2_c_empty_n),
        .or_cond_i_i_i_reg_1916(or_cond_i_i_i_reg_1916),
        .p(p),
        .p_0({ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg[0]_0 }),
        .p_1(p_0),
        .p_2(ap_enable_reg_pp0_iter10_reg_n_0),
        .ram_reg_i_3(\icmp_reg_1776_reg_n_0_[0] ),
        .src_kernel_win_0_va_1_fu_2980(src_kernel_win_0_va_1_fu_2980),
        .ult_reg_1771(ult_reg_1771));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1762[0]_i_1 
       (.I0(Q[0]),
        .O(i_V_fu_655_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_V_reg_1762[10]_i_1 
       (.I0(Q[10]),
        .I1(Q[7]),
        .I2(\i_V_reg_1762[10]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(i_V_fu_655_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_1762[10]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\i_V_reg_1762[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_1762[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(i_V_fu_655_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_1762[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\i_V_reg_1762[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_1762[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(i_V_fu_655_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_1762[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\i_V_reg_1762[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1762[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\i_V_reg_1762[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_V_reg_1762[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(\i_V_reg_1762[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\i_V_reg_1762[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_V_reg_1762[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\i_V_reg_1762[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \i_V_reg_1762[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\i_V_reg_1762[10]_i_2_n_0 ),
        .O(\i_V_reg_1762[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_V_reg_1762[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\i_V_reg_1762[10]_i_2_n_0 ),
        .I3(Q[6]),
        .O(\i_V_reg_1762[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_V_reg_1762[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\i_V_reg_1762[10]_i_2_n_0 ),
        .I4(Q[7]),
        .O(\i_V_reg_1762[9]_i_1_n_0 ));
  FDRE \i_V_reg_1762_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_655_p2[0]),
        .Q(i_V_reg_1762[0]),
        .R(1'b0));
  FDRE \i_V_reg_1762_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_655_p2[10]),
        .Q(i_V_reg_1762[10]),
        .R(1'b0));
  FDRE \i_V_reg_1762_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_655_p2[1]),
        .Q(i_V_reg_1762[1]),
        .R(1'b0));
  FDRE \i_V_reg_1762_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1762[2]_i_1_n_0 ),
        .Q(i_V_reg_1762[2]),
        .R(1'b0));
  FDRE \i_V_reg_1762_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_655_p2[3]),
        .Q(i_V_reg_1762[3]),
        .R(1'b0));
  FDRE \i_V_reg_1762_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1762[4]_i_1_n_0 ),
        .Q(i_V_reg_1762[4]),
        .R(1'b0));
  FDRE \i_V_reg_1762_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1762[5]_i_1_n_0 ),
        .Q(i_V_reg_1762[5]),
        .R(1'b0));
  FDRE \i_V_reg_1762_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1762[6]_i_1_n_0 ),
        .Q(i_V_reg_1762[6]),
        .R(1'b0));
  FDRE \i_V_reg_1762_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1762[7]_i_1_n_0 ),
        .Q(i_V_reg_1762[7]),
        .R(1'b0));
  FDRE \i_V_reg_1762_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1762[8]_i_1_n_0 ),
        .Q(i_V_reg_1762[8]),
        .R(1'b0));
  FDRE \i_V_reg_1762_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1762[9]_i_1_n_0 ),
        .Q(i_V_reg_1762[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1776[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[8]),
        .I2(\icmp_reg_1776[0]_i_2_n_0 ),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(icmp_fu_681_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1776[0]_i_2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\icmp_reg_1776[0]_i_2_n_0 ));
  FDRE \icmp_reg_1776_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(icmp_fu_681_p2),
        .Q(\icmp_reg_1776_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    internal_full_n_i_1__11
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce_1),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  FDRE \isneg_reg_2119_reg[0] 
       (.C(ap_clk),
        .CE(isneg_reg_21190),
        .D(p_Val2_2_fu_1477_p2),
        .Q(isneg_reg_2119),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe k_buf_0_val_3_U
       (.ADDRBWRADDR({x_reg_1920,ADDRBWRADDR}),
        .D(k_buf_0_val_3_q0),
        .Q(k_buf_0_val_5_addr_reg_1956),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .\ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] (k_buf_0_val_3_U_n_8),
        .ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916),
        .\col_buf_0_val_1_0_reg_1980_reg[7] (\ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg_n_0_[0] ),
        .\col_buf_0_val_1_0_reg_1980_reg[7]_0 (filter2D_hls_mac_ibs_U34_n_21),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg(reg_497),
        .ram_reg_0(\icmp_reg_1776_reg_n_0_[0] ),
        .ram_reg_1(\tmp_93_i_reg_1781_reg_n_0_[0] ),
        .ult_reg_1771(ult_reg_1771));
  FDRE \k_buf_0_val_3_addr_reg_1937_reg[0] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(ADDRBWRADDR[0]),
        .Q(k_buf_0_val_5_addr_reg_1956[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1937_reg[10] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(x_reg_1920[10]),
        .Q(k_buf_0_val_5_addr_reg_1956[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1937_reg[1] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(ADDRBWRADDR[1]),
        .Q(k_buf_0_val_5_addr_reg_1956[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1937_reg[2] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(x_reg_1920[2]),
        .Q(k_buf_0_val_5_addr_reg_1956[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1937_reg[3] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(x_reg_1920[3]),
        .Q(k_buf_0_val_5_addr_reg_1956[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1937_reg[4] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(x_reg_1920[4]),
        .Q(k_buf_0_val_5_addr_reg_1956[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1937_reg[5] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(x_reg_1920[5]),
        .Q(k_buf_0_val_5_addr_reg_1956[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1937_reg[6] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(x_reg_1920[6]),
        .Q(k_buf_0_val_5_addr_reg_1956[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1937_reg[7] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(x_reg_1920[7]),
        .Q(k_buf_0_val_5_addr_reg_1956[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1937_reg[8] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(x_reg_1920[8]),
        .Q(k_buf_0_val_5_addr_reg_1956[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1937_reg[9] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_19430),
        .D(x_reg_1920[9]),
        .Q(k_buf_0_val_5_addr_reg_1956[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \k_buf_0_val_3_load_reg_1962[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(k_buf_0_val_3_U_n_8),
        .O(k_buf_0_val_3_load_reg_19620));
  FDRE \k_buf_0_val_3_load_reg_1962_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_3_q0[0]),
        .Q(k_buf_0_val_3_load_reg_1962[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1962_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_3_q0[1]),
        .Q(k_buf_0_val_3_load_reg_1962[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1962_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_3_q0[2]),
        .Q(k_buf_0_val_3_load_reg_1962[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1962_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_3_q0[3]),
        .Q(k_buf_0_val_3_load_reg_1962[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1962_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_3_q0[4]),
        .Q(k_buf_0_val_3_load_reg_1962[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1962_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_3_q0[5]),
        .Q(k_buf_0_val_3_load_reg_1962[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1962_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_3_q0[6]),
        .Q(k_buf_0_val_3_load_reg_1962[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1962_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_3_q0[7]),
        .Q(k_buf_0_val_3_load_reg_1962[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe_18 k_buf_0_val_4_U
       (.ADDRBWRADDR({x_reg_1920,ADDRBWRADDR}),
        .D(k_buf_0_val_4_q0),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg(filter2D_hls_mac_ibs_U34_n_21),
        .ram_reg_0(\icmp_reg_1776_reg_n_0_[0] ),
        .ram_reg_1(\tmp_93_1_i_reg_1785_reg_n_0_[0] ),
        .ram_reg_2(k_buf_0_val_3_load_reg_1962),
        .ram_reg_3(ap_reg_pp0_iter3_reg_497),
        .ult_reg_1771(ult_reg_1771));
  FDRE \k_buf_0_val_4_load_reg_1975_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_4_q0[0]),
        .Q(k_buf_0_val_4_load_reg_1975[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1975_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_4_q0[1]),
        .Q(k_buf_0_val_4_load_reg_1975[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1975_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_4_q0[2]),
        .Q(k_buf_0_val_4_load_reg_1975[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1975_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_4_q0[3]),
        .Q(k_buf_0_val_4_load_reg_1975[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1975_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_4_q0[4]),
        .Q(k_buf_0_val_4_load_reg_1975[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1975_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_4_q0[5]),
        .Q(k_buf_0_val_4_load_reg_1975[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1975_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_4_q0[6]),
        .Q(k_buf_0_val_4_load_reg_1975[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1975_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_19620),
        .D(k_buf_0_val_4_q0[7]),
        .Q(k_buf_0_val_4_load_reg_1975[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe_19 k_buf_0_val_5_U
       (.ADDRBWRADDR({x_reg_1920,ADDRBWRADDR}),
        .DOBDO(k_buf_0_val_5_q0),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg(filter2D_hls_mac_ibs_U34_n_21),
        .ram_reg_0(\icmp_reg_1776_reg_n_0_[0] ),
        .ram_reg_1(\tmp_93_i_reg_1781_reg_n_0_[0] ),
        .ram_reg_2(k_buf_0_val_4_load_reg_1975),
        .ram_reg_3(ap_reg_pp0_iter3_reg_497),
        .ult_reg_1771(ult_reg_1771));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(Filter2D_U0_p_src_data_stream_V_read),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \not_i_i_i_i_reg_2130[0]_i_1 
       (.I0(ap_reg_pp0_iter8_or_cond_i_i_reg_1912),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .O(isneg_reg_21190));
  LUT2 #(
    .INIT(4'h7)) 
    \not_i_i_i_i_reg_2130[0]_i_2 
       (.I0(\not_i_i_i_i_reg_2130[0]_i_3_n_0 ),
        .I1(\not_i_i_i_i_reg_2130[0]_i_4_n_0 ),
        .O(not_i_i_i_i_fu_1506_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \not_i_i_i_i_reg_2130[0]_i_3 
       (.I0(p_Val2_2_fu_1477_p2__0[13]),
        .I1(p_Val2_2_fu_1477_p2__0[11]),
        .I2(p_Val2_2_fu_1477_p2__0[12]),
        .I3(p_Val2_2_fu_1477_p2__0[8]),
        .I4(p_Val2_2_fu_1477_p2__0[9]),
        .I5(p_Val2_2_fu_1477_p2__0[10]),
        .O(\not_i_i_i_i_reg_2130[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \not_i_i_i_i_reg_2130[0]_i_4 
       (.I0(p_Val2_2_fu_1477_p2__0[18]),
        .I1(p_Val2_2_fu_1477_p2__0[17]),
        .I2(p_Val2_2_fu_1477_p2),
        .I3(p_Val2_2_fu_1477_p2__0[14]),
        .I4(p_Val2_2_fu_1477_p2__0[15]),
        .I5(p_Val2_2_fu_1477_p2__0[16]),
        .O(\not_i_i_i_i_reg_2130[0]_i_4_n_0 ));
  FDRE \not_i_i_i_i_reg_2130_reg[0] 
       (.C(ap_clk),
        .CE(isneg_reg_21190),
        .D(not_i_i_i_i_fu_1506_p2),
        .Q(not_i_i_i_i_reg_2130),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \or_cond_i_i_i_reg_1916[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .I2(exitcond388_i_i_reg_1885),
        .O(brmerge_i_reg_19300));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_i_reg_1916[0]_i_2 
       (.I0(tmp_6_i_fu_1058_p2),
        .I1(tmp_50_reg_1900),
        .O(p_0_in14_out));
  FDRE \or_cond_i_i_i_reg_1916_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(p_0_in14_out),
        .Q(or_cond_i_i_i_reg_1916),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \or_cond_i_i_reg_1912[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .I2(exitcond388_i_i_fu_982_p2),
        .O(ImagLoc_x_reg_18940));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \or_cond_i_i_reg_1912[0]_i_2 
       (.I0(\icmp_reg_1776_reg_n_0_[0] ),
        .I1(\t_V_1_reg_486_reg[10]_0 [10]),
        .I2(\t_V_1_reg_486_reg[10]_0 [9]),
        .I3(\or_cond_i_i_reg_1912[0]_i_3_n_0 ),
        .O(or_cond_i_i_fu_1045_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_i_i_reg_1912[0]_i_3 
       (.I0(\or_cond_i_i_reg_1912[0]_i_4_n_0 ),
        .I1(\t_V_1_reg_486_reg[10]_0 [7]),
        .I2(\t_V_1_reg_486_reg[10]_0 [8]),
        .I3(\t_V_1_reg_486_reg[10]_0 [5]),
        .I4(\t_V_1_reg_486_reg[10]_0 [6]),
        .O(\or_cond_i_i_reg_1912[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_i_reg_1912[0]_i_4 
       (.I0(\t_V_1_reg_486_reg[10]_0 [2]),
        .I1(\t_V_1_reg_486_reg[10]_0 [1]),
        .I2(\t_V_1_reg_486_reg[10]_0 [4]),
        .I3(\t_V_1_reg_486_reg[10]_0 [3]),
        .O(\or_cond_i_i_reg_1912[0]_i_4_n_0 ));
  FDRE \or_cond_i_i_reg_1912_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(or_cond_i_i_fu_1045_p2),
        .Q(or_cond_i_i_reg_1912),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_2125[3]_i_2 
       (.I0(tmp_20_reg_2099_reg_n_103),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[2]),
        .I2(tmp_58_reg_2114_reg_n_103),
        .O(\p_Val2_1_reg_2125[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_2125[3]_i_3 
       (.I0(tmp_20_reg_2099_reg_n_104),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[1]),
        .I2(tmp_58_reg_2114_reg_n_104),
        .O(\p_Val2_1_reg_2125[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_2125[3]_i_4 
       (.I0(tmp_20_reg_2099_reg_n_105),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[0]),
        .I2(tmp_58_reg_2114_reg_n_105),
        .O(\p_Val2_1_reg_2125[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_2125[3]_i_5 
       (.I0(tmp_20_reg_2099_reg_n_102),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[3]),
        .I2(tmp_58_reg_2114_reg_n_102),
        .I3(\p_Val2_1_reg_2125[3]_i_2_n_0 ),
        .O(\p_Val2_1_reg_2125[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_2125[3]_i_6 
       (.I0(tmp_20_reg_2099_reg_n_103),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[2]),
        .I2(tmp_58_reg_2114_reg_n_103),
        .I3(\p_Val2_1_reg_2125[3]_i_3_n_0 ),
        .O(\p_Val2_1_reg_2125[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_2125[3]_i_7 
       (.I0(tmp_20_reg_2099_reg_n_104),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[1]),
        .I2(tmp_58_reg_2114_reg_n_104),
        .I3(\p_Val2_1_reg_2125[3]_i_4_n_0 ),
        .O(\p_Val2_1_reg_2125[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_1_reg_2125[3]_i_8 
       (.I0(tmp_20_reg_2099_reg_n_105),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[0]),
        .I2(tmp_58_reg_2114_reg_n_105),
        .O(\p_Val2_1_reg_2125[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_2125[7]_i_2 
       (.I0(tmp_20_reg_2099_reg_n_100),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[5]),
        .I2(tmp_58_reg_2114_reg_n_100),
        .O(\p_Val2_1_reg_2125[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_2125[7]_i_3 
       (.I0(tmp_20_reg_2099_reg_n_101),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[4]),
        .I2(tmp_58_reg_2114_reg_n_101),
        .O(\p_Val2_1_reg_2125[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_2125[7]_i_4 
       (.I0(tmp_20_reg_2099_reg_n_102),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[3]),
        .I2(tmp_58_reg_2114_reg_n_102),
        .O(\p_Val2_1_reg_2125[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_1_reg_2125[7]_i_5 
       (.I0(tmp_58_reg_2114_reg_n_99),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[6]),
        .I2(tmp_20_reg_2099_reg_n_99),
        .I3(ap_reg_pp0_iter8_tmp_57_reg_2094[7]),
        .I4(tmp_20_reg_2099_reg_n_98),
        .I5(tmp_58_reg_2114_reg_n_98),
        .O(\p_Val2_1_reg_2125[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_2125[7]_i_6 
       (.I0(\p_Val2_1_reg_2125[7]_i_2_n_0 ),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[6]),
        .I2(tmp_20_reg_2099_reg_n_99),
        .I3(tmp_58_reg_2114_reg_n_99),
        .O(\p_Val2_1_reg_2125[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_2125[7]_i_7 
       (.I0(tmp_20_reg_2099_reg_n_100),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[5]),
        .I2(tmp_58_reg_2114_reg_n_100),
        .I3(\p_Val2_1_reg_2125[7]_i_3_n_0 ),
        .O(\p_Val2_1_reg_2125[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_2125[7]_i_8 
       (.I0(tmp_20_reg_2099_reg_n_101),
        .I1(ap_reg_pp0_iter8_tmp_57_reg_2094[4]),
        .I2(tmp_58_reg_2114_reg_n_101),
        .I3(\p_Val2_1_reg_2125[7]_i_4_n_0 ),
        .O(\p_Val2_1_reg_2125[7]_i_8_n_0 ));
  FDRE \p_Val2_1_reg_2125_reg[0] 
       (.C(ap_clk),
        .CE(isneg_reg_21190),
        .D(p_Val2_1_fu_1491_p2[0]),
        .Q(p_Val2_1_reg_2125[0]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2125_reg[1] 
       (.C(ap_clk),
        .CE(isneg_reg_21190),
        .D(p_Val2_1_fu_1491_p2[1]),
        .Q(p_Val2_1_reg_2125[1]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2125_reg[2] 
       (.C(ap_clk),
        .CE(isneg_reg_21190),
        .D(p_Val2_1_fu_1491_p2[2]),
        .Q(p_Val2_1_reg_2125[2]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2125_reg[3] 
       (.C(ap_clk),
        .CE(isneg_reg_21190),
        .D(p_Val2_1_fu_1491_p2[3]),
        .Q(p_Val2_1_reg_2125[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_1_reg_2125_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_1_reg_2125_reg[3]_i_1_n_0 ,\p_Val2_1_reg_2125_reg[3]_i_1_n_1 ,\p_Val2_1_reg_2125_reg[3]_i_1_n_2 ,\p_Val2_1_reg_2125_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_1_reg_2125[3]_i_2_n_0 ,\p_Val2_1_reg_2125[3]_i_3_n_0 ,\p_Val2_1_reg_2125[3]_i_4_n_0 ,1'b0}),
        .O(p_Val2_1_fu_1491_p2[3:0]),
        .S({\p_Val2_1_reg_2125[3]_i_5_n_0 ,\p_Val2_1_reg_2125[3]_i_6_n_0 ,\p_Val2_1_reg_2125[3]_i_7_n_0 ,\p_Val2_1_reg_2125[3]_i_8_n_0 }));
  FDRE \p_Val2_1_reg_2125_reg[4] 
       (.C(ap_clk),
        .CE(isneg_reg_21190),
        .D(p_Val2_1_fu_1491_p2[4]),
        .Q(p_Val2_1_reg_2125[4]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2125_reg[5] 
       (.C(ap_clk),
        .CE(isneg_reg_21190),
        .D(p_Val2_1_fu_1491_p2[5]),
        .Q(p_Val2_1_reg_2125[5]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2125_reg[6] 
       (.C(ap_clk),
        .CE(isneg_reg_21190),
        .D(p_Val2_1_fu_1491_p2[6]),
        .Q(p_Val2_1_reg_2125[6]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2125_reg[7] 
       (.C(ap_clk),
        .CE(isneg_reg_21190),
        .D(p_Val2_1_fu_1491_p2[7]),
        .Q(p_Val2_1_reg_2125[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_1_reg_2125_reg[7]_i_1 
       (.CI(\p_Val2_1_reg_2125_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_Val2_1_reg_2125_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_1_reg_2125_reg[7]_i_1_n_1 ,\p_Val2_1_reg_2125_reg[7]_i_1_n_2 ,\p_Val2_1_reg_2125_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_1_reg_2125[7]_i_2_n_0 ,\p_Val2_1_reg_2125[7]_i_3_n_0 ,\p_Val2_1_reg_2125[7]_i_4_n_0 }),
        .O(p_Val2_1_fu_1491_p2[7:4]),
        .S({\p_Val2_1_reg_2125[7]_i_5_n_0 ,\p_Val2_1_reg_2125[7]_i_6_n_0 ,\p_Val2_1_reg_2125[7]_i_7_n_0 ,\p_Val2_1_reg_2125[7]_i_8_n_0 }));
  CARRY4 p_Val2_2_fu_1477_p2_carry
       (.CI(1'b0),
        .CO({p_Val2_2_fu_1477_p2_carry_n_0,p_Val2_2_fu_1477_p2_carry_n_1,p_Val2_2_fu_1477_p2_carry_n_2,p_Val2_2_fu_1477_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_2_2_2_i_reg_2109_reg_n_102,r_V_2_2_2_i_reg_2109_reg_n_103,r_V_2_2_2_i_reg_2109_reg_n_104,r_V_2_2_2_i_reg_2109_reg_n_105}),
        .O(NLW_p_Val2_2_fu_1477_p2_carry_O_UNCONNECTED[3:0]),
        .S({p_Val2_2_fu_1477_p2_carry_i_1_n_0,p_Val2_2_fu_1477_p2_carry_i_2_n_0,p_Val2_2_fu_1477_p2_carry_i_3_n_0,p_Val2_2_fu_1477_p2_carry_i_4_n_0}));
  CARRY4 p_Val2_2_fu_1477_p2_carry__0
       (.CI(p_Val2_2_fu_1477_p2_carry_n_0),
        .CO({p_Val2_2_fu_1477_p2_carry__0_n_0,p_Val2_2_fu_1477_p2_carry__0_n_1,p_Val2_2_fu_1477_p2_carry__0_n_2,p_Val2_2_fu_1477_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_2_2_2_i_reg_2109_reg_n_98,r_V_2_2_2_i_reg_2109_reg_n_99,r_V_2_2_2_i_reg_2109_reg_n_100,r_V_2_2_2_i_reg_2109_reg_n_101}),
        .O(NLW_p_Val2_2_fu_1477_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({p_Val2_2_fu_1477_p2_carry__0_i_1_n_0,p_Val2_2_fu_1477_p2_carry__0_i_2_n_0,p_Val2_2_fu_1477_p2_carry__0_i_3_n_0,p_Val2_2_fu_1477_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__0_i_1
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_98),
        .I1(p_Val2_4_2_1_i_reg_2104[7]),
        .O(p_Val2_2_fu_1477_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__0_i_2
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_99),
        .I1(p_Val2_4_2_1_i_reg_2104[6]),
        .O(p_Val2_2_fu_1477_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__0_i_3
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_100),
        .I1(p_Val2_4_2_1_i_reg_2104[5]),
        .O(p_Val2_2_fu_1477_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__0_i_4
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_101),
        .I1(p_Val2_4_2_1_i_reg_2104[4]),
        .O(p_Val2_2_fu_1477_p2_carry__0_i_4_n_0));
  CARRY4 p_Val2_2_fu_1477_p2_carry__1
       (.CI(p_Val2_2_fu_1477_p2_carry__0_n_0),
        .CO({p_Val2_2_fu_1477_p2_carry__1_n_0,p_Val2_2_fu_1477_p2_carry__1_n_1,p_Val2_2_fu_1477_p2_carry__1_n_2,p_Val2_2_fu_1477_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_2_2_2_i_reg_2109_reg_n_94,r_V_2_2_2_i_reg_2109_reg_n_95,r_V_2_2_2_i_reg_2109_reg_n_96,r_V_2_2_2_i_reg_2109_reg_n_97}),
        .O(p_Val2_2_fu_1477_p2__0[11:8]),
        .S({p_Val2_2_fu_1477_p2_carry__1_i_1_n_0,p_Val2_2_fu_1477_p2_carry__1_i_2_n_0,p_Val2_2_fu_1477_p2_carry__1_i_3_n_0,p_Val2_2_fu_1477_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__1_i_1
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_94),
        .I1(p_Val2_4_2_1_i_reg_2104[11]),
        .O(p_Val2_2_fu_1477_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__1_i_2
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_95),
        .I1(p_Val2_4_2_1_i_reg_2104[10]),
        .O(p_Val2_2_fu_1477_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__1_i_3
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_96),
        .I1(p_Val2_4_2_1_i_reg_2104[9]),
        .O(p_Val2_2_fu_1477_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__1_i_4
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_97),
        .I1(p_Val2_4_2_1_i_reg_2104[8]),
        .O(p_Val2_2_fu_1477_p2_carry__1_i_4_n_0));
  CARRY4 p_Val2_2_fu_1477_p2_carry__2
       (.CI(p_Val2_2_fu_1477_p2_carry__1_n_0),
        .CO({p_Val2_2_fu_1477_p2_carry__2_n_0,p_Val2_2_fu_1477_p2_carry__2_n_1,p_Val2_2_fu_1477_p2_carry__2_n_2,p_Val2_2_fu_1477_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_2_fu_1477_p2_carry__2_i_1_n_0,r_V_2_2_2_i_reg_2109_reg_n_91,r_V_2_2_2_i_reg_2109_reg_n_92,r_V_2_2_2_i_reg_2109_reg_n_93}),
        .O(p_Val2_2_fu_1477_p2__0[15:12]),
        .S({p_Val2_2_fu_1477_p2_carry__2_i_2_n_0,p_Val2_2_fu_1477_p2_carry__2_i_3_n_0,p_Val2_2_fu_1477_p2_carry__2_i_4_n_0,p_Val2_2_fu_1477_p2_carry__2_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_2_fu_1477_p2_carry__2_i_1
       (.I0(p_Val2_4_2_1_i_reg_2104[15]),
        .O(p_Val2_2_fu_1477_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__2_i_2
       (.I0(p_Val2_4_2_1_i_reg_2104[15]),
        .I1(r_V_2_2_2_i_reg_2109_reg_n_90),
        .O(p_Val2_2_fu_1477_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__2_i_3
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_91),
        .I1(p_Val2_4_2_1_i_reg_2104[14]),
        .O(p_Val2_2_fu_1477_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__2_i_4
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_92),
        .I1(p_Val2_4_2_1_i_reg_2104[13]),
        .O(p_Val2_2_fu_1477_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry__2_i_5
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_93),
        .I1(p_Val2_4_2_1_i_reg_2104[12]),
        .O(p_Val2_2_fu_1477_p2_carry__2_i_5_n_0));
  CARRY4 p_Val2_2_fu_1477_p2_carry__3
       (.CI(p_Val2_2_fu_1477_p2_carry__2_n_0),
        .CO({NLW_p_Val2_2_fu_1477_p2_carry__3_CO_UNCONNECTED[3],p_Val2_2_fu_1477_p2_carry__3_n_1,p_Val2_2_fu_1477_p2_carry__3_n_2,p_Val2_2_fu_1477_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_4_2_1_i_reg_2104[17:15]}),
        .O({p_Val2_2_fu_1477_p2,p_Val2_2_fu_1477_p2__0[18:16]}),
        .S({1'b1,p_Val2_2_fu_1477_p2_carry__3_i_1_n_0,p_Val2_2_fu_1477_p2_carry__3_i_2_n_0,p_Val2_2_fu_1477_p2_carry__3_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_2_fu_1477_p2_carry__3_i_1
       (.I0(p_Val2_4_2_1_i_reg_2104[17]),
        .I1(p_Val2_4_2_1_i_reg_2104[18]),
        .O(p_Val2_2_fu_1477_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_2_fu_1477_p2_carry__3_i_2
       (.I0(p_Val2_4_2_1_i_reg_2104[16]),
        .I1(p_Val2_4_2_1_i_reg_2104[17]),
        .O(p_Val2_2_fu_1477_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_2_fu_1477_p2_carry__3_i_3
       (.I0(p_Val2_4_2_1_i_reg_2104[15]),
        .I1(p_Val2_4_2_1_i_reg_2104[16]),
        .O(p_Val2_2_fu_1477_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry_i_1
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_102),
        .I1(p_Val2_4_2_1_i_reg_2104[3]),
        .O(p_Val2_2_fu_1477_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry_i_2
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_103),
        .I1(p_Val2_4_2_1_i_reg_2104[2]),
        .O(p_Val2_2_fu_1477_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry_i_3
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_104),
        .I1(p_Val2_4_2_1_i_reg_2104[1]),
        .O(p_Val2_2_fu_1477_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1477_p2_carry_i_4
       (.I0(r_V_2_2_2_i_reg_2109_reg_n_105),
        .I1(p_Val2_4_2_1_i_reg_2104[0]),
        .O(p_Val2_2_fu_1477_p2_carry_i_4_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_4_0_1_i_reg_2052_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1550_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_4_0_1_i_reg_2052_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_Val2_4_0_1_i_reg_2052_reg_0[7],p_Val2_4_0_1_i_reg_2052_reg_0[7],p_Val2_4_0_1_i_reg_2052_reg_0[7],p_Val2_4_0_1_i_reg_2052_reg_0[7],p_Val2_4_0_1_i_reg_2052_reg_0[7],p_Val2_4_0_1_i_reg_2052_reg_0[7],p_Val2_4_0_1_i_reg_2052_reg_0[7],p_Val2_4_0_1_i_reg_2052_reg_0[7],p_Val2_4_0_1_i_reg_2052_reg_0[7],p_Val2_4_0_1_i_reg_2052_reg_0[7],p_Val2_4_0_1_i_reg_2052_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_4_0_1_i_reg_2052_reg_BCOUT_UNCONNECTED[17:0]),
        .C({r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_91,r_V_2_0_i_reg_2032_reg_n_92,r_V_2_0_i_reg_2032_reg_n_93,r_V_2_0_i_reg_2032_reg_n_94,r_V_2_0_i_reg_2032_reg_n_95,r_V_2_0_i_reg_2032_reg_n_96,r_V_2_0_i_reg_2032_reg_n_97,r_V_2_0_i_reg_2032_reg_n_98,r_V_2_0_i_reg_2032_reg_n_99,r_V_2_0_i_reg_2032_reg_n_100,r_V_2_0_i_reg_2032_reg_n_101,r_V_2_0_i_reg_2032_reg_n_102,r_V_2_0_i_reg_2032_reg_n_103,r_V_2_0_i_reg_2032_reg_n_104,r_V_2_0_i_reg_2032_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_4_0_1_i_reg_2052_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_4_0_1_i_reg_2052_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .CEA2(grp_fu_1543_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Filter2D_U0_p_kernel_val_2_V_2_read),
        .CEB2(grp_fu_1543_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1543_ce),
        .CEP(p_Val2_4_0_1_i_reg_20520),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_4_0_1_i_reg_2052_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_4_0_1_i_reg_2052_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_4_0_1_i_reg_2052_reg_P_UNCONNECTED[47:17],p_Val2_4_0_1_i_reg_2052_reg_n_89,p_Val2_4_0_1_i_reg_2052_reg_n_90,p_Val2_4_0_1_i_reg_2052_reg_n_91,p_Val2_4_0_1_i_reg_2052_reg_n_92,p_Val2_4_0_1_i_reg_2052_reg_n_93,p_Val2_4_0_1_i_reg_2052_reg_n_94,p_Val2_4_0_1_i_reg_2052_reg_n_95,p_Val2_4_0_1_i_reg_2052_reg_n_96,p_Val2_4_0_1_i_reg_2052_reg_n_97,p_Val2_4_0_1_i_reg_2052_reg_n_98,p_Val2_4_0_1_i_reg_2052_reg_n_99,p_Val2_4_0_1_i_reg_2052_reg_n_100,p_Val2_4_0_1_i_reg_2052_reg_n_101,p_Val2_4_0_1_i_reg_2052_reg_n_102,p_Val2_4_0_1_i_reg_2052_reg_n_103,p_Val2_4_0_1_i_reg_2052_reg_n_104,p_Val2_4_0_1_i_reg_2052_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_4_0_1_i_reg_2052_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_4_0_1_i_reg_2052_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_4_0_1_i_reg_2052_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_4_0_1_i_reg_2052_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 p_Val2_4_1_i_fu_1402_p2_carry
       (.CI(1'b0),
        .CO({p_Val2_4_1_i_fu_1402_p2_carry_n_0,p_Val2_4_1_i_fu_1402_p2_carry_n_1,p_Val2_4_1_i_fu_1402_p2_carry_n_2,p_Val2_4_1_i_fu_1402_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_4_0_1_i_reg_2052_reg_n_102,p_Val2_4_0_1_i_reg_2052_reg_n_103,p_Val2_4_0_1_i_reg_2052_reg_n_104,p_Val2_4_0_1_i_reg_2052_reg_n_105}),
        .O(p_Val2_4_1_i_fu_1402_p2[3:0]),
        .S({p_Val2_4_1_i_fu_1402_p2_carry_i_1_n_0,p_Val2_4_1_i_fu_1402_p2_carry_i_2_n_0,p_Val2_4_1_i_fu_1402_p2_carry_i_3_n_0,p_Val2_4_1_i_fu_1402_p2_carry_i_4_n_0}));
  CARRY4 p_Val2_4_1_i_fu_1402_p2_carry__0
       (.CI(p_Val2_4_1_i_fu_1402_p2_carry_n_0),
        .CO({p_Val2_4_1_i_fu_1402_p2_carry__0_n_0,p_Val2_4_1_i_fu_1402_p2_carry__0_n_1,p_Val2_4_1_i_fu_1402_p2_carry__0_n_2,p_Val2_4_1_i_fu_1402_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_4_0_1_i_reg_2052_reg_n_98,p_Val2_4_0_1_i_reg_2052_reg_n_99,p_Val2_4_0_1_i_reg_2052_reg_n_100,p_Val2_4_0_1_i_reg_2052_reg_n_101}),
        .O(p_Val2_4_1_i_fu_1402_p2[7:4]),
        .S({p_Val2_4_1_i_fu_1402_p2_carry__0_i_1_n_0,p_Val2_4_1_i_fu_1402_p2_carry__0_i_2_n_0,p_Val2_4_1_i_fu_1402_p2_carry__0_i_3_n_0,p_Val2_4_1_i_fu_1402_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__0_i_1
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_98),
        .I1(tmp21_reg_2058_reg_n_98),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__0_i_2
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_99),
        .I1(tmp21_reg_2058_reg_n_99),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__0_i_3
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_100),
        .I1(tmp21_reg_2058_reg_n_100),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__0_i_4
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_101),
        .I1(tmp21_reg_2058_reg_n_101),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__0_i_4_n_0));
  CARRY4 p_Val2_4_1_i_fu_1402_p2_carry__1
       (.CI(p_Val2_4_1_i_fu_1402_p2_carry__0_n_0),
        .CO({p_Val2_4_1_i_fu_1402_p2_carry__1_n_0,p_Val2_4_1_i_fu_1402_p2_carry__1_n_1,p_Val2_4_1_i_fu_1402_p2_carry__1_n_2,p_Val2_4_1_i_fu_1402_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_4_0_1_i_reg_2052_reg_n_94,p_Val2_4_0_1_i_reg_2052_reg_n_95,p_Val2_4_0_1_i_reg_2052_reg_n_96,p_Val2_4_0_1_i_reg_2052_reg_n_97}),
        .O(p_Val2_4_1_i_fu_1402_p2[11:8]),
        .S({p_Val2_4_1_i_fu_1402_p2_carry__1_i_1_n_0,p_Val2_4_1_i_fu_1402_p2_carry__1_i_2_n_0,p_Val2_4_1_i_fu_1402_p2_carry__1_i_3_n_0,p_Val2_4_1_i_fu_1402_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__1_i_1
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_94),
        .I1(tmp21_reg_2058_reg_n_94),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__1_i_2
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_95),
        .I1(tmp21_reg_2058_reg_n_95),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__1_i_3
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_96),
        .I1(tmp21_reg_2058_reg_n_96),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__1_i_4
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_97),
        .I1(tmp21_reg_2058_reg_n_97),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__1_i_4_n_0));
  CARRY4 p_Val2_4_1_i_fu_1402_p2_carry__2
       (.CI(p_Val2_4_1_i_fu_1402_p2_carry__1_n_0),
        .CO({p_Val2_4_1_i_fu_1402_p2_carry__2_n_0,p_Val2_4_1_i_fu_1402_p2_carry__2_n_1,p_Val2_4_1_i_fu_1402_p2_carry__2_n_2,p_Val2_4_1_i_fu_1402_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_4_0_1_i_reg_2052_reg_n_90,p_Val2_4_0_1_i_reg_2052_reg_n_91,p_Val2_4_0_1_i_reg_2052_reg_n_92,p_Val2_4_0_1_i_reg_2052_reg_n_93}),
        .O(p_Val2_4_1_i_fu_1402_p2[15:12]),
        .S({p_Val2_4_1_i_fu_1402_p2_carry__2_i_1_n_0,p_Val2_4_1_i_fu_1402_p2_carry__2_i_2_n_0,p_Val2_4_1_i_fu_1402_p2_carry__2_i_3_n_0,p_Val2_4_1_i_fu_1402_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__2_i_1
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_90),
        .I1(tmp21_reg_2058_reg_n_90),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__2_i_2
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_91),
        .I1(tmp21_reg_2058_reg_n_91),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__2_i_3
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_92),
        .I1(tmp21_reg_2058_reg_n_92),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__2_i_4
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_93),
        .I1(tmp21_reg_2058_reg_n_93),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__2_i_4_n_0));
  CARRY4 p_Val2_4_1_i_fu_1402_p2_carry__3
       (.CI(p_Val2_4_1_i_fu_1402_p2_carry__2_n_0),
        .CO({NLW_p_Val2_4_1_i_fu_1402_p2_carry__3_CO_UNCONNECTED[3:1],p_Val2_4_1_i_fu_1402_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_Val2_4_1_i_fu_1402_p2_carry__3_i_1_n_0}),
        .O({NLW_p_Val2_4_1_i_fu_1402_p2_carry__3_O_UNCONNECTED[3:2],p_Val2_4_1_i_fu_1402_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,p_Val2_4_1_i_fu_1402_p2_carry__3_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_4_1_i_fu_1402_p2_carry__3_i_1
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_89),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry__3_i_2
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_89),
        .I1(tmp21_reg_2058_reg_n_89),
        .O(p_Val2_4_1_i_fu_1402_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry_i_1
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_102),
        .I1(tmp21_reg_2058_reg_n_102),
        .O(p_Val2_4_1_i_fu_1402_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry_i_2
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_103),
        .I1(tmp21_reg_2058_reg_n_103),
        .O(p_Val2_4_1_i_fu_1402_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry_i_3
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_104),
        .I1(tmp21_reg_2058_reg_n_104),
        .O(p_Val2_4_1_i_fu_1402_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_4_1_i_fu_1402_p2_carry_i_4
       (.I0(p_Val2_4_0_1_i_reg_2052_reg_n_105),
        .I1(tmp21_reg_2058_reg_n_105),
        .O(p_Val2_4_1_i_fu_1402_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_4_1_i_reg_2069[17]_i_1 
       (.I0(ap_reg_pp0_iter6_or_cond_i_i_reg_1912),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .O(p_Val2_4_1_i_reg_20690));
  FDRE \p_Val2_4_1_i_reg_2069_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[0]),
        .Q(p_Val2_4_1_i_reg_2069[0]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[10]),
        .Q(p_Val2_4_1_i_reg_2069[10]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[11]),
        .Q(p_Val2_4_1_i_reg_2069[11]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[12]),
        .Q(p_Val2_4_1_i_reg_2069[12]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[13]),
        .Q(p_Val2_4_1_i_reg_2069[13]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[14]),
        .Q(p_Val2_4_1_i_reg_2069[14]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[15]),
        .Q(p_Val2_4_1_i_reg_2069[15]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[16]),
        .Q(p_Val2_4_1_i_reg_2069[16]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[17]),
        .Q(p_Val2_4_1_i_reg_2069[17]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[1]),
        .Q(p_Val2_4_1_i_reg_2069[1]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[2]),
        .Q(p_Val2_4_1_i_reg_2069[2]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[3]),
        .Q(p_Val2_4_1_i_reg_2069[3]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[4]),
        .Q(p_Val2_4_1_i_reg_2069[4]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[5]),
        .Q(p_Val2_4_1_i_reg_2069[5]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[6]),
        .Q(p_Val2_4_1_i_reg_2069[6]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[7]),
        .Q(p_Val2_4_1_i_reg_2069[7]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[8]),
        .Q(p_Val2_4_1_i_reg_2069[8]),
        .R(1'b0));
  FDRE \p_Val2_4_1_i_reg_2069_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(p_Val2_4_1_i_fu_1402_p2[9]),
        .Q(p_Val2_4_1_i_reg_2069[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_2_1_i_reg_2104[11]_i_2 
       (.I0(p_Val2_4_1_i_reg_2069[10]),
        .I1(tmp25_reg_2089[10]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_95),
        .O(\p_Val2_4_2_1_i_reg_2104[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_2_1_i_reg_2104[11]_i_3 
       (.I0(p_Val2_4_1_i_reg_2069[9]),
        .I1(tmp25_reg_2089[9]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_96),
        .O(\p_Val2_4_2_1_i_reg_2104[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_2_1_i_reg_2104[11]_i_4 
       (.I0(p_Val2_4_1_i_reg_2069[8]),
        .I1(tmp25_reg_2089[8]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_97),
        .O(\p_Val2_4_2_1_i_reg_2104[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_2_1_i_reg_2104[11]_i_5 
       (.I0(p_Val2_4_1_i_reg_2069[7]),
        .I1(tmp25_reg_2089[7]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_98),
        .O(\p_Val2_4_2_1_i_reg_2104[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_2_1_i_reg_2104[11]_i_6 
       (.I0(p_Val2_4_1_i_reg_2069[11]),
        .I1(tmp25_reg_2089[11]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_94),
        .I3(\p_Val2_4_2_1_i_reg_2104[11]_i_2_n_0 ),
        .O(\p_Val2_4_2_1_i_reg_2104[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_2_1_i_reg_2104[11]_i_7 
       (.I0(p_Val2_4_1_i_reg_2069[10]),
        .I1(tmp25_reg_2089[10]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_95),
        .I3(\p_Val2_4_2_1_i_reg_2104[11]_i_3_n_0 ),
        .O(\p_Val2_4_2_1_i_reg_2104[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_2_1_i_reg_2104[11]_i_8 
       (.I0(p_Val2_4_1_i_reg_2069[9]),
        .I1(tmp25_reg_2089[9]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_96),
        .I3(\p_Val2_4_2_1_i_reg_2104[11]_i_4_n_0 ),
        .O(\p_Val2_4_2_1_i_reg_2104[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_2_1_i_reg_2104[11]_i_9 
       (.I0(p_Val2_4_1_i_reg_2069[8]),
        .I1(tmp25_reg_2089[8]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_97),
        .I3(\p_Val2_4_2_1_i_reg_2104[11]_i_5_n_0 ),
        .O(\p_Val2_4_2_1_i_reg_2104[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_2_1_i_reg_2104[15]_i_2 
       (.I0(p_Val2_4_1_i_reg_2069[14]),
        .I1(tmp25_reg_2089[14]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_91),
        .O(\p_Val2_4_2_1_i_reg_2104[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_2_1_i_reg_2104[15]_i_3 
       (.I0(p_Val2_4_1_i_reg_2069[13]),
        .I1(tmp25_reg_2089[13]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_92),
        .O(\p_Val2_4_2_1_i_reg_2104[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_2_1_i_reg_2104[15]_i_4 
       (.I0(p_Val2_4_1_i_reg_2069[12]),
        .I1(tmp25_reg_2089[12]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_93),
        .O(\p_Val2_4_2_1_i_reg_2104[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_2_1_i_reg_2104[15]_i_5 
       (.I0(p_Val2_4_1_i_reg_2069[11]),
        .I1(tmp25_reg_2089[11]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_94),
        .O(\p_Val2_4_2_1_i_reg_2104[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_2_1_i_reg_2104[15]_i_6 
       (.I0(r_V_2_1_2_i_reg_2074_reg_n_91),
        .I1(tmp25_reg_2089[14]),
        .I2(p_Val2_4_1_i_reg_2069[14]),
        .I3(tmp25_reg_2089[15]),
        .I4(p_Val2_4_1_i_reg_2069[15]),
        .I5(r_V_2_1_2_i_reg_2074_reg_n_90),
        .O(\p_Val2_4_2_1_i_reg_2104[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_2_1_i_reg_2104[15]_i_7 
       (.I0(\p_Val2_4_2_1_i_reg_2104[15]_i_3_n_0 ),
        .I1(tmp25_reg_2089[14]),
        .I2(p_Val2_4_1_i_reg_2069[14]),
        .I3(r_V_2_1_2_i_reg_2074_reg_n_91),
        .O(\p_Val2_4_2_1_i_reg_2104[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_2_1_i_reg_2104[15]_i_8 
       (.I0(p_Val2_4_1_i_reg_2069[13]),
        .I1(tmp25_reg_2089[13]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_92),
        .I3(\p_Val2_4_2_1_i_reg_2104[15]_i_4_n_0 ),
        .O(\p_Val2_4_2_1_i_reg_2104[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_2_1_i_reg_2104[15]_i_9 
       (.I0(p_Val2_4_1_i_reg_2069[12]),
        .I1(tmp25_reg_2089[12]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_93),
        .I3(\p_Val2_4_2_1_i_reg_2104[15]_i_5_n_0 ),
        .O(\p_Val2_4_2_1_i_reg_2104[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_4_2_1_i_reg_2104[18]_i_1 
       (.I0(ap_reg_pp0_iter7_or_cond_i_i_reg_1912),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .O(p_Val2_4_2_1_i_reg_21040));
  LUT4 #(
    .INIT(16'hE00E)) 
    \p_Val2_4_2_1_i_reg_2104[18]_i_3 
       (.I0(p_Val2_4_1_i_reg_2069[15]),
        .I1(tmp25_reg_2089[15]),
        .I2(p_Val2_4_1_i_reg_2069[16]),
        .I3(tmp25_reg_2089[16]),
        .O(\p_Val2_4_2_1_i_reg_2104[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \p_Val2_4_2_1_i_reg_2104[18]_i_4 
       (.I0(p_Val2_4_1_i_reg_2069[15]),
        .I1(tmp25_reg_2089[15]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_90),
        .O(\p_Val2_4_2_1_i_reg_2104[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEFF1)) 
    \p_Val2_4_2_1_i_reg_2104[18]_i_5 
       (.I0(tmp25_reg_2089[16]),
        .I1(p_Val2_4_1_i_reg_2069[16]),
        .I2(p_Val2_4_1_i_reg_2069[17]),
        .I3(tmp25_reg_2089[17]),
        .O(\p_Val2_4_2_1_i_reg_2104[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE0011FFE1FFEE001)) 
    \p_Val2_4_2_1_i_reg_2104[18]_i_6 
       (.I0(tmp25_reg_2089[15]),
        .I1(p_Val2_4_1_i_reg_2069[15]),
        .I2(tmp25_reg_2089[16]),
        .I3(p_Val2_4_1_i_reg_2069[16]),
        .I4(tmp25_reg_2089[17]),
        .I5(p_Val2_4_1_i_reg_2069[17]),
        .O(\p_Val2_4_2_1_i_reg_2104[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h42BDBD42)) 
    \p_Val2_4_2_1_i_reg_2104[18]_i_7 
       (.I0(r_V_2_1_2_i_reg_2074_reg_n_90),
        .I1(tmp25_reg_2089[15]),
        .I2(p_Val2_4_1_i_reg_2069[15]),
        .I3(tmp25_reg_2089[16]),
        .I4(p_Val2_4_1_i_reg_2069[16]),
        .O(\p_Val2_4_2_1_i_reg_2104[18]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_2_1_i_reg_2104[3]_i_2 
       (.I0(r_V_2_1_2_i_reg_2074_reg_n_102),
        .I1(tmp25_reg_2089[3]),
        .I2(p_Val2_4_1_i_reg_2069[3]),
        .I3(\p_Val2_4_2_1_i_reg_2104[7]_i_10_n_0 ),
        .O(\p_Val2_4_2_1_i_reg_2104[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_2_1_i_reg_2104[3]_i_3 
       (.I0(r_V_2_1_2_i_reg_2074_reg_n_103),
        .I1(tmp25_reg_2089[2]),
        .I2(p_Val2_4_1_i_reg_2069[2]),
        .I3(\p_Val2_4_2_1_i_reg_2104[3]_i_6_n_0 ),
        .O(\p_Val2_4_2_1_i_reg_2104[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \p_Val2_4_2_1_i_reg_2104[3]_i_4 
       (.I0(r_V_2_1_2_i_reg_2074_reg_n_104),
        .I1(tmp25_reg_2089[1]),
        .I2(p_Val2_4_1_i_reg_2069[1]),
        .I3(p_Val2_4_1_i_reg_2069[0]),
        .I4(tmp25_reg_2089[0]),
        .O(\p_Val2_4_2_1_i_reg_2104[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_4_2_1_i_reg_2104[3]_i_5 
       (.I0(r_V_2_1_2_i_reg_2074_reg_n_105),
        .I1(p_Val2_4_1_i_reg_2069[0]),
        .I2(tmp25_reg_2089[0]),
        .O(\p_Val2_4_2_1_i_reg_2104[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \p_Val2_4_2_1_i_reg_2104[3]_i_6 
       (.I0(p_Val2_4_1_i_reg_2069[1]),
        .I1(tmp25_reg_2089[1]),
        .I2(tmp25_reg_2089[0]),
        .I3(p_Val2_4_1_i_reg_2069[0]),
        .O(\p_Val2_4_2_1_i_reg_2104[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \p_Val2_4_2_1_i_reg_2104[7]_i_10 
       (.I0(p_Val2_4_1_i_reg_2069[2]),
        .I1(tmp25_reg_2089[2]),
        .I2(p_Val2_4_1_i_reg_2069[0]),
        .I3(tmp25_reg_2089[0]),
        .I4(tmp25_reg_2089[1]),
        .I5(p_Val2_4_1_i_reg_2069[1]),
        .O(\p_Val2_4_2_1_i_reg_2104[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_2_1_i_reg_2104[7]_i_2 
       (.I0(p_Val2_4_1_i_reg_2069[6]),
        .I1(tmp25_reg_2089[6]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_99),
        .O(\p_Val2_4_2_1_i_reg_2104[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_2_1_i_reg_2104[7]_i_3 
       (.I0(p_Val2_4_1_i_reg_2069[5]),
        .I1(tmp25_reg_2089[5]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_100),
        .O(\p_Val2_4_2_1_i_reg_2104[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_4_2_1_i_reg_2104[7]_i_4 
       (.I0(r_V_2_1_2_i_reg_2074_reg_n_100),
        .I1(p_Val2_4_1_i_reg_2069[5]),
        .I2(tmp25_reg_2089[5]),
        .O(\p_Val2_4_2_1_i_reg_2104[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_2_1_i_reg_2104[7]_i_5 
       (.I0(p_Val2_4_1_i_reg_2069[7]),
        .I1(tmp25_reg_2089[7]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_98),
        .I3(\p_Val2_4_2_1_i_reg_2104[7]_i_2_n_0 ),
        .O(\p_Val2_4_2_1_i_reg_2104[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_2_1_i_reg_2104[7]_i_6 
       (.I0(p_Val2_4_1_i_reg_2069[6]),
        .I1(tmp25_reg_2089[6]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_99),
        .I3(\p_Val2_4_2_1_i_reg_2104[7]_i_3_n_0 ),
        .O(\p_Val2_4_2_1_i_reg_2104[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_4_2_1_i_reg_2104[7]_i_7 
       (.I0(tmp25_reg_2089[5]),
        .I1(p_Val2_4_1_i_reg_2069[5]),
        .I2(r_V_2_1_2_i_reg_2074_reg_n_100),
        .I3(\p_Val2_4_2_1_i_reg_2104[7]_i_9_n_0 ),
        .I4(tmp25_reg_2089[4]),
        .I5(p_Val2_4_1_i_reg_2069[4]),
        .O(\p_Val2_4_2_1_i_reg_2104[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    \p_Val2_4_2_1_i_reg_2104[7]_i_8 
       (.I0(tmp25_reg_2089[4]),
        .I1(p_Val2_4_1_i_reg_2069[4]),
        .I2(p_Val2_4_1_i_reg_2069[3]),
        .I3(tmp25_reg_2089[3]),
        .I4(\p_Val2_4_2_1_i_reg_2104[7]_i_10_n_0 ),
        .I5(r_V_2_1_2_i_reg_2074_reg_n_101),
        .O(\p_Val2_4_2_1_i_reg_2104[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_2_1_i_reg_2104[7]_i_9 
       (.I0(p_Val2_4_1_i_reg_2069[3]),
        .I1(tmp25_reg_2089[3]),
        .I2(\p_Val2_4_2_1_i_reg_2104[7]_i_10_n_0 ),
        .O(\p_Val2_4_2_1_i_reg_2104[7]_i_9_n_0 ));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[0]),
        .Q(p_Val2_4_2_1_i_reg_2104[0]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[10]),
        .Q(p_Val2_4_2_1_i_reg_2104[10]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[11]),
        .Q(p_Val2_4_2_1_i_reg_2104[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_4_2_1_i_reg_2104_reg[11]_i_1 
       (.CI(\p_Val2_4_2_1_i_reg_2104_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_4_2_1_i_reg_2104_reg[11]_i_1_n_0 ,\p_Val2_4_2_1_i_reg_2104_reg[11]_i_1_n_1 ,\p_Val2_4_2_1_i_reg_2104_reg[11]_i_1_n_2 ,\p_Val2_4_2_1_i_reg_2104_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_2_1_i_reg_2104[11]_i_2_n_0 ,\p_Val2_4_2_1_i_reg_2104[11]_i_3_n_0 ,\p_Val2_4_2_1_i_reg_2104[11]_i_4_n_0 ,\p_Val2_4_2_1_i_reg_2104[11]_i_5_n_0 }),
        .O(p_Val2_4_2_1_i_fu_1449_p2[11:8]),
        .S({\p_Val2_4_2_1_i_reg_2104[11]_i_6_n_0 ,\p_Val2_4_2_1_i_reg_2104[11]_i_7_n_0 ,\p_Val2_4_2_1_i_reg_2104[11]_i_8_n_0 ,\p_Val2_4_2_1_i_reg_2104[11]_i_9_n_0 }));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[12]),
        .Q(p_Val2_4_2_1_i_reg_2104[12]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[13]),
        .Q(p_Val2_4_2_1_i_reg_2104[13]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[14]),
        .Q(p_Val2_4_2_1_i_reg_2104[14]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[15]),
        .Q(p_Val2_4_2_1_i_reg_2104[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_4_2_1_i_reg_2104_reg[15]_i_1 
       (.CI(\p_Val2_4_2_1_i_reg_2104_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_4_2_1_i_reg_2104_reg[15]_i_1_n_0 ,\p_Val2_4_2_1_i_reg_2104_reg[15]_i_1_n_1 ,\p_Val2_4_2_1_i_reg_2104_reg[15]_i_1_n_2 ,\p_Val2_4_2_1_i_reg_2104_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_2_1_i_reg_2104[15]_i_2_n_0 ,\p_Val2_4_2_1_i_reg_2104[15]_i_3_n_0 ,\p_Val2_4_2_1_i_reg_2104[15]_i_4_n_0 ,\p_Val2_4_2_1_i_reg_2104[15]_i_5_n_0 }),
        .O(p_Val2_4_2_1_i_fu_1449_p2[15:12]),
        .S({\p_Val2_4_2_1_i_reg_2104[15]_i_6_n_0 ,\p_Val2_4_2_1_i_reg_2104[15]_i_7_n_0 ,\p_Val2_4_2_1_i_reg_2104[15]_i_8_n_0 ,\p_Val2_4_2_1_i_reg_2104[15]_i_9_n_0 }));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[16]),
        .Q(p_Val2_4_2_1_i_reg_2104[16]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[17]),
        .Q(p_Val2_4_2_1_i_reg_2104[17]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[18]),
        .Q(p_Val2_4_2_1_i_reg_2104[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_4_2_1_i_reg_2104_reg[18]_i_2 
       (.CI(\p_Val2_4_2_1_i_reg_2104_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_Val2_4_2_1_i_reg_2104_reg[18]_i_2_CO_UNCONNECTED [3:2],\p_Val2_4_2_1_i_reg_2104_reg[18]_i_2_n_2 ,\p_Val2_4_2_1_i_reg_2104_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_4_2_1_i_reg_2104[18]_i_3_n_0 ,\p_Val2_4_2_1_i_reg_2104[18]_i_4_n_0 }),
        .O({\NLW_p_Val2_4_2_1_i_reg_2104_reg[18]_i_2_O_UNCONNECTED [3],p_Val2_4_2_1_i_fu_1449_p2[18:16]}),
        .S({1'b0,\p_Val2_4_2_1_i_reg_2104[18]_i_5_n_0 ,\p_Val2_4_2_1_i_reg_2104[18]_i_6_n_0 ,\p_Val2_4_2_1_i_reg_2104[18]_i_7_n_0 }));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[1]),
        .Q(p_Val2_4_2_1_i_reg_2104[1]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[2]),
        .Q(p_Val2_4_2_1_i_reg_2104[2]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[3]),
        .Q(p_Val2_4_2_1_i_reg_2104[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_4_2_1_i_reg_2104_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_4_2_1_i_reg_2104_reg[3]_i_1_n_0 ,\p_Val2_4_2_1_i_reg_2104_reg[3]_i_1_n_1 ,\p_Val2_4_2_1_i_reg_2104_reg[3]_i_1_n_2 ,\p_Val2_4_2_1_i_reg_2104_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({r_V_2_1_2_i_reg_2074_reg_n_102,r_V_2_1_2_i_reg_2074_reg_n_103,r_V_2_1_2_i_reg_2074_reg_n_104,r_V_2_1_2_i_reg_2074_reg_n_105}),
        .O(p_Val2_4_2_1_i_fu_1449_p2[3:0]),
        .S({\p_Val2_4_2_1_i_reg_2104[3]_i_2_n_0 ,\p_Val2_4_2_1_i_reg_2104[3]_i_3_n_0 ,\p_Val2_4_2_1_i_reg_2104[3]_i_4_n_0 ,\p_Val2_4_2_1_i_reg_2104[3]_i_5_n_0 }));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[4]),
        .Q(p_Val2_4_2_1_i_reg_2104[4]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[5]),
        .Q(p_Val2_4_2_1_i_reg_2104[5]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[6]),
        .Q(p_Val2_4_2_1_i_reg_2104[6]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[7]),
        .Q(p_Val2_4_2_1_i_reg_2104[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_4_2_1_i_reg_2104_reg[7]_i_1 
       (.CI(\p_Val2_4_2_1_i_reg_2104_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_4_2_1_i_reg_2104_reg[7]_i_1_n_0 ,\p_Val2_4_2_1_i_reg_2104_reg[7]_i_1_n_1 ,\p_Val2_4_2_1_i_reg_2104_reg[7]_i_1_n_2 ,\p_Val2_4_2_1_i_reg_2104_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_2_1_i_reg_2104[7]_i_2_n_0 ,\p_Val2_4_2_1_i_reg_2104[7]_i_3_n_0 ,\p_Val2_4_2_1_i_reg_2104[7]_i_4_n_0 ,r_V_2_1_2_i_reg_2074_reg_n_101}),
        .O(p_Val2_4_2_1_i_fu_1449_p2[7:4]),
        .S({\p_Val2_4_2_1_i_reg_2104[7]_i_5_n_0 ,\p_Val2_4_2_1_i_reg_2104[7]_i_6_n_0 ,\p_Val2_4_2_1_i_reg_2104[7]_i_7_n_0 ,\p_Val2_4_2_1_i_reg_2104[7]_i_8_n_0 }));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[8]),
        .Q(p_Val2_4_2_1_i_reg_2104[8]),
        .R(1'b0));
  FDRE \p_Val2_4_2_1_i_reg_2104_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_4_2_1_i_reg_21040),
        .D(p_Val2_4_2_1_i_fu_1449_p2[9]),
        .Q(p_Val2_4_2_1_i_reg_2104[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_assign_2_fu_1075_p2_carry
       (.CI(1'b0),
        .CO({p_assign_2_fu_1075_p2_carry_n_0,p_assign_2_fu_1075_p2_carry_n_1,p_assign_2_fu_1075_p2_carry_n_2,p_assign_2_fu_1075_p2_carry_n_3}),
        .CYINIT(p_assign_2_fu_1075_p2_carry_i_1_n_0),
        .DI({\x_reg_1920_reg[4]_0 ,\p_p2_i_i_i_reg_1906_reg[1]_0 }),
        .O(p_assign_2_fu_1075_p2[4:1]),
        .S({p_assign_2_fu_1075_p2_carry_i_5_n_0,p_assign_2_fu_1075_p2_carry_i_6_n_0,p_assign_2_fu_1075_p2_carry_i_7_n_0,p_assign_2_fu_1075_p2_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_assign_2_fu_1075_p2_carry__0
       (.CI(p_assign_2_fu_1075_p2_carry_n_0),
        .CO({p_assign_2_fu_1075_p2_carry__0_n_0,p_assign_2_fu_1075_p2_carry__0_n_1,p_assign_2_fu_1075_p2_carry__0_n_2,p_assign_2_fu_1075_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\x_reg_1920_reg[8]_0 ),
        .O(p_assign_2_fu_1075_p2[8:5]),
        .S({p_assign_2_fu_1075_p2_carry__0_i_5_n_0,p_assign_2_fu_1075_p2_carry__0_i_6_n_0,p_assign_2_fu_1075_p2_carry__0_i_7_n_0,p_assign_2_fu_1075_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_1075_p2_carry__0_i_5
       (.I0(\p_p2_i_i_i_reg_1906_reg[7]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[6]),
        .I2(\p_p2_i_i_i_reg_1906_reg[8]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[7]),
        .O(p_assign_2_fu_1075_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_1075_p2_carry__0_i_6
       (.I0(\p_p2_i_i_i_reg_1906_reg[6]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[5]),
        .I2(\p_p2_i_i_i_reg_1906_reg[7]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[6]),
        .O(p_assign_2_fu_1075_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_1075_p2_carry__0_i_7
       (.I0(\p_p2_i_i_i_reg_1906_reg[5]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[4]),
        .I2(\p_p2_i_i_i_reg_1906_reg[6]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[5]),
        .O(p_assign_2_fu_1075_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_1075_p2_carry__0_i_8
       (.I0(\p_p2_i_i_i_reg_1906_reg[4]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[3]),
        .I2(\p_p2_i_i_i_reg_1906_reg[5]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[4]),
        .O(p_assign_2_fu_1075_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_assign_2_fu_1075_p2_carry__1
       (.CI(p_assign_2_fu_1075_p2_carry__0_n_0),
        .CO({NLW_p_assign_2_fu_1075_p2_carry__1_CO_UNCONNECTED[3:1],p_assign_2_fu_1075_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_reg_1920_reg[10]_0 }),
        .O({NLW_p_assign_2_fu_1075_p2_carry__1_O_UNCONNECTED[3:2],p_assign_2_fu_1075_p2[10:9]}),
        .S({1'b0,1'b0,p_assign_2_fu_1075_p2_carry__1_i_2_n_0,p_assign_2_fu_1075_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_1075_p2_carry__1_i_2
       (.I0(\p_p2_i_i_i_reg_1906_reg[9]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[8]),
        .I2(\p_p2_i_i_i_reg_1906_reg[10]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[9]),
        .O(p_assign_2_fu_1075_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_1075_p2_carry__1_i_3
       (.I0(\p_p2_i_i_i_reg_1906_reg[8]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[7]),
        .I2(\p_p2_i_i_i_reg_1906_reg[9]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[8]),
        .O(p_assign_2_fu_1075_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_assign_2_fu_1075_p2_carry_i_1
       (.I0(\ImagLoc_x_reg_1894_reg[0]_0 ),
        .O(p_assign_2_fu_1075_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_1075_p2_carry_i_5
       (.I0(\p_p2_i_i_i_reg_1906_reg[3]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[2]),
        .I2(\p_p2_i_i_i_reg_1906_reg[4]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[3]),
        .O(p_assign_2_fu_1075_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_1075_p2_carry_i_6
       (.I0(\p_p2_i_i_i_reg_1906_reg[2]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[1]),
        .I2(\p_p2_i_i_i_reg_1906_reg[3]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[2]),
        .O(p_assign_2_fu_1075_p2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_assign_2_fu_1075_p2_carry_i_7
       (.I0(\p_p2_i_i_i_reg_1906_reg[2]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[1]),
        .I2(\p_p2_i_i_i_reg_1906_reg[1]_0 ),
        .O(p_assign_2_fu_1075_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_assign_2_fu_1075_p2_carry_i_8
       (.I0(\p_p2_i_i_i_reg_1906_reg[1]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[0]),
        .O(p_assign_2_fu_1075_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_assign_6_1_i_reg_1814[10]_i_1 
       (.I0(Q[1]),
        .I1(Q[8]),
        .I2(\icmp_reg_1776[0]_i_2_n_0 ),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(p_assign_6_1_i_fu_724_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \p_assign_6_1_i_reg_1814[11]_i_1 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(\icmp_reg_1776[0]_i_2_n_0 ),
        .I3(Q[8]),
        .I4(Q[1]),
        .O(\p_assign_6_1_i_reg_1814[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_assign_6_1_i_reg_1814[1]_i_1 
       (.I0(Q[1]),
        .O(p_assign_6_1_i_fu_724_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_assign_6_1_i_reg_1814[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_assign_6_1_i_fu_724_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_assign_6_1_i_reg_1814[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(p_assign_6_1_i_fu_724_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_1_i_reg_1814[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(p_assign_6_1_i_fu_724_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_assign_6_1_i_reg_1814[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(p_assign_6_1_i_fu_724_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_assign_6_1_i_reg_1814[6]_i_1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(p_assign_6_1_i_fu_724_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_assign_6_1_i_reg_1814[7]_i_1 
       (.I0(Q[1]),
        .I1(\p_assign_6_1_i_reg_1814[7]_i_2_n_0 ),
        .I2(Q[7]),
        .O(p_assign_6_1_i_fu_724_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \p_assign_6_1_i_reg_1814[7]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\p_assign_6_1_i_reg_1814[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_assign_6_1_i_reg_1814[8]_i_1 
       (.I0(Q[1]),
        .I1(\icmp_reg_1776[0]_i_2_n_0 ),
        .I2(Q[8]),
        .O(p_assign_6_1_i_fu_724_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_1_i_reg_1814[9]_i_1 
       (.I0(Q[1]),
        .I1(\icmp_reg_1776[0]_i_2_n_0 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(p_assign_6_1_i_fu_724_p2[9]));
  FDRE \p_assign_6_1_i_reg_1814_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(Q[0]),
        .Q(\p_assign_6_1_i_reg_1814_reg[0]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_1814_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_724_p2[10]),
        .Q(\p_assign_6_1_i_reg_1814_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_1814_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_6_1_i_reg_1814[11]_i_1_n_0 ),
        .Q(tmp_33_fu_806_p3),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_1814_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_724_p2[1]),
        .Q(\p_assign_6_1_i_reg_1814_reg[1]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_1814_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_724_p2[2]),
        .Q(\p_assign_6_1_i_reg_1814_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_1814_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_724_p2[3]),
        .Q(\p_assign_6_1_i_reg_1814_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_1814_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_724_p2[4]),
        .Q(\p_assign_6_1_i_reg_1814_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_1814_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_724_p2[5]),
        .Q(\p_assign_6_1_i_reg_1814_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_1814_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_724_p2[6]),
        .Q(\p_assign_6_1_i_reg_1814_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_1814_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_724_p2[7]),
        .Q(\p_assign_6_1_i_reg_1814_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_1814_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_724_p2[8]),
        .Q(\p_assign_6_1_i_reg_1814_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_1814_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_724_p2[9]),
        .Q(\p_assign_6_1_i_reg_1814_reg[10]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \p_assign_6_2_i_reg_1832[10]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\p_assign_7_1_i_reg_1827[11]_i_2_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(p_assign_6_2_i_fu_744_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \p_assign_6_2_i_reg_1832[11]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\p_assign_7_1_i_reg_1827[11]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[10]),
        .O(p_assign_6_2_i_fu_744_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \p_assign_6_2_i_reg_1832[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_assign_6_2_i_fu_744_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF807)) 
    \p_assign_6_2_i_reg_1832[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_assign_6_2_i_fu_744_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFF80007)) 
    \p_assign_6_2_i_reg_1832[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(p_assign_6_2_i_fu_744_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000111)) 
    \p_assign_6_2_i_reg_1832[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(p_assign_6_2_i_fu_744_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFEA00000015)) 
    \p_assign_6_2_i_reg_1832[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\p_assign_7_1_i_reg_1827[6]_i_2_n_0 ),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(p_assign_6_2_i_fu_744_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \p_assign_6_2_i_reg_1832[7]_i_1 
       (.I0(\p_assign_7_1_i_reg_1827[11]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(p_assign_6_2_i_fu_744_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFB04)) 
    \p_assign_6_2_i_reg_1832[8]_i_1 
       (.I0(Q[6]),
        .I1(\p_assign_7_1_i_reg_1827[11]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(p_assign_6_2_i_fu_744_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFB0004)) 
    \p_assign_6_2_i_reg_1832[9]_i_1 
       (.I0(Q[7]),
        .I1(\p_assign_7_1_i_reg_1827[11]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(p_assign_6_2_i_fu_744_p2[9]));
  FDRE \p_assign_6_2_i_reg_1832_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_V_fu_655_p2[0]),
        .Q(\p_assign_6_2_i_reg_1832_reg[0]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_1832_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_744_p2[10]),
        .Q(\p_assign_6_2_i_reg_1832_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_1832_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_744_p2[11]),
        .Q(tmp_37_fu_843_p3),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_1832_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_V_fu_655_p2[1]),
        .Q(\p_assign_6_2_i_reg_1832_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_1832_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_744_p2[2]),
        .Q(\p_assign_6_2_i_reg_1832_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_1832_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_744_p2[3]),
        .Q(\p_assign_6_2_i_reg_1832_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_1832_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_744_p2[4]),
        .Q(\p_assign_6_2_i_reg_1832_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_1832_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_744_p2[5]),
        .Q(\p_assign_6_2_i_reg_1832_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_1832_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_744_p2[6]),
        .Q(\p_assign_6_2_i_reg_1832_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_1832_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_744_p2[7]),
        .Q(\p_assign_6_2_i_reg_1832_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_1832_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_744_p2[8]),
        .Q(\p_assign_6_2_i_reg_1832_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_1832_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_744_p2[9]),
        .Q(\p_assign_6_2_i_reg_1832_reg[10]_0 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555555655)) 
    \p_assign_7_1_i_reg_1827[10]_i_1 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(\p_assign_7_1_i_reg_1827[11]_i_2_n_0 ),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(\p_assign_7_1_i_reg_1827[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \p_assign_7_1_i_reg_1827[11]_i_1 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\p_assign_7_1_i_reg_1827[11]_i_2_n_0 ),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(p_assign_7_1_i_fu_738_p2[11]));
  LUT6 #(
    .INIT(64'h0000000000000015)) 
    \p_assign_7_1_i_reg_1827[11]_i_2 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\p_assign_7_1_i_reg_1827[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_assign_7_1_i_reg_1827[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(p_assign_7_1_i_fu_738_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \p_assign_7_1_i_reg_1827[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\p_assign_7_1_i_reg_1827[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h55565656)) 
    \p_assign_7_1_i_reg_1827[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\p_assign_7_1_i_reg_1827[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555666)) 
    \p_assign_7_1_i_reg_1827[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\p_assign_7_1_i_reg_1827[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555565656)) 
    \p_assign_7_1_i_reg_1827[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\p_assign_7_1_i_reg_1827[6]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\p_assign_7_1_i_reg_1827[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_assign_7_1_i_reg_1827[6]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\p_assign_7_1_i_reg_1827[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h65)) 
    \p_assign_7_1_i_reg_1827[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\p_assign_7_1_i_reg_1827[11]_i_2_n_0 ),
        .O(\p_assign_7_1_i_reg_1827[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \p_assign_7_1_i_reg_1827[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\p_assign_7_1_i_reg_1827[11]_i_2_n_0 ),
        .I3(Q[6]),
        .O(\p_assign_7_1_i_reg_1827[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h55555655)) 
    \p_assign_7_1_i_reg_1827[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\p_assign_7_1_i_reg_1827[11]_i_2_n_0 ),
        .I4(Q[7]),
        .O(\p_assign_7_1_i_reg_1827[9]_i_1_n_0 ));
  FDRE \p_assign_7_1_i_reg_1827_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_1827[10]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_1827[10]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_1827_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_1_i_fu_738_p2[11]),
        .Q(p_assign_7_1_i_reg_1827[11]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_1827_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_1_i_fu_738_p2[1]),
        .Q(\p_assign_7_1_i_reg_1827_reg[1]_0 ),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_1827_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_V_reg_1762[2]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_1827[2]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_1827_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_1827[3]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_1827[3]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_1827_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_1827[4]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_1827[4]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_1827_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_1827[5]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_1827[5]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_1827_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_1827[6]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_1827[6]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_1827_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_1827[7]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_1827[7]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_1827_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_1827[8]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_1827[8]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_1827_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_1827[9]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_1827[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_2_i_reg_1845[10]_i_1 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(\icmp_reg_1776[0]_i_2_n_0 ),
        .I3(Q[9]),
        .O(\p_assign_7_2_i_reg_1845[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_assign_7_2_i_reg_1845[11]_i_1 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(\icmp_reg_1776[0]_i_2_n_0 ),
        .I3(Q[9]),
        .O(\p_assign_7_2_i_reg_1845[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_assign_7_2_i_reg_1845[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_assign_7_2_i_fu_758_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_2_i_reg_1845[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(p_assign_7_2_i_fu_758_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_2_i_reg_1845[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(p_assign_7_2_i_fu_758_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_2_i_reg_1845[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(p_assign_7_2_i_fu_758_p2[6]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_2_i_reg_1845[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(p_assign_7_2_i_fu_758_p2[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_assign_7_2_i_reg_1845[8]_i_1 
       (.I0(Q[8]),
        .I1(\icmp_reg_1776[0]_i_2_n_0 ),
        .O(p_assign_7_2_i_fu_758_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_2_i_reg_1845[9]_i_1 
       (.I0(Q[9]),
        .I1(\icmp_reg_1776[0]_i_2_n_0 ),
        .I2(Q[8]),
        .O(p_assign_7_2_i_fu_758_p2[9]));
  FDRE \p_assign_7_2_i_reg_1845_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_2_i_reg_1845[10]_i_1_n_0 ),
        .Q(p_assign_7_2_i_reg_1845[10]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_1845_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_2_i_reg_1845[11]_i_1_n_0 ),
        .Q(p_assign_7_2_i_reg_1845[11]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_1845_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(Q[2]),
        .Q(p_assign_7_2_i_reg_1845[2]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_1845_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_758_p2[3]),
        .Q(p_assign_7_2_i_reg_1845[3]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_1845_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_758_p2[4]),
        .Q(p_assign_7_2_i_reg_1845[4]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_1845_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_758_p2[5]),
        .Q(p_assign_7_2_i_reg_1845[5]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_1845_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_758_p2[6]),
        .Q(p_assign_7_2_i_reg_1845[6]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_1845_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_758_p2[7]),
        .Q(p_assign_7_2_i_reg_1845[7]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_1845_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_758_p2[8]),
        .Q(p_assign_7_2_i_reg_1845[8]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_1845_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_758_p2[9]),
        .Q(p_assign_7_2_i_reg_1845[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_i_reg_1809[10]_i_1 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(\icmp_reg_1776[0]_i_2_n_0 ),
        .I3(Q[8]),
        .I4(Q[1]),
        .O(p_assign_7_i_fu_718_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_assign_7_i_reg_1809[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(p_assign_7_i_fu_718_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_i_reg_1809[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\p_assign_7_i_reg_1809[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_i_reg_1809[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\p_assign_7_i_reg_1809[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_i_reg_1809[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\p_assign_7_i_reg_1809[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_i_reg_1809[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\p_assign_7_i_reg_1809[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_i_reg_1809[7]_i_1 
       (.I0(Q[7]),
        .I1(\p_assign_6_1_i_reg_1814[7]_i_2_n_0 ),
        .I2(Q[1]),
        .O(\p_assign_7_i_reg_1809[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_i_reg_1809[8]_i_1 
       (.I0(Q[8]),
        .I1(\icmp_reg_1776[0]_i_2_n_0 ),
        .I2(Q[1]),
        .O(\p_assign_7_i_reg_1809[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_i_reg_1809[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\icmp_reg_1776[0]_i_2_n_0 ),
        .I3(Q[1]),
        .O(p_assign_7_i_fu_718_p2[9]));
  FDRE \p_assign_7_i_reg_1809_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_i_fu_718_p2[10]),
        .Q(p_assign_7_i_reg_1809[10]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_1809_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(Q[1]),
        .Q(p_assign_7_i_reg_1809[1]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_1809_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_i_fu_718_p2[2]),
        .Q(p_assign_7_i_reg_1809[2]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_1809_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_1809[3]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_1809[3]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_1809_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_1809[4]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_1809[4]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_1809_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_1809[5]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_1809[5]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_1809_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_1809[6]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_1809[6]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_1809_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_1809[7]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_1809[7]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_1809_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_1809[8]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_1809[8]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_1809_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_i_fu_718_p2[9]),
        .Q(p_assign_7_i_reg_1809[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \p_p2_i_i_i_reg_1906[10]_i_1 
       (.I0(\tmp_50_reg_1900[0]_i_2_n_0 ),
        .I1(\t_V_1_reg_486_reg[10]_0 [9]),
        .I2(\t_V_1_reg_486_reg[10]_0 [10]),
        .O(p_p2_i_i_i_fu_1037_p3));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \p_p2_i_i_i_reg_1906[9]_i_1 
       (.I0(\tmp_50_reg_1900[0]_i_2_n_0 ),
        .I1(\t_V_1_reg_486_reg[10]_0 [9]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(filter2D_hls_mac_ibs_U34_n_21),
        .I4(\t_V_1_reg_486_reg[10]_0 [10]),
        .I5(exitcond388_i_i_fu_982_p2),
        .O(\p_p2_i_i_i_reg_1906[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_1906_reg[10] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(p_p2_i_i_i_fu_1037_p3),
        .Q(\p_p2_i_i_i_reg_1906_reg[10]_0 ),
        .R(1'b0));
  FDRE \p_p2_i_i_i_reg_1906_reg[1] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[1]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_1906_reg[1]_0 ),
        .R(\p_p2_i_i_i_reg_1906[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_1906_reg[2] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[2]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_1906_reg[2]_0 ),
        .R(\p_p2_i_i_i_reg_1906[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_1906_reg[3] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[3]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_1906_reg[3]_0 ),
        .R(\p_p2_i_i_i_reg_1906[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_1906_reg[4] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[4]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_1906_reg[4]_0 ),
        .R(\p_p2_i_i_i_reg_1906[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_1906_reg[5] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[5]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_1906_reg[5]_0 ),
        .R(\p_p2_i_i_i_reg_1906[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_1906_reg[6] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[6]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_1906_reg[6]_0 ),
        .R(\p_p2_i_i_i_reg_1906[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_1906_reg[7] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[7]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_1906_reg[7]_0 ),
        .R(\p_p2_i_i_i_reg_1906[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_1906_reg[8] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[8]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_1906_reg[8]_0 ),
        .R(\p_p2_i_i_i_reg_1906[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_1906_reg[9] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(\ImagLoc_x_reg_1894[9]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_1906_reg[9]_0 ),
        .R(\p_p2_i_i_i_reg_1906[9]_i_1_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_0_i_reg_2032_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_4_fu_310}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_0_i_reg_2032_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_0_i_reg_2032_reg_0[7],r_V_2_0_i_reg_2032_reg_0[7],r_V_2_0_i_reg_2032_reg_0[7],r_V_2_0_i_reg_2032_reg_0[7],r_V_2_0_i_reg_2032_reg_0[7],r_V_2_0_i_reg_2032_reg_0[7],r_V_2_0_i_reg_2032_reg_0[7],r_V_2_0_i_reg_2032_reg_0[7],r_V_2_0_i_reg_2032_reg_0[7],r_V_2_0_i_reg_2032_reg_0[7],r_V_2_0_i_reg_2032_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_0_i_reg_2032_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_0_i_reg_2032_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_0_i_reg_2032_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_2_1_i_reg_2037_reg_i_1_n_0),
        .CEA2(src_kernel_win_0_va_1_fu_2980),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_0_i_reg_20320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_0_i_reg_2032_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_0_i_reg_2032_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_0_i_reg_2032_reg_P_UNCONNECTED[47:16],r_V_2_0_i_reg_2032_reg_n_90,r_V_2_0_i_reg_2032_reg_n_91,r_V_2_0_i_reg_2032_reg_n_92,r_V_2_0_i_reg_2032_reg_n_93,r_V_2_0_i_reg_2032_reg_n_94,r_V_2_0_i_reg_2032_reg_n_95,r_V_2_0_i_reg_2032_reg_n_96,r_V_2_0_i_reg_2032_reg_n_97,r_V_2_0_i_reg_2032_reg_n_98,r_V_2_0_i_reg_2032_reg_n_99,r_V_2_0_i_reg_2032_reg_n_100,r_V_2_0_i_reg_2032_reg_n_101,r_V_2_0_i_reg_2032_reg_n_102,r_V_2_0_i_reg_2032_reg_n_103,r_V_2_0_i_reg_2032_reg_n_104,r_V_2_0_i_reg_2032_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_0_i_reg_2032_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_0_i_reg_2032_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_0_i_reg_2032_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_0_i_reg_2032_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_1_2_i_reg_2074_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_7_reg_2002}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_1_2_i_reg_2074_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_1_2_i_reg_2074_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_1_2_i_reg_2074_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_1_2_i_reg_2074_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_4_1_i_reg_20690),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_1_2_i_reg_2074_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_1_2_i_reg_2074_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_1_2_i_reg_2074_reg_P_UNCONNECTED[47:16],r_V_2_1_2_i_reg_2074_reg_n_90,r_V_2_1_2_i_reg_2074_reg_n_91,r_V_2_1_2_i_reg_2074_reg_n_92,r_V_2_1_2_i_reg_2074_reg_n_93,r_V_2_1_2_i_reg_2074_reg_n_94,r_V_2_1_2_i_reg_2074_reg_n_95,r_V_2_1_2_i_reg_2074_reg_n_96,r_V_2_1_2_i_reg_2074_reg_n_97,r_V_2_1_2_i_reg_2074_reg_n_98,r_V_2_1_2_i_reg_2074_reg_n_99,r_V_2_1_2_i_reg_2074_reg_n_100,r_V_2_1_2_i_reg_2074_reg_n_101,r_V_2_1_2_i_reg_2074_reg_n_102,r_V_2_1_2_i_reg_2074_reg_n_103,r_V_2_1_2_i_reg_2074_reg_n_104,r_V_2_1_2_i_reg_2074_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_1_2_i_reg_2074_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_1_2_i_reg_2074_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_1_2_i_reg_2074_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_1_2_i_reg_2074_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_1_i_reg_2037_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_2_fu_302}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_1_i_reg_2037_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[7],out[7],out[7],out[7],out[7],out[7],out[7],out[7],out[7],out[7],out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_1_i_reg_2037_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_1_i_reg_2037_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_1_i_reg_2037_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_2_1_i_reg_2037_reg_i_1_n_0),
        .CEA2(src_kernel_win_0_va_1_fu_2980),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_0_i_reg_20320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_1_i_reg_2037_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_1_i_reg_2037_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_1_i_reg_2037_reg_P_UNCONNECTED[47:16],r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_91,r_V_2_1_i_reg_2037_reg_n_92,r_V_2_1_i_reg_2037_reg_n_93,r_V_2_1_i_reg_2037_reg_n_94,r_V_2_1_i_reg_2037_reg_n_95,r_V_2_1_i_reg_2037_reg_n_96,r_V_2_1_i_reg_2037_reg_n_97,r_V_2_1_i_reg_2037_reg_n_98,r_V_2_1_i_reg_2037_reg_n_99,r_V_2_1_i_reg_2037_reg_n_100,r_V_2_1_i_reg_2037_reg_n_101,r_V_2_1_i_reg_2037_reg_n_102,r_V_2_1_i_reg_2037_reg_n_103,r_V_2_1_i_reg_2037_reg_n_104,r_V_2_1_i_reg_2037_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_1_i_reg_2037_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_1_i_reg_2037_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_1_i_reg_2037_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_1_i_reg_2037_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    r_V_2_1_i_reg_2037_reg_i_1
       (.I0(ap_reg_pp0_iter3_exitcond388_i_i_reg_1885),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .O(r_V_2_1_i_reg_2037_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_2_1_i_reg_2037_reg_i_4
       (.I0(ap_reg_pp0_iter4_or_cond_i_i_reg_1912),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .O(r_V_2_0_i_reg_20320));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_2_1_i_reg_2047_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_6_fu_1252_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_2_1_i_reg_2047_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_2_1_i_reg_2047_reg_0[7],r_V_2_2_1_i_reg_2047_reg_0[7],r_V_2_2_1_i_reg_2047_reg_0[7],r_V_2_2_1_i_reg_2047_reg_0[7],r_V_2_2_1_i_reg_2047_reg_0[7],r_V_2_2_1_i_reg_2047_reg_0[7],r_V_2_2_1_i_reg_2047_reg_0[7],r_V_2_2_1_i_reg_2047_reg_0[7],r_V_2_2_1_i_reg_2047_reg_0[7],r_V_2_2_1_i_reg_2047_reg_0[7],r_V_2_2_1_i_reg_2047_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_2_1_i_reg_2047_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_2_1_i_reg_2047_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_2_1_i_reg_2047_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(src_kernel_win_0_va_1_fu_2980),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_0_i_reg_20320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_2_1_i_reg_2047_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_2_1_i_reg_2047_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_2_1_i_reg_2047_reg_P_UNCONNECTED[47:16],r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_91,r_V_2_2_1_i_reg_2047_reg_n_92,r_V_2_2_1_i_reg_2047_reg_n_93,r_V_2_2_1_i_reg_2047_reg_n_94,r_V_2_2_1_i_reg_2047_reg_n_95,r_V_2_2_1_i_reg_2047_reg_n_96,r_V_2_2_1_i_reg_2047_reg_n_97,r_V_2_2_1_i_reg_2047_reg_n_98,r_V_2_2_1_i_reg_2047_reg_n_99,r_V_2_2_1_i_reg_2047_reg_n_100,r_V_2_2_1_i_reg_2047_reg_n_101,r_V_2_2_1_i_reg_2047_reg_n_102,r_V_2_2_1_i_reg_2047_reg_n_103,r_V_2_2_1_i_reg_2047_reg_n_104,r_V_2_2_1_i_reg_2047_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_2_1_i_reg_2047_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_2_1_i_reg_2047_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_2_1_i_reg_2047_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_2_1_i_reg_2047_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    r_V_2_2_1_i_reg_2047_reg_i_1
       (.I0(col_buf_0_val_2_0_reg_1988[7]),
        .I1(tmp_46_reg_1870),
        .I2(col_buf_0_val_1_0_reg_1980[7]),
        .I3(row_assign_8_2_t_i_reg_1880[0]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_0_0_reg_1967[7]),
        .O(src_kernel_win_0_va_6_fu_1252_p3[7]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    r_V_2_2_1_i_reg_2047_reg_i_2
       (.I0(col_buf_0_val_2_0_reg_1988[6]),
        .I1(tmp_46_reg_1870),
        .I2(col_buf_0_val_1_0_reg_1980[6]),
        .I3(row_assign_8_2_t_i_reg_1880[0]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_0_0_reg_1967[6]),
        .O(src_kernel_win_0_va_6_fu_1252_p3[6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    r_V_2_2_1_i_reg_2047_reg_i_3
       (.I0(col_buf_0_val_2_0_reg_1988[5]),
        .I1(tmp_46_reg_1870),
        .I2(col_buf_0_val_1_0_reg_1980[5]),
        .I3(row_assign_8_2_t_i_reg_1880[0]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_0_0_reg_1967[5]),
        .O(src_kernel_win_0_va_6_fu_1252_p3[5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    r_V_2_2_1_i_reg_2047_reg_i_4
       (.I0(col_buf_0_val_2_0_reg_1988[4]),
        .I1(tmp_46_reg_1870),
        .I2(col_buf_0_val_1_0_reg_1980[4]),
        .I3(row_assign_8_2_t_i_reg_1880[0]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_0_0_reg_1967[4]),
        .O(src_kernel_win_0_va_6_fu_1252_p3[4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    r_V_2_2_1_i_reg_2047_reg_i_5
       (.I0(col_buf_0_val_2_0_reg_1988[3]),
        .I1(tmp_46_reg_1870),
        .I2(col_buf_0_val_1_0_reg_1980[3]),
        .I3(row_assign_8_2_t_i_reg_1880[0]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_0_0_reg_1967[3]),
        .O(src_kernel_win_0_va_6_fu_1252_p3[3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    r_V_2_2_1_i_reg_2047_reg_i_6
       (.I0(col_buf_0_val_2_0_reg_1988[2]),
        .I1(tmp_46_reg_1870),
        .I2(col_buf_0_val_1_0_reg_1980[2]),
        .I3(row_assign_8_2_t_i_reg_1880[0]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_0_0_reg_1967[2]),
        .O(src_kernel_win_0_va_6_fu_1252_p3[2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    r_V_2_2_1_i_reg_2047_reg_i_7
       (.I0(col_buf_0_val_2_0_reg_1988[1]),
        .I1(tmp_46_reg_1870),
        .I2(col_buf_0_val_1_0_reg_1980[1]),
        .I3(row_assign_8_2_t_i_reg_1880[0]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_0_0_reg_1967[1]),
        .O(src_kernel_win_0_va_6_fu_1252_p3[1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    r_V_2_2_1_i_reg_2047_reg_i_8
       (.I0(col_buf_0_val_2_0_reg_1988[0]),
        .I1(tmp_46_reg_1870),
        .I2(col_buf_0_val_1_0_reg_1980[0]),
        .I3(row_assign_8_2_t_i_reg_1880[0]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_0_0_reg_1967[0]),
        .O(src_kernel_win_0_va_6_fu_1252_p3[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_2_2_i_reg_2109_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_2_2_i_reg_2109_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_2_2_i_reg_2109_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_2_2_i_reg_2109_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_2_2_i_reg_2109_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_4_2_1_i_reg_21040),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_2_2_i_reg_2109_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_2_2_i_reg_2109_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_2_2_i_reg_2109_reg_P_UNCONNECTED[47:16],r_V_2_2_2_i_reg_2109_reg_n_90,r_V_2_2_2_i_reg_2109_reg_n_91,r_V_2_2_2_i_reg_2109_reg_n_92,r_V_2_2_2_i_reg_2109_reg_n_93,r_V_2_2_2_i_reg_2109_reg_n_94,r_V_2_2_2_i_reg_2109_reg_n_95,r_V_2_2_2_i_reg_2109_reg_n_96,r_V_2_2_2_i_reg_2109_reg_n_97,r_V_2_2_2_i_reg_2109_reg_n_98,r_V_2_2_2_i_reg_2109_reg_n_99,r_V_2_2_2_i_reg_2109_reg_n_100,r_V_2_2_2_i_reg_2109_reg_n_101,r_V_2_2_2_i_reg_2109_reg_n_102,r_V_2_2_2_i_reg_2109_reg_n_103,r_V_2_2_2_i_reg_2109_reg_n_104,r_V_2_2_2_i_reg_2109_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_2_2_i_reg_2109_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_2_2_i_reg_2109_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_2_2_i_reg_2109_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_2_2_i_reg_2109_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h000000D000000000)) 
    \reg_497[7]_i_1 
       (.I0(\icmp_reg_1776_reg_n_0_[0] ),
        .I1(ult_reg_1771),
        .I2(or_cond_i_i_i_reg_1916),
        .I3(ap_reg_pp0_iter1_exitcond388_i_i_reg_1885),
        .I4(filter2D_hls_mac_ibs_U34_n_21),
        .I5(ap_enable_reg_pp0_iter2),
        .O(Filter2D_U0_p_src_data_stream_V_read));
  FDRE \reg_497_reg[0] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_497_reg[7]_0 [0]),
        .Q(reg_497[0]),
        .R(1'b0));
  FDRE \reg_497_reg[1] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_497_reg[7]_0 [1]),
        .Q(reg_497[1]),
        .R(1'b0));
  FDRE \reg_497_reg[2] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_497_reg[7]_0 [2]),
        .Q(reg_497[2]),
        .R(1'b0));
  FDRE \reg_497_reg[3] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_497_reg[7]_0 [3]),
        .Q(reg_497[3]),
        .R(1'b0));
  FDRE \reg_497_reg[4] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_497_reg[7]_0 [4]),
        .Q(reg_497[4]),
        .R(1'b0));
  FDRE \reg_497_reg[5] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_497_reg[7]_0 [5]),
        .Q(reg_497[5]),
        .R(1'b0));
  FDRE \reg_497_reg[6] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_497_reg[7]_0 [6]),
        .Q(reg_497[6]),
        .R(1'b0));
  FDRE \reg_497_reg[7] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_497_reg[7]_0 [7]),
        .Q(reg_497[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \rev_reg_1865[0]_i_1 
       (.I0(ult_reg_1771),
        .I1(ap_CS_fsm_state4),
        .I2(rev_reg_1865),
        .O(\rev_reg_1865[0]_i_1_n_0 ));
  FDRE \rev_reg_1865_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rev_reg_1865[0]_i_1_n_0 ),
        .Q(rev_reg_1865),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_322_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_318[0]),
        .Q(right_border_buf_0_1_fu_322[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_322_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_318[1]),
        .Q(right_border_buf_0_1_fu_322[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_322_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_318[2]),
        .Q(right_border_buf_0_1_fu_322[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_322_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_318[3]),
        .Q(right_border_buf_0_1_fu_322[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_322_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_318[4]),
        .Q(right_border_buf_0_1_fu_322[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_322_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_318[5]),
        .Q(right_border_buf_0_1_fu_322[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_322_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_318[6]),
        .Q(right_border_buf_0_1_fu_322[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_322_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_318[7]),
        .Q(right_border_buf_0_1_fu_322[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_326_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_338[0]),
        .Q(right_border_buf_0_2_fu_326[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_326_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_338[1]),
        .Q(right_border_buf_0_2_fu_326[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_326_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_338[2]),
        .Q(right_border_buf_0_2_fu_326[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_326_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_338[3]),
        .Q(right_border_buf_0_2_fu_326[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_326_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_338[4]),
        .Q(right_border_buf_0_2_fu_326[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_326_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_338[5]),
        .Q(right_border_buf_0_2_fu_326[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_326_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_338[6]),
        .Q(right_border_buf_0_2_fu_326[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_326_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_338[7]),
        .Q(right_border_buf_0_2_fu_326[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_330[0]_i_1 
       (.I0(k_buf_0_val_4_q0[0]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_3_fu_330[0]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_4_fu_334[0]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_1_0_fu_1183_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_330[1]_i_1 
       (.I0(k_buf_0_val_4_q0[1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_3_fu_330[1]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_4_fu_334[1]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_1_0_fu_1183_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_330[2]_i_1 
       (.I0(k_buf_0_val_4_q0[2]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_3_fu_330[2]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_4_fu_334[2]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_1_0_fu_1183_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_330[3]_i_1 
       (.I0(k_buf_0_val_4_q0[3]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_3_fu_330[3]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_4_fu_334[3]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_1_0_fu_1183_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_330[4]_i_1 
       (.I0(k_buf_0_val_4_q0[4]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_3_fu_330[4]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_4_fu_334[4]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_1_0_fu_1183_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_330[5]_i_1 
       (.I0(k_buf_0_val_4_q0[5]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_3_fu_330[5]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_4_fu_334[5]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_1_0_fu_1183_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_330[6]_i_1 
       (.I0(k_buf_0_val_4_q0[6]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_3_fu_330[6]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_4_fu_334[6]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_1_0_fu_1183_p3[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \right_border_buf_0_3_fu_330[7]_i_1 
       (.I0(ult_reg_1771),
        .I1(\icmp_reg_1776_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(k_buf_0_val_3_U_n_8),
        .I4(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916),
        .O(ce1111_out));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_330[7]_i_2 
       (.I0(k_buf_0_val_4_q0[7]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_3_fu_330[7]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_4_fu_334[7]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_1_0_fu_1183_p3[7]));
  FDRE \right_border_buf_0_3_fu_330_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1183_p3[0]),
        .Q(right_border_buf_0_3_fu_330[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_330_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1183_p3[1]),
        .Q(right_border_buf_0_3_fu_330[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_330_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1183_p3[2]),
        .Q(right_border_buf_0_3_fu_330[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_330_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1183_p3[3]),
        .Q(right_border_buf_0_3_fu_330[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_330_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1183_p3[4]),
        .Q(right_border_buf_0_3_fu_330[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_330_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1183_p3[5]),
        .Q(right_border_buf_0_3_fu_330[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_330_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1183_p3[6]),
        .Q(right_border_buf_0_3_fu_330[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_330_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1183_p3[7]),
        .Q(right_border_buf_0_3_fu_330[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_334_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_330[0]),
        .Q(right_border_buf_0_4_fu_334[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_334_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_330[1]),
        .Q(right_border_buf_0_4_fu_334[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_334_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_330[2]),
        .Q(right_border_buf_0_4_fu_334[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_334_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_330[3]),
        .Q(right_border_buf_0_4_fu_334[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_334_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_330[4]),
        .Q(right_border_buf_0_4_fu_334[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_334_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_330[5]),
        .Q(right_border_buf_0_4_fu_334[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_334_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_330[6]),
        .Q(right_border_buf_0_4_fu_334[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_334_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_330[7]),
        .Q(right_border_buf_0_4_fu_334[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_338[0]_i_1 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_5_fu_338[0]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_2_fu_326[0]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_2_0_fu_1201_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_338[1]_i_1 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_5_fu_338[1]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_2_fu_326[1]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_2_0_fu_1201_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_338[2]_i_1 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_5_fu_338[2]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_2_fu_326[2]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_2_0_fu_1201_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_338[3]_i_1 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_5_fu_338[3]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_2_fu_326[3]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_2_0_fu_1201_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_338[4]_i_1 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_5_fu_338[4]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_2_fu_326[4]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_2_0_fu_1201_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_338[5]_i_1 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_5_fu_338[5]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_2_fu_326[5]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_2_0_fu_1201_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_338[6]_i_1 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_5_fu_338[6]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_2_fu_326[6]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_2_0_fu_1201_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_338[7]_i_1 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_5_fu_338[7]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_2_fu_326[7]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_2_0_fu_1201_p3[7]));
  FDRE \right_border_buf_0_5_fu_338_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1201_p3[0]),
        .Q(right_border_buf_0_5_fu_338[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_338_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1201_p3[1]),
        .Q(right_border_buf_0_5_fu_338[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_338_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1201_p3[2]),
        .Q(right_border_buf_0_5_fu_338[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_338_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1201_p3[3]),
        .Q(right_border_buf_0_5_fu_338[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_338_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1201_p3[4]),
        .Q(right_border_buf_0_5_fu_338[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_338_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1201_p3[5]),
        .Q(right_border_buf_0_5_fu_338[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_338_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1201_p3[6]),
        .Q(right_border_buf_0_5_fu_338[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_338_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1201_p3[7]),
        .Q(right_border_buf_0_5_fu_338[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_318[0]_i_1 
       (.I0(k_buf_0_val_3_q0[0]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_s_fu_318[0]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_1_fu_322[0]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_0_0_fu_1165_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_318[1]_i_1 
       (.I0(k_buf_0_val_3_q0[1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_s_fu_318[1]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_1_fu_322[1]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_0_0_fu_1165_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_318[2]_i_1 
       (.I0(k_buf_0_val_3_q0[2]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_s_fu_318[2]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_1_fu_322[2]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_0_0_fu_1165_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_318[3]_i_1 
       (.I0(k_buf_0_val_3_q0[3]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_s_fu_318[3]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_1_fu_322[3]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_0_0_fu_1165_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_318[4]_i_1 
       (.I0(k_buf_0_val_3_q0[4]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_s_fu_318[4]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_1_fu_322[4]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_0_0_fu_1165_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_318[5]_i_1 
       (.I0(k_buf_0_val_3_q0[5]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_s_fu_318[5]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_1_fu_322[5]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_0_0_fu_1165_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_318[6]_i_1 
       (.I0(k_buf_0_val_3_q0[6]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_s_fu_318[6]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_1_fu_322[6]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_0_0_fu_1165_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_318[7]_i_1 
       (.I0(k_buf_0_val_3_q0[7]),
        .I1(ap_reg_pp0_iter2_brmerge_i_reg_1930),
        .I2(right_border_buf_0_s_fu_318[7]),
        .I3(col_assign_1_t_i_reg_1943[0]),
        .I4(right_border_buf_0_1_fu_322[7]),
        .I5(col_assign_1_t_i_reg_1943[1]),
        .O(col_buf_0_val_0_0_fu_1165_p3[7]));
  FDRE \right_border_buf_0_s_fu_318_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_1165_p3[0]),
        .Q(right_border_buf_0_s_fu_318[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_318_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_1165_p3[1]),
        .Q(right_border_buf_0_s_fu_318[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_318_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_1165_p3[2]),
        .Q(right_border_buf_0_s_fu_318[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_318_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_1165_p3[3]),
        .Q(right_border_buf_0_s_fu_318[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_318_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_1165_p3[4]),
        .Q(right_border_buf_0_s_fu_318[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_318_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_1165_p3[5]),
        .Q(right_border_buf_0_s_fu_318[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_318_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_1165_p3[6]),
        .Q(right_border_buf_0_s_fu_318[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_318_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_1165_p3[7]),
        .Q(right_border_buf_0_s_fu_318[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_8_1_t_i_reg_1875[1]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_115_i_reg_1789),
        .O(row_assign_8_1_t_i_reg_18750));
  FDRE \row_assign_8_1_t_i_reg_1875_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_18750),
        .D(D[0]),
        .Q(row_assign_8_1_t_i_reg_1875[0]),
        .R(1'b0));
  FDRE \row_assign_8_1_t_i_reg_1875_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_18750),
        .D(D[1]),
        .Q(row_assign_8_1_t_i_reg_1875[1]),
        .R(1'b0));
  FDRE \row_assign_8_2_t_i_reg_1880_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_18750),
        .D(\row_assign_8_2_t_i_reg_1880_reg[0]_0 ),
        .Q(row_assign_8_2_t_i_reg_1880[0]),
        .R(1'b0));
  FDRE \row_assign_8_2_t_i_reg_1880_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_18750),
        .D(row_assign_8_2_t_i_fu_974_p2),
        .Q(row_assign_8_2_t_i_reg_1880[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_2_fu_302[0]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1988[0]),
        .I1(row_assign_8_1_t_i_reg_1875[1]),
        .I2(row_assign_8_1_t_i_reg_1875[0]),
        .I3(col_buf_0_val_0_0_reg_1967[0]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_1_0_reg_1980[0]),
        .O(src_kernel_win_0_va_7_fu_1266_p3[0]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_2_fu_302[1]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1988[1]),
        .I1(row_assign_8_1_t_i_reg_1875[1]),
        .I2(row_assign_8_1_t_i_reg_1875[0]),
        .I3(col_buf_0_val_0_0_reg_1967[1]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_1_0_reg_1980[1]),
        .O(src_kernel_win_0_va_7_fu_1266_p3[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_2_fu_302[2]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1988[2]),
        .I1(row_assign_8_1_t_i_reg_1875[1]),
        .I2(row_assign_8_1_t_i_reg_1875[0]),
        .I3(col_buf_0_val_0_0_reg_1967[2]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_1_0_reg_1980[2]),
        .O(src_kernel_win_0_va_7_fu_1266_p3[2]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_2_fu_302[3]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1988[3]),
        .I1(row_assign_8_1_t_i_reg_1875[1]),
        .I2(row_assign_8_1_t_i_reg_1875[0]),
        .I3(col_buf_0_val_0_0_reg_1967[3]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_1_0_reg_1980[3]),
        .O(src_kernel_win_0_va_7_fu_1266_p3[3]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_2_fu_302[4]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1988[4]),
        .I1(row_assign_8_1_t_i_reg_1875[1]),
        .I2(row_assign_8_1_t_i_reg_1875[0]),
        .I3(col_buf_0_val_0_0_reg_1967[4]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_1_0_reg_1980[4]),
        .O(src_kernel_win_0_va_7_fu_1266_p3[4]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_2_fu_302[5]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1988[5]),
        .I1(row_assign_8_1_t_i_reg_1875[1]),
        .I2(row_assign_8_1_t_i_reg_1875[0]),
        .I3(col_buf_0_val_0_0_reg_1967[5]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_1_0_reg_1980[5]),
        .O(src_kernel_win_0_va_7_fu_1266_p3[5]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_2_fu_302[6]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1988[6]),
        .I1(row_assign_8_1_t_i_reg_1875[1]),
        .I2(row_assign_8_1_t_i_reg_1875[0]),
        .I3(col_buf_0_val_0_0_reg_1967[6]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_1_0_reg_1980[6]),
        .O(src_kernel_win_0_va_7_fu_1266_p3[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_2_fu_302[7]_i_1 
       (.I0(ap_reg_pp0_iter3_exitcond388_i_i_reg_1885),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(filter2D_hls_mac_ibs_U34_n_21),
        .O(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_2_fu_302[7]_i_2 
       (.I0(col_buf_0_val_2_0_reg_1988[7]),
        .I1(row_assign_8_1_t_i_reg_1875[1]),
        .I2(row_assign_8_1_t_i_reg_1875[0]),
        .I3(col_buf_0_val_0_0_reg_1967[7]),
        .I4(tmp_115_i_reg_1789),
        .I5(col_buf_0_val_1_0_reg_1980[7]),
        .O(src_kernel_win_0_va_7_fu_1266_p3[7]));
  FDRE \src_kernel_win_0_va_2_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1266_p3[0]),
        .Q(src_kernel_win_0_va_2_fu_302[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_302_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1266_p3[1]),
        .Q(src_kernel_win_0_va_2_fu_302[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_302_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1266_p3[2]),
        .Q(src_kernel_win_0_va_2_fu_302[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_302_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1266_p3[3]),
        .Q(src_kernel_win_0_va_2_fu_302[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_302_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1266_p3[4]),
        .Q(src_kernel_win_0_va_2_fu_302[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_302_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1266_p3[5]),
        .Q(src_kernel_win_0_va_2_fu_302[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_302_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1266_p3[6]),
        .Q(src_kernel_win_0_va_2_fu_302[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_302_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1266_p3[7]),
        .Q(src_kernel_win_0_va_2_fu_302[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_310_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(grp_fu_1550_p0[0]),
        .Q(src_kernel_win_0_va_4_fu_310[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_310_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(grp_fu_1550_p0[1]),
        .Q(src_kernel_win_0_va_4_fu_310[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_310_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(grp_fu_1550_p0[2]),
        .Q(src_kernel_win_0_va_4_fu_310[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_310_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(grp_fu_1550_p0[3]),
        .Q(src_kernel_win_0_va_4_fu_310[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_310_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(grp_fu_1550_p0[4]),
        .Q(src_kernel_win_0_va_4_fu_310[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_310_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(grp_fu_1550_p0[5]),
        .Q(src_kernel_win_0_va_4_fu_310[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_310_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(grp_fu_1550_p0[6]),
        .Q(src_kernel_win_0_va_4_fu_310[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_310_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .D(grp_fu_1550_p0[7]),
        .Q(src_kernel_win_0_va_4_fu_310[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1996_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1252_p3[0]),
        .Q(src_kernel_win_0_va_6_reg_1996[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1996_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1252_p3[1]),
        .Q(src_kernel_win_0_va_6_reg_1996[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1996_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1252_p3[2]),
        .Q(src_kernel_win_0_va_6_reg_1996[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1996_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1252_p3[3]),
        .Q(src_kernel_win_0_va_6_reg_1996[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1996_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1252_p3[4]),
        .Q(src_kernel_win_0_va_6_reg_1996[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1996_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1252_p3[5]),
        .Q(src_kernel_win_0_va_6_reg_1996[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1996_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1252_p3[6]),
        .Q(src_kernel_win_0_va_6_reg_1996[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1996_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1252_p3[7]),
        .Q(src_kernel_win_0_va_6_reg_1996[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2002_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1266_p3[0]),
        .Q(src_kernel_win_0_va_7_reg_2002[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2002_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1266_p3[1]),
        .Q(src_kernel_win_0_va_7_reg_2002[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2002_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1266_p3[2]),
        .Q(src_kernel_win_0_va_7_reg_2002[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2002_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1266_p3[3]),
        .Q(src_kernel_win_0_va_7_reg_2002[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2002_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1266_p3[4]),
        .Q(src_kernel_win_0_va_7_reg_2002[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2002_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1266_p3[5]),
        .Q(src_kernel_win_0_va_7_reg_2002[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2002_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1266_p3[6]),
        .Q(src_kernel_win_0_va_7_reg_2002[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2002_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1266_p3[7]),
        .Q(src_kernel_win_0_va_7_reg_2002[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_294_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2980),
        .D(src_kernel_win_0_va_6_reg_1996[0]),
        .Q(src_kernel_win_0_va_fu_294[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_294_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2980),
        .D(src_kernel_win_0_va_6_reg_1996[1]),
        .Q(src_kernel_win_0_va_fu_294[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_294_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2980),
        .D(src_kernel_win_0_va_6_reg_1996[2]),
        .Q(src_kernel_win_0_va_fu_294[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_294_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2980),
        .D(src_kernel_win_0_va_6_reg_1996[3]),
        .Q(src_kernel_win_0_va_fu_294[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_294_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2980),
        .D(src_kernel_win_0_va_6_reg_1996[4]),
        .Q(src_kernel_win_0_va_fu_294[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_294_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2980),
        .D(src_kernel_win_0_va_6_reg_1996[5]),
        .Q(src_kernel_win_0_va_fu_294[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_294_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2980),
        .D(src_kernel_win_0_va_6_reg_1996[6]),
        .Q(src_kernel_win_0_va_fu_294[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_294_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2980),
        .D(src_kernel_win_0_va_6_reg_1996[7]),
        .Q(src_kernel_win_0_va_fu_294[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0D0F0F0)) 
    \t_V_1_reg_486[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond388_i_i_fu_982_p2),
        .I4(ap_enable_reg_pp0_iter0),
        .O(t_V_1_reg_486));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_1_reg_486[10]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond388_i_i_fu_982_p2),
        .O(t_V_1_reg_4860));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \t_V_1_reg_486[10]_i_3 
       (.I0(\t_V_1_reg_486_reg[10]_0 [10]),
        .I1(\t_V_1_reg_486_reg[10]_0 [7]),
        .I2(\t_V_1_reg_486[10]_i_4_n_0 ),
        .I3(\t_V_1_reg_486_reg[10]_0 [6]),
        .I4(\t_V_1_reg_486_reg[10]_0 [8]),
        .I5(\t_V_1_reg_486_reg[10]_0 [9]),
        .O(j_V_fu_987_p2));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_1_reg_486[10]_i_4 
       (.I0(\t_V_1_reg_486_reg[10]_0 [4]),
        .I1(\t_V_1_reg_486_reg[10]_0 [2]),
        .I2(\t_V_1_reg_486_reg[10]_0 [0]),
        .I3(\t_V_1_reg_486_reg[10]_0 [1]),
        .I4(\t_V_1_reg_486_reg[10]_0 [3]),
        .I5(\t_V_1_reg_486_reg[10]_0 [5]),
        .O(\t_V_1_reg_486[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_486[1]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [0]),
        .I1(\t_V_1_reg_486_reg[10]_0 [1]),
        .O(\t_V_1_reg_486[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_486[2]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [2]),
        .I1(\t_V_1_reg_486_reg[10]_0 [1]),
        .I2(\t_V_1_reg_486_reg[10]_0 [0]),
        .O(\t_V_1_reg_486[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_1_reg_486[3]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [3]),
        .I1(\t_V_1_reg_486_reg[10]_0 [2]),
        .I2(\t_V_1_reg_486_reg[10]_0 [0]),
        .I3(\t_V_1_reg_486_reg[10]_0 [1]),
        .O(\t_V_1_reg_486[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_1_reg_486[4]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [4]),
        .I1(\t_V_1_reg_486_reg[10]_0 [3]),
        .I2(\t_V_1_reg_486_reg[10]_0 [1]),
        .I3(\t_V_1_reg_486_reg[10]_0 [0]),
        .I4(\t_V_1_reg_486_reg[10]_0 [2]),
        .O(\t_V_1_reg_486[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_1_reg_486[5]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [5]),
        .I1(\t_V_1_reg_486_reg[10]_0 [4]),
        .I2(\t_V_1_reg_486_reg[10]_0 [2]),
        .I3(\t_V_1_reg_486_reg[10]_0 [0]),
        .I4(\t_V_1_reg_486_reg[10]_0 [1]),
        .I5(\t_V_1_reg_486_reg[10]_0 [3]),
        .O(\t_V_1_reg_486[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_486[6]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [6]),
        .I1(\t_V_1_reg_486[10]_i_4_n_0 ),
        .O(\t_V_1_reg_486[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \t_V_1_reg_486[7]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [7]),
        .I1(\t_V_1_reg_486_reg[10]_0 [6]),
        .I2(\t_V_1_reg_486[10]_i_4_n_0 ),
        .O(\t_V_1_reg_486[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_1_reg_486[8]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [8]),
        .I1(\t_V_1_reg_486_reg[10]_0 [7]),
        .I2(\t_V_1_reg_486[10]_i_4_n_0 ),
        .I3(\t_V_1_reg_486_reg[10]_0 [6]),
        .O(\t_V_1_reg_486[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \t_V_1_reg_486[9]_i_1 
       (.I0(\t_V_1_reg_486_reg[10]_0 [9]),
        .I1(\t_V_1_reg_486_reg[10]_0 [8]),
        .I2(\t_V_1_reg_486_reg[10]_0 [6]),
        .I3(\t_V_1_reg_486[10]_i_4_n_0 ),
        .I4(\t_V_1_reg_486_reg[10]_0 [7]),
        .O(\t_V_1_reg_486[9]_i_1_n_0 ));
  FDRE \t_V_1_reg_486_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4860),
        .D(\ImagLoc_x_reg_1894[0]_i_1_n_0 ),
        .Q(\t_V_1_reg_486_reg[10]_0 [0]),
        .R(t_V_1_reg_486));
  FDRE \t_V_1_reg_486_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4860),
        .D(j_V_fu_987_p2),
        .Q(\t_V_1_reg_486_reg[10]_0 [10]),
        .R(t_V_1_reg_486));
  FDRE \t_V_1_reg_486_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4860),
        .D(\t_V_1_reg_486[1]_i_1_n_0 ),
        .Q(\t_V_1_reg_486_reg[10]_0 [1]),
        .R(t_V_1_reg_486));
  FDRE \t_V_1_reg_486_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4860),
        .D(\t_V_1_reg_486[2]_i_1_n_0 ),
        .Q(\t_V_1_reg_486_reg[10]_0 [2]),
        .R(t_V_1_reg_486));
  FDRE \t_V_1_reg_486_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4860),
        .D(\t_V_1_reg_486[3]_i_1_n_0 ),
        .Q(\t_V_1_reg_486_reg[10]_0 [3]),
        .R(t_V_1_reg_486));
  FDRE \t_V_1_reg_486_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4860),
        .D(\t_V_1_reg_486[4]_i_1_n_0 ),
        .Q(\t_V_1_reg_486_reg[10]_0 [4]),
        .R(t_V_1_reg_486));
  FDRE \t_V_1_reg_486_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4860),
        .D(\t_V_1_reg_486[5]_i_1_n_0 ),
        .Q(\t_V_1_reg_486_reg[10]_0 [5]),
        .R(t_V_1_reg_486));
  FDRE \t_V_1_reg_486_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4860),
        .D(\t_V_1_reg_486[6]_i_1_n_0 ),
        .Q(\t_V_1_reg_486_reg[10]_0 [6]),
        .R(t_V_1_reg_486));
  FDRE \t_V_1_reg_486_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4860),
        .D(\t_V_1_reg_486[7]_i_1_n_0 ),
        .Q(\t_V_1_reg_486_reg[10]_0 [7]),
        .R(t_V_1_reg_486));
  FDRE \t_V_1_reg_486_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4860),
        .D(\t_V_1_reg_486[8]_i_1_n_0 ),
        .Q(\t_V_1_reg_486_reg[10]_0 [8]),
        .R(t_V_1_reg_486));
  FDRE \t_V_1_reg_486_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4860),
        .D(\t_V_1_reg_486[9]_i_1_n_0 ),
        .Q(\t_V_1_reg_486_reg[10]_0 [9]),
        .R(t_V_1_reg_486));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_475[10]_i_1 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(ap_CS_fsm_state16),
        .O(t_V_reg_475));
  FDRE \t_V_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1762[0]),
        .Q(Q[0]),
        .R(t_V_reg_475));
  FDRE \t_V_reg_475_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1762[10]),
        .Q(Q[10]),
        .R(t_V_reg_475));
  FDRE \t_V_reg_475_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1762[1]),
        .Q(Q[1]),
        .R(t_V_reg_475));
  FDRE \t_V_reg_475_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1762[2]),
        .Q(Q[2]),
        .R(t_V_reg_475));
  FDRE \t_V_reg_475_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1762[3]),
        .Q(Q[3]),
        .R(t_V_reg_475));
  FDRE \t_V_reg_475_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1762[4]),
        .Q(Q[4]),
        .R(t_V_reg_475));
  FDRE \t_V_reg_475_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1762[5]),
        .Q(Q[5]),
        .R(t_V_reg_475));
  FDRE \t_V_reg_475_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1762[6]),
        .Q(Q[6]),
        .R(t_V_reg_475));
  FDRE \t_V_reg_475_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1762[7]),
        .Q(Q[7]),
        .R(t_V_reg_475));
  FDRE \t_V_reg_475_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1762[8]),
        .Q(Q[8]),
        .R(t_V_reg_475));
  FDRE \t_V_reg_475_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1762[9]),
        .Q(Q[9]),
        .R(t_V_reg_475));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp21_reg_2058_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1550_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp21_reg_2058_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp21_reg_2058_reg_0[7],tmp21_reg_2058_reg_0[7],tmp21_reg_2058_reg_0[7],tmp21_reg_2058_reg_0[7],tmp21_reg_2058_reg_0[7],tmp21_reg_2058_reg_0[7],tmp21_reg_2058_reg_0[7],tmp21_reg_2058_reg_0[7],tmp21_reg_2058_reg_0[7],tmp21_reg_2058_reg_0[7],tmp21_reg_2058_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp21_reg_2058_reg_BCOUT_UNCONNECTED[17:0]),
        .C({r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_90,r_V_2_1_i_reg_2037_reg_n_91,r_V_2_1_i_reg_2037_reg_n_92,r_V_2_1_i_reg_2037_reg_n_93,r_V_2_1_i_reg_2037_reg_n_94,r_V_2_1_i_reg_2037_reg_n_95,r_V_2_1_i_reg_2037_reg_n_96,r_V_2_1_i_reg_2037_reg_n_97,r_V_2_1_i_reg_2037_reg_n_98,r_V_2_1_i_reg_2037_reg_n_99,r_V_2_1_i_reg_2037_reg_n_100,r_V_2_1_i_reg_2037_reg_n_101,r_V_2_1_i_reg_2037_reg_n_102,r_V_2_1_i_reg_2037_reg_n_103,r_V_2_1_i_reg_2037_reg_n_104,r_V_2_1_i_reg_2037_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp21_reg_2058_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp21_reg_2058_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_1543_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Filter2D_U0_p_kernel_val_2_V_2_read),
        .CEB2(grp_fu_1543_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1543_ce),
        .CEP(p_Val2_4_0_1_i_reg_20520),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp21_reg_2058_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp21_reg_2058_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp21_reg_2058_reg_P_UNCONNECTED[47:17],tmp21_reg_2058_reg_n_89,tmp21_reg_2058_reg_n_90,tmp21_reg_2058_reg_n_91,tmp21_reg_2058_reg_n_92,tmp21_reg_2058_reg_n_93,tmp21_reg_2058_reg_n_94,tmp21_reg_2058_reg_n_95,tmp21_reg_2058_reg_n_96,tmp21_reg_2058_reg_n_97,tmp21_reg_2058_reg_n_98,tmp21_reg_2058_reg_n_99,tmp21_reg_2058_reg_n_100,tmp21_reg_2058_reg_n_101,tmp21_reg_2058_reg_n_102,tmp21_reg_2058_reg_n_103,tmp21_reg_2058_reg_n_104,tmp21_reg_2058_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp21_reg_2058_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp21_reg_2058_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp21_reg_2058_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp21_reg_2058_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFD8FF0000D800)) 
    tmp21_reg_2058_reg_i_10
       (.I0(row_assign_8_2_t_i_reg_1880[0]),
        .I1(col_buf_0_val_1_0_reg_1980[0]),
        .I2(col_buf_0_val_0_0_reg_1967[0]),
        .I3(tmp_115_i_reg_1789),
        .I4(row_assign_8_2_t_i_reg_1880[1]),
        .I5(col_buf_0_val_2_0_reg_1988[0]),
        .O(grp_fu_1550_p0[0]));
  LUT3 #(
    .INIT(8'h40)) 
    tmp21_reg_2058_reg_i_2
       (.I0(filter2D_hls_mac_ibs_U34_n_21),
        .I1(ap_reg_pp0_iter5_or_cond_i_i_reg_1912),
        .I2(ap_enable_reg_pp0_iter6),
        .O(p_Val2_4_0_1_i_reg_20520));
  LUT6 #(
    .INIT(64'hFFFFD8FF0000D800)) 
    tmp21_reg_2058_reg_i_3
       (.I0(row_assign_8_2_t_i_reg_1880[0]),
        .I1(col_buf_0_val_1_0_reg_1980[7]),
        .I2(col_buf_0_val_0_0_reg_1967[7]),
        .I3(tmp_115_i_reg_1789),
        .I4(row_assign_8_2_t_i_reg_1880[1]),
        .I5(col_buf_0_val_2_0_reg_1988[7]),
        .O(grp_fu_1550_p0[7]));
  LUT6 #(
    .INIT(64'hFFFFD8FF0000D800)) 
    tmp21_reg_2058_reg_i_4
       (.I0(row_assign_8_2_t_i_reg_1880[0]),
        .I1(col_buf_0_val_1_0_reg_1980[6]),
        .I2(col_buf_0_val_0_0_reg_1967[6]),
        .I3(tmp_115_i_reg_1789),
        .I4(row_assign_8_2_t_i_reg_1880[1]),
        .I5(col_buf_0_val_2_0_reg_1988[6]),
        .O(grp_fu_1550_p0[6]));
  LUT6 #(
    .INIT(64'hFFFFD8FF0000D800)) 
    tmp21_reg_2058_reg_i_5
       (.I0(row_assign_8_2_t_i_reg_1880[0]),
        .I1(col_buf_0_val_1_0_reg_1980[5]),
        .I2(col_buf_0_val_0_0_reg_1967[5]),
        .I3(tmp_115_i_reg_1789),
        .I4(row_assign_8_2_t_i_reg_1880[1]),
        .I5(col_buf_0_val_2_0_reg_1988[5]),
        .O(grp_fu_1550_p0[5]));
  LUT6 #(
    .INIT(64'hFFFFD8FF0000D800)) 
    tmp21_reg_2058_reg_i_6
       (.I0(row_assign_8_2_t_i_reg_1880[0]),
        .I1(col_buf_0_val_1_0_reg_1980[4]),
        .I2(col_buf_0_val_0_0_reg_1967[4]),
        .I3(tmp_115_i_reg_1789),
        .I4(row_assign_8_2_t_i_reg_1880[1]),
        .I5(col_buf_0_val_2_0_reg_1988[4]),
        .O(grp_fu_1550_p0[4]));
  LUT6 #(
    .INIT(64'hFFFFD8FF0000D800)) 
    tmp21_reg_2058_reg_i_7
       (.I0(row_assign_8_2_t_i_reg_1880[0]),
        .I1(col_buf_0_val_1_0_reg_1980[3]),
        .I2(col_buf_0_val_0_0_reg_1967[3]),
        .I3(tmp_115_i_reg_1789),
        .I4(row_assign_8_2_t_i_reg_1880[1]),
        .I5(col_buf_0_val_2_0_reg_1988[3]),
        .O(grp_fu_1550_p0[3]));
  LUT6 #(
    .INIT(64'hFFFFD8FF0000D800)) 
    tmp21_reg_2058_reg_i_8
       (.I0(row_assign_8_2_t_i_reg_1880[0]),
        .I1(col_buf_0_val_1_0_reg_1980[2]),
        .I2(col_buf_0_val_0_0_reg_1967[2]),
        .I3(tmp_115_i_reg_1789),
        .I4(row_assign_8_2_t_i_reg_1880[1]),
        .I5(col_buf_0_val_2_0_reg_1988[2]),
        .O(grp_fu_1550_p0[2]));
  LUT6 #(
    .INIT(64'hFFFFD8FF0000D800)) 
    tmp21_reg_2058_reg_i_9
       (.I0(row_assign_8_2_t_i_reg_1880[0]),
        .I1(col_buf_0_val_1_0_reg_1980[1]),
        .I2(col_buf_0_val_0_0_reg_1967[1]),
        .I3(tmp_115_i_reg_1789),
        .I4(row_assign_8_2_t_i_reg_1880[1]),
        .I5(col_buf_0_val_2_0_reg_1988[1]),
        .O(grp_fu_1550_p0[1]));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp25_reg_2089[17]_i_1 
       (.I0(ap_reg_pp0_iter6_or_cond_i_i_reg_1912),
        .I1(filter2D_hls_mac_ibs_U34_n_21),
        .I2(ap_enable_reg_pp0_iter7),
        .O(tmp25_reg_20890));
  FDRE \tmp25_reg_2089_reg[0] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_17),
        .Q(tmp25_reg_2089[0]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[10] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_7),
        .Q(tmp25_reg_2089[10]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[11] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_6),
        .Q(tmp25_reg_2089[11]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[12] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_5),
        .Q(tmp25_reg_2089[12]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[13] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_4),
        .Q(tmp25_reg_2089[13]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[14] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_3),
        .Q(tmp25_reg_2089[14]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[15] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_2),
        .Q(tmp25_reg_2089[15]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[16] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_1),
        .Q(tmp25_reg_2089[16]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[17] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_0),
        .Q(tmp25_reg_2089[17]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[1] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_16),
        .Q(tmp25_reg_2089[1]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[2] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_15),
        .Q(tmp25_reg_2089[2]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[3] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_14),
        .Q(tmp25_reg_2089[3]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[4] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_13),
        .Q(tmp25_reg_2089[4]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[5] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_12),
        .Q(tmp25_reg_2089[5]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[6] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_11),
        .Q(tmp25_reg_2089[6]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[7] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_10),
        .Q(tmp25_reg_2089[7]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[8] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_9),
        .Q(tmp25_reg_2089[8]),
        .R(1'b0));
  FDRE \tmp25_reg_2089_reg[9] 
       (.C(ap_clk),
        .CE(tmp25_reg_20890),
        .D(filter2D_hls_mac_ibs_U34_n_8),
        .Q(tmp25_reg_2089[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp26_reg_2064_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_7_fu_1266_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp26_reg_2064_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp26_reg_2064_reg_0[7],tmp26_reg_2064_reg_0[7],tmp26_reg_2064_reg_0[7],tmp26_reg_2064_reg_0[7],tmp26_reg_2064_reg_0[7],tmp26_reg_2064_reg_0[7],tmp26_reg_2064_reg_0[7],tmp26_reg_2064_reg_0[7],tmp26_reg_2064_reg_0[7],tmp26_reg_2064_reg_0[7],tmp26_reg_2064_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp26_reg_2064_reg_BCOUT_UNCONNECTED[17:0]),
        .C({r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_90,r_V_2_2_1_i_reg_2047_reg_n_91,r_V_2_2_1_i_reg_2047_reg_n_92,r_V_2_2_1_i_reg_2047_reg_n_93,r_V_2_2_1_i_reg_2047_reg_n_94,r_V_2_2_1_i_reg_2047_reg_n_95,r_V_2_2_1_i_reg_2047_reg_n_96,r_V_2_2_1_i_reg_2047_reg_n_97,r_V_2_2_1_i_reg_2047_reg_n_98,r_V_2_2_1_i_reg_2047_reg_n_99,r_V_2_2_1_i_reg_2047_reg_n_100,r_V_2_2_1_i_reg_2047_reg_n_101,r_V_2_2_1_i_reg_2047_reg_n_102,r_V_2_2_1_i_reg_2047_reg_n_103,r_V_2_2_1_i_reg_2047_reg_n_104,r_V_2_2_1_i_reg_2047_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp26_reg_2064_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp26_reg_2064_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\src_kernel_win_0_va_2_fu_302[7]_i_1_n_0 ),
        .CEA2(grp_fu_1543_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Filter2D_U0_p_kernel_val_2_V_2_read),
        .CEB2(grp_fu_1543_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1543_ce),
        .CEP(p_Val2_4_0_1_i_reg_20520),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp26_reg_2064_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp26_reg_2064_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp26_reg_2064_reg_P_UNCONNECTED[47:17],tmp26_reg_2064_reg_n_89,tmp26_reg_2064_reg_n_90,tmp26_reg_2064_reg_n_91,tmp26_reg_2064_reg_n_92,tmp26_reg_2064_reg_n_93,tmp26_reg_2064_reg_n_94,tmp26_reg_2064_reg_n_95,tmp26_reg_2064_reg_n_96,tmp26_reg_2064_reg_n_97,tmp26_reg_2064_reg_n_98,tmp26_reg_2064_reg_n_99,tmp26_reg_2064_reg_n_100,tmp26_reg_2064_reg_n_101,tmp26_reg_2064_reg_n_102,tmp26_reg_2064_reg_n_103,tmp26_reg_2064_reg_n_104,tmp26_reg_2064_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp26_reg_2064_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp26_reg_2064_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp26_reg_2064_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp26_reg_2064_reg_UNDERFLOW_UNCONNECTED));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_115_i_fu_699_p2_carry
       (.CI(1'b0),
        .CO({tmp_115_i_fu_699_p2_carry_n_0,tmp_115_i_fu_699_p2_carry_n_1,tmp_115_i_fu_699_p2_carry_n_2,tmp_115_i_fu_699_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_115_i_fu_699_p2_carry_i_1_n_0,\tmp_115_i_reg_1789_reg[0]_0 ,tmp_115_i_fu_699_p2_carry_i_3_n_0,tmp_115_i_fu_699_p2_carry_i_4_n_0}),
        .O(NLW_tmp_115_i_fu_699_p2_carry_O_UNCONNECTED[3:0]),
        .S({\tmp_115_i_reg_1789_reg[0]_1 ,tmp_115_i_fu_699_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_115_i_fu_699_p2_carry__0
       (.CI(tmp_115_i_fu_699_p2_carry_n_0),
        .CO({NLW_tmp_115_i_fu_699_p2_carry__0_CO_UNCONNECTED[3:2],tmp_115_i_fu_699_p2,tmp_115_i_fu_699_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_115_i_fu_699_p2_carry__0_i_1_n_0,tmp_115_i_fu_699_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_115_i_fu_699_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_115_i_reg_1789_reg[0]_2 ,tmp_115_i_fu_699_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_115_i_fu_699_p2_carry__0_i_1
       (.I0(Q[10]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[10]),
        .O(tmp_115_i_fu_699_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2B22)) 
    tmp_115_i_fu_699_p2_carry__0_i_2
       (.I0(Q[9]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .I3(Q[8]),
        .O(tmp_115_i_fu_699_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_115_i_fu_699_p2_carry__0_i_4
       (.I0(Q[8]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I3(Q[9]),
        .O(tmp_115_i_fu_699_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_115_i_fu_699_p2_carry_i_1
       (.I0(Q[7]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[7]),
        .I2(Q[6]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[6]),
        .O(tmp_115_i_fu_699_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_115_i_fu_699_p2_carry_i_3
       (.I0(Q[3]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I2(Q[2]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[2]),
        .O(tmp_115_i_fu_699_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_115_i_fu_699_p2_carry_i_4
       (.I0(Q[0]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .I3(Q[1]),
        .O(tmp_115_i_fu_699_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_115_i_fu_699_p2_carry_i_8
       (.I0(Q[0]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .I3(Q[1]),
        .O(tmp_115_i_fu_699_p2_carry_i_8_n_0));
  FDRE \tmp_115_i_reg_1789_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_115_i_fu_699_p2),
        .Q(tmp_115_i_reg_1789),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_118_i_reg_1796[10]_i_1 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(\icmp_reg_1776[0]_i_2_n_0 ),
        .I3(Q[8]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(tmp_118_i_fu_704_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_118_i_reg_1796[11]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[8]),
        .I3(\icmp_reg_1776[0]_i_2_n_0 ),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(tmp_118_i_fu_704_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_118_i_reg_1796[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(tmp_118_i_fu_704_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_118_i_reg_1796[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(tmp_118_i_fu_704_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_118_i_reg_1796[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(tmp_118_i_fu_704_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_118_i_reg_1796[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(tmp_118_i_fu_704_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
    \tmp_118_i_reg_1796[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\tmp_118_i_reg_1796[6]_i_2_n_0 ),
        .O(tmp_118_i_fu_704_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_118_i_reg_1796[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\tmp_118_i_reg_1796[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_118_i_reg_1796[7]_i_1 
       (.I0(Q[7]),
        .I1(\p_assign_6_1_i_reg_1814[7]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(tmp_118_i_fu_704_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_118_i_reg_1796[8]_i_1 
       (.I0(Q[8]),
        .I1(\icmp_reg_1776[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(tmp_118_i_fu_704_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_118_i_reg_1796[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\icmp_reg_1776[0]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(tmp_118_i_fu_704_p2[9]));
  FDRE \tmp_118_i_reg_1796_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_704_p2[10]),
        .Q(\tmp_118_i_reg_1796_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_1796_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_704_p2[11]),
        .Q(tmp_31_fu_764_p3),
        .R(1'b0));
  FDRE \tmp_118_i_reg_1796_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_704_p2[2]),
        .Q(\tmp_118_i_reg_1796_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_1796_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_704_p2[3]),
        .Q(\tmp_118_i_reg_1796_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_1796_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_704_p2[4]),
        .Q(\tmp_118_i_reg_1796_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_1796_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_704_p2[5]),
        .Q(\tmp_118_i_reg_1796_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_1796_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_704_p2[6]),
        .Q(\tmp_118_i_reg_1796_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_1796_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_704_p2[7]),
        .Q(\tmp_118_i_reg_1796_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_1796_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_704_p2[8]),
        .Q(\tmp_118_i_reg_1796_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_1796_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_704_p2[9]),
        .Q(\tmp_118_i_reg_1796_reg[10]_0 [7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_120_1_i_fu_819_p2_carry
       (.CI(1'b0),
        .CO({tmp_120_1_i_fu_819_p2_carry_n_0,tmp_120_1_i_fu_819_p2_carry_n_1,tmp_120_1_i_fu_819_p2_carry_n_2,tmp_120_1_i_fu_819_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_120_1_i_fu_819_p2_carry__0_0),
        .O(NLW_tmp_120_1_i_fu_819_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_120_1_i_fu_819_p2_carry_i_5_n_0,tmp_120_1_i_fu_819_p2_carry_i_6_n_0,tmp_120_1_i_fu_819_p2_carry_i_7_n_0,tmp_120_1_i_fu_819_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_120_1_i_fu_819_p2_carry__0
       (.CI(tmp_120_1_i_fu_819_p2_carry_n_0),
        .CO({NLW_tmp_120_1_i_fu_819_p2_carry__0_CO_UNCONNECTED[3:2],tmp_120_1_i_fu_819_p2,tmp_120_1_i_fu_819_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_3_reg_1855_reg[1]_1 }),
        .O(NLW_tmp_120_1_i_fu_819_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_3_reg_1855_reg[1]_2 ,tmp_120_1_i_fu_819_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_1_i_fu_819_p2_carry__0_i_4
       (.I0(\p_assign_6_1_i_reg_1814_reg[10]_0 [7]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I2(\p_assign_6_1_i_reg_1814_reg[10]_0 [6]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .O(tmp_120_1_i_fu_819_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_1_i_fu_819_p2_carry_i_5
       (.I0(\p_assign_6_1_i_reg_1814_reg[10]_0 [5]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[7]),
        .I2(\p_assign_6_1_i_reg_1814_reg[10]_0 [4]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[6]),
        .O(tmp_120_1_i_fu_819_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_1_i_fu_819_p2_carry_i_6
       (.I0(\p_assign_6_1_i_reg_1814_reg[10]_0 [3]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[5]),
        .I2(\p_assign_6_1_i_reg_1814_reg[10]_0 [2]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[4]),
        .O(tmp_120_1_i_fu_819_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_1_i_fu_819_p2_carry_i_7
       (.I0(\p_assign_6_1_i_reg_1814_reg[10]_0 [1]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I2(\p_assign_6_1_i_reg_1814_reg[10]_0 [0]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[2]),
        .O(tmp_120_1_i_fu_819_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_1_i_fu_819_p2_carry_i_8
       (.I0(\p_assign_6_1_i_reg_1814_reg[0]_0 ),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .I2(\p_assign_6_1_i_reg_1814_reg[1]_0 ),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .O(tmp_120_1_i_fu_819_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_120_2_i_fu_856_p2_carry
       (.CI(1'b0),
        .CO({tmp_120_2_i_fu_856_p2_carry_n_0,tmp_120_2_i_fu_856_p2_carry_n_1,tmp_120_2_i_fu_856_p2_carry_n_2,tmp_120_2_i_fu_856_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_120_2_i_fu_856_p2_carry__0_0),
        .O(NLW_tmp_120_2_i_fu_856_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_120_2_i_fu_856_p2_carry_i_5_n_0,tmp_120_2_i_fu_856_p2_carry_i_6_n_0,tmp_120_2_i_fu_856_p2_carry_i_7_n_0,tmp_120_2_i_fu_856_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_120_2_i_fu_856_p2_carry__0
       (.CI(tmp_120_2_i_fu_856_p2_carry_n_0),
        .CO({NLW_tmp_120_2_i_fu_856_p2_carry__0_CO_UNCONNECTED[3:2],tmp_120_2_i_fu_856_p2,tmp_120_2_i_fu_856_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_7_reg_1860_reg[1]_0 }),
        .O(NLW_tmp_120_2_i_fu_856_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_7_reg_1860_reg[1]_1 ,tmp_120_2_i_fu_856_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_2_i_fu_856_p2_carry__0_i_4
       (.I0(\p_assign_6_2_i_reg_1832_reg[10]_0 [8]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I2(\p_assign_6_2_i_reg_1832_reg[10]_0 [7]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .O(tmp_120_2_i_fu_856_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_2_i_fu_856_p2_carry_i_5
       (.I0(\p_assign_6_2_i_reg_1832_reg[10]_0 [6]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[7]),
        .I2(\p_assign_6_2_i_reg_1832_reg[10]_0 [5]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[6]),
        .O(tmp_120_2_i_fu_856_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_2_i_fu_856_p2_carry_i_6
       (.I0(\p_assign_6_2_i_reg_1832_reg[10]_0 [4]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[5]),
        .I2(\p_assign_6_2_i_reg_1832_reg[10]_0 [3]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[4]),
        .O(tmp_120_2_i_fu_856_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_2_i_fu_856_p2_carry_i_7
       (.I0(\p_assign_6_2_i_reg_1832_reg[10]_0 [2]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I2(\p_assign_6_2_i_reg_1832_reg[10]_0 [1]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[2]),
        .O(tmp_120_2_i_fu_856_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_2_i_fu_856_p2_carry_i_8
       (.I0(\p_assign_6_2_i_reg_1832_reg[0]_0 ),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .I2(\p_assign_6_2_i_reg_1832_reg[10]_0 [0]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .O(tmp_120_2_i_fu_856_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_120_i_fu_777_p2_carry
       (.CI(1'b0),
        .CO({tmp_120_i_fu_777_p2_carry_n_0,tmp_120_i_fu_777_p2_carry_n_1,tmp_120_i_fu_777_p2_carry_n_2,tmp_120_i_fu_777_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_120_i_fu_777_p2_carry__0_0),
        .O(NLW_tmp_120_i_fu_777_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_120_i_fu_777_p2_carry_i_5_n_0,tmp_120_i_fu_777_p2_carry_i_6_n_0,tmp_120_i_fu_777_p2_carry_i_7_n_0,tmp_120_i_fu_777_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_120_i_fu_777_p2_carry__0
       (.CI(tmp_120_i_fu_777_p2_carry_n_0),
        .CO({NLW_tmp_120_i_fu_777_p2_carry__0_CO_UNCONNECTED[3:2],tmp_120_i_fu_777_p2,tmp_120_i_fu_777_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_45_reg_1850_reg[1]_0 }),
        .O(NLW_tmp_120_i_fu_777_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_45_reg_1850_reg[1]_1 ,tmp_120_i_fu_777_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_i_fu_777_p2_carry__0_i_4
       (.I0(\tmp_118_i_reg_1796_reg[10]_0 [7]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I2(\tmp_118_i_reg_1796_reg[10]_0 [6]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .O(tmp_120_i_fu_777_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_i_fu_777_p2_carry_i_5
       (.I0(\tmp_118_i_reg_1796_reg[10]_0 [5]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[7]),
        .I2(\tmp_118_i_reg_1796_reg[10]_0 [4]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[6]),
        .O(tmp_120_i_fu_777_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_i_fu_777_p2_carry_i_6
       (.I0(\tmp_118_i_reg_1796_reg[10]_0 [3]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[5]),
        .I2(\tmp_118_i_reg_1796_reg[10]_0 [2]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[4]),
        .O(tmp_120_i_fu_777_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_i_fu_777_p2_carry_i_7
       (.I0(\tmp_118_i_reg_1796_reg[10]_0 [1]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I2(\tmp_118_i_reg_1796_reg[10]_0 [0]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[2]),
        .O(tmp_120_i_fu_777_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_i_fu_777_p2_carry_i_8
       (.I0(\p_assign_6_2_i_reg_1832_reg[0]_0 ),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .I2(\p_assign_7_1_i_reg_1827_reg[1]_0 ),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .O(tmp_120_i_fu_777_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_132_1_i_fu_834_p2_carry
       (.CI(1'b0),
        .CO({tmp_132_1_i_fu_834_p2_carry_n_0,tmp_132_1_i_fu_834_p2_carry_n_1,tmp_132_1_i_fu_834_p2_carry_n_2,tmp_132_1_i_fu_834_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_132_1_i_fu_834_p2_carry_i_1_n_0,tmp_132_1_i_fu_834_p2_carry_i_2_n_0,tmp_132_1_i_fu_834_p2_carry_i_3_n_0,tmp_132_1_i_fu_834_p2_carry_i_4_n_0}),
        .O(NLW_tmp_132_1_i_fu_834_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_132_1_i_fu_834_p2_carry_i_5_n_0,tmp_132_1_i_fu_834_p2_carry_i_6_n_0,tmp_132_1_i_fu_834_p2_carry_i_7_n_0,tmp_132_1_i_fu_834_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_132_1_i_fu_834_p2_carry__0
       (.CI(tmp_132_1_i_fu_834_p2_carry_n_0),
        .CO({NLW_tmp_132_1_i_fu_834_p2_carry__0_CO_UNCONNECTED[3:2],tmp_132_1_i_fu_834_p2_carry__0_n_2,tmp_132_1_i_fu_834_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_132_1_i_fu_834_p2_carry__0_i_1_n_0,tmp_132_1_i_fu_834_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_132_1_i_fu_834_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_132_1_i_fu_834_p2_carry__0_i_3_n_0,tmp_132_1_i_fu_834_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_132_1_i_fu_834_p2_carry__0_i_1
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[11]),
        .I1(p_assign_7_1_i_reg_1827[11]),
        .I2(tmp_33_fu_806_p3),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[10]),
        .I4(\p_assign_6_1_i_reg_1814_reg[10]_0 [8]),
        .I5(p_assign_7_1_i_reg_1827[10]),
        .O(tmp_132_1_i_fu_834_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_1_i_fu_834_p2_carry__0_i_2
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I1(tmp_132_1_i_fu_834_p2_carry__0_i_5_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .I3(\p_assign_6_1_i_reg_1814_reg[10]_0 [6]),
        .I4(tmp_33_fu_806_p3),
        .I5(p_assign_7_1_i_reg_1827[8]),
        .O(tmp_132_1_i_fu_834_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_132_1_i_fu_834_p2_carry__0_i_3
       (.I0(p_assign_7_1_i_reg_1827[11]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[11]),
        .I2(p_assign_7_1_i_reg_1827[10]),
        .I3(tmp_33_fu_806_p3),
        .I4(\p_assign_6_1_i_reg_1814_reg[10]_0 [8]),
        .I5(tmp_132_i_fu_796_p2_carry__0_0[10]),
        .O(tmp_132_1_i_fu_834_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_1_i_fu_834_p2_carry__0_i_4
       (.I0(tmp_132_1_i_fu_834_p2_carry__0_i_6_n_0),
        .I1(p_assign_7_1_i_reg_1827[8]),
        .I2(tmp_33_fu_806_p3),
        .I3(\p_assign_6_1_i_reg_1814_reg[10]_0 [6]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .O(tmp_132_1_i_fu_834_p2_carry__0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_1_i_fu_834_p2_carry__0_i_5
       (.I0(p_assign_7_1_i_reg_1827[9]),
        .I1(tmp_33_fu_806_p3),
        .I2(\p_assign_6_1_i_reg_1814_reg[10]_0 [7]),
        .O(tmp_132_1_i_fu_834_p2_carry__0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_1_i_fu_834_p2_carry__0_i_6
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I1(\p_assign_6_1_i_reg_1814_reg[10]_0 [7]),
        .I2(tmp_33_fu_806_p3),
        .I3(p_assign_7_1_i_reg_1827[9]),
        .O(tmp_132_1_i_fu_834_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_1_i_fu_834_p2_carry_i_1
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[7]),
        .I1(tmp_132_1_i_fu_834_p2_carry_i_9_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[6]),
        .I3(\p_assign_6_1_i_reg_1814_reg[10]_0 [4]),
        .I4(tmp_33_fu_806_p3),
        .I5(p_assign_7_1_i_reg_1827[6]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_1_i_fu_834_p2_carry_i_10
       (.I0(p_assign_7_1_i_reg_1827[5]),
        .I1(tmp_33_fu_806_p3),
        .I2(\p_assign_6_1_i_reg_1814_reg[10]_0 [3]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_1_i_fu_834_p2_carry_i_11
       (.I0(p_assign_7_1_i_reg_1827[3]),
        .I1(tmp_33_fu_806_p3),
        .I2(\p_assign_6_1_i_reg_1814_reg[10]_0 [1]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_1_i_fu_834_p2_carry_i_12
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[7]),
        .I1(\p_assign_6_1_i_reg_1814_reg[10]_0 [5]),
        .I2(tmp_33_fu_806_p3),
        .I3(p_assign_7_1_i_reg_1827[7]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_1_i_fu_834_p2_carry_i_13
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[5]),
        .I1(\p_assign_6_1_i_reg_1814_reg[10]_0 [3]),
        .I2(tmp_33_fu_806_p3),
        .I3(p_assign_7_1_i_reg_1827[5]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_1_i_fu_834_p2_carry_i_14
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I1(\p_assign_6_1_i_reg_1814_reg[10]_0 [1]),
        .I2(tmp_33_fu_806_p3),
        .I3(p_assign_7_1_i_reg_1827[3]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_1_i_fu_834_p2_carry_i_2
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[5]),
        .I1(tmp_132_1_i_fu_834_p2_carry_i_10_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[4]),
        .I3(\p_assign_6_1_i_reg_1814_reg[10]_0 [2]),
        .I4(tmp_33_fu_806_p3),
        .I5(p_assign_7_1_i_reg_1827[4]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_1_i_fu_834_p2_carry_i_3
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I1(tmp_132_1_i_fu_834_p2_carry_i_11_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[2]),
        .I3(\p_assign_6_1_i_reg_1814_reg[10]_0 [0]),
        .I4(tmp_33_fu_806_p3),
        .I5(p_assign_7_1_i_reg_1827[2]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    tmp_132_1_i_fu_834_p2_carry_i_4
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .I1(\p_assign_6_1_i_reg_1814_reg[1]_0 ),
        .I2(tmp_33_fu_806_p3),
        .I3(\p_assign_7_1_i_reg_1827_reg[1]_0 ),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .I5(\p_assign_6_1_i_reg_1814_reg[0]_0 ),
        .O(tmp_132_1_i_fu_834_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_1_i_fu_834_p2_carry_i_5
       (.I0(tmp_132_1_i_fu_834_p2_carry_i_12_n_0),
        .I1(p_assign_7_1_i_reg_1827[6]),
        .I2(tmp_33_fu_806_p3),
        .I3(\p_assign_6_1_i_reg_1814_reg[10]_0 [4]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[6]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_1_i_fu_834_p2_carry_i_6
       (.I0(tmp_132_1_i_fu_834_p2_carry_i_13_n_0),
        .I1(p_assign_7_1_i_reg_1827[4]),
        .I2(tmp_33_fu_806_p3),
        .I3(\p_assign_6_1_i_reg_1814_reg[10]_0 [2]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[4]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_1_i_fu_834_p2_carry_i_7
       (.I0(tmp_132_1_i_fu_834_p2_carry_i_14_n_0),
        .I1(p_assign_7_1_i_reg_1827[2]),
        .I2(tmp_33_fu_806_p3),
        .I3(\p_assign_6_1_i_reg_1814_reg[10]_0 [0]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[2]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_132_1_i_fu_834_p2_carry_i_8
       (.I0(\p_assign_7_1_i_reg_1827_reg[1]_0 ),
        .I1(tmp_33_fu_806_p3),
        .I2(\p_assign_6_1_i_reg_1814_reg[1]_0 ),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .I4(\p_assign_6_1_i_reg_1814_reg[0]_0 ),
        .I5(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_1_i_fu_834_p2_carry_i_9
       (.I0(p_assign_7_1_i_reg_1827[7]),
        .I1(tmp_33_fu_806_p3),
        .I2(\p_assign_6_1_i_reg_1814_reg[10]_0 [5]),
        .O(tmp_132_1_i_fu_834_p2_carry_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_132_2_i_fu_871_p2_carry
       (.CI(1'b0),
        .CO({tmp_132_2_i_fu_871_p2_carry_n_0,tmp_132_2_i_fu_871_p2_carry_n_1,tmp_132_2_i_fu_871_p2_carry_n_2,tmp_132_2_i_fu_871_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_132_2_i_fu_871_p2_carry_i_1_n_0,tmp_132_2_i_fu_871_p2_carry_i_2_n_0,tmp_132_2_i_fu_871_p2_carry_i_3_n_0,tmp_132_2_i_fu_871_p2_carry_i_4_n_0}),
        .O(NLW_tmp_132_2_i_fu_871_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_132_2_i_fu_871_p2_carry_i_5_n_0,tmp_132_2_i_fu_871_p2_carry_i_6_n_0,tmp_132_2_i_fu_871_p2_carry_i_7_n_0,tmp_132_2_i_fu_871_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_132_2_i_fu_871_p2_carry__0
       (.CI(tmp_132_2_i_fu_871_p2_carry_n_0),
        .CO({NLW_tmp_132_2_i_fu_871_p2_carry__0_CO_UNCONNECTED[3:2],tmp_132_2_i_fu_871_p2_carry__0_n_2,tmp_132_2_i_fu_871_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_132_2_i_fu_871_p2_carry__0_i_1_n_0,tmp_132_2_i_fu_871_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_132_2_i_fu_871_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_132_2_i_fu_871_p2_carry__0_i_3_n_0,tmp_132_2_i_fu_871_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_132_2_i_fu_871_p2_carry__0_i_1
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[11]),
        .I1(p_assign_7_2_i_reg_1845[11]),
        .I2(tmp_37_fu_843_p3),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[10]),
        .I4(\p_assign_6_2_i_reg_1832_reg[10]_0 [9]),
        .I5(p_assign_7_2_i_reg_1845[10]),
        .O(tmp_132_2_i_fu_871_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_2_i_fu_871_p2_carry__0_i_2
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I1(tmp_132_2_i_fu_871_p2_carry__0_i_5_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .I3(\p_assign_6_2_i_reg_1832_reg[10]_0 [7]),
        .I4(tmp_37_fu_843_p3),
        .I5(p_assign_7_2_i_reg_1845[8]),
        .O(tmp_132_2_i_fu_871_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_132_2_i_fu_871_p2_carry__0_i_3
       (.I0(p_assign_7_2_i_reg_1845[11]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[11]),
        .I2(p_assign_7_2_i_reg_1845[10]),
        .I3(tmp_37_fu_843_p3),
        .I4(\p_assign_6_2_i_reg_1832_reg[10]_0 [9]),
        .I5(tmp_132_i_fu_796_p2_carry__0_0[10]),
        .O(tmp_132_2_i_fu_871_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_2_i_fu_871_p2_carry__0_i_4
       (.I0(tmp_132_2_i_fu_871_p2_carry__0_i_6_n_0),
        .I1(p_assign_7_2_i_reg_1845[8]),
        .I2(tmp_37_fu_843_p3),
        .I3(\p_assign_6_2_i_reg_1832_reg[10]_0 [7]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .O(tmp_132_2_i_fu_871_p2_carry__0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_2_i_fu_871_p2_carry__0_i_5
       (.I0(p_assign_7_2_i_reg_1845[9]),
        .I1(tmp_37_fu_843_p3),
        .I2(\p_assign_6_2_i_reg_1832_reg[10]_0 [8]),
        .O(tmp_132_2_i_fu_871_p2_carry__0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_2_i_fu_871_p2_carry__0_i_6
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I1(\p_assign_6_2_i_reg_1832_reg[10]_0 [8]),
        .I2(tmp_37_fu_843_p3),
        .I3(p_assign_7_2_i_reg_1845[9]),
        .O(tmp_132_2_i_fu_871_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_2_i_fu_871_p2_carry_i_1
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[7]),
        .I1(tmp_132_2_i_fu_871_p2_carry_i_9_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[6]),
        .I3(\p_assign_6_2_i_reg_1832_reg[10]_0 [5]),
        .I4(tmp_37_fu_843_p3),
        .I5(p_assign_7_2_i_reg_1845[6]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_2_i_fu_871_p2_carry_i_10
       (.I0(p_assign_7_2_i_reg_1845[5]),
        .I1(tmp_37_fu_843_p3),
        .I2(\p_assign_6_2_i_reg_1832_reg[10]_0 [4]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_2_i_fu_871_p2_carry_i_11
       (.I0(p_assign_7_2_i_reg_1845[3]),
        .I1(tmp_37_fu_843_p3),
        .I2(\p_assign_6_2_i_reg_1832_reg[10]_0 [2]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_2_i_fu_871_p2_carry_i_12
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[7]),
        .I1(\p_assign_6_2_i_reg_1832_reg[10]_0 [6]),
        .I2(tmp_37_fu_843_p3),
        .I3(p_assign_7_2_i_reg_1845[7]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_2_i_fu_871_p2_carry_i_13
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[5]),
        .I1(\p_assign_6_2_i_reg_1832_reg[10]_0 [4]),
        .I2(tmp_37_fu_843_p3),
        .I3(p_assign_7_2_i_reg_1845[5]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_2_i_fu_871_p2_carry_i_14
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I1(\p_assign_6_2_i_reg_1832_reg[10]_0 [2]),
        .I2(tmp_37_fu_843_p3),
        .I3(p_assign_7_2_i_reg_1845[3]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_2_i_fu_871_p2_carry_i_2
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[5]),
        .I1(tmp_132_2_i_fu_871_p2_carry_i_10_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[4]),
        .I3(\p_assign_6_2_i_reg_1832_reg[10]_0 [3]),
        .I4(tmp_37_fu_843_p3),
        .I5(p_assign_7_2_i_reg_1845[4]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_2_i_fu_871_p2_carry_i_3
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I1(tmp_132_2_i_fu_871_p2_carry_i_11_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[2]),
        .I3(\p_assign_6_2_i_reg_1832_reg[10]_0 [1]),
        .I4(tmp_37_fu_843_p3),
        .I5(p_assign_7_2_i_reg_1845[2]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    tmp_132_2_i_fu_871_p2_carry_i_4
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .I1(\p_assign_6_2_i_reg_1832_reg[10]_0 [0]),
        .I2(tmp_37_fu_843_p3),
        .I3(\p_assign_6_1_i_reg_1814_reg[1]_0 ),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .I5(\p_assign_6_2_i_reg_1832_reg[0]_0 ),
        .O(tmp_132_2_i_fu_871_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_2_i_fu_871_p2_carry_i_5
       (.I0(tmp_132_2_i_fu_871_p2_carry_i_12_n_0),
        .I1(p_assign_7_2_i_reg_1845[6]),
        .I2(tmp_37_fu_843_p3),
        .I3(\p_assign_6_2_i_reg_1832_reg[10]_0 [5]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[6]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_2_i_fu_871_p2_carry_i_6
       (.I0(tmp_132_2_i_fu_871_p2_carry_i_13_n_0),
        .I1(p_assign_7_2_i_reg_1845[4]),
        .I2(tmp_37_fu_843_p3),
        .I3(\p_assign_6_2_i_reg_1832_reg[10]_0 [3]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[4]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_2_i_fu_871_p2_carry_i_7
       (.I0(tmp_132_2_i_fu_871_p2_carry_i_14_n_0),
        .I1(p_assign_7_2_i_reg_1845[2]),
        .I2(tmp_37_fu_843_p3),
        .I3(\p_assign_6_2_i_reg_1832_reg[10]_0 [1]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[2]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_132_2_i_fu_871_p2_carry_i_8
       (.I0(\p_assign_6_1_i_reg_1814_reg[1]_0 ),
        .I1(tmp_37_fu_843_p3),
        .I2(\p_assign_6_2_i_reg_1832_reg[10]_0 [0]),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .I4(\p_assign_6_2_i_reg_1832_reg[0]_0 ),
        .I5(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_2_i_fu_871_p2_carry_i_9
       (.I0(p_assign_7_2_i_reg_1845[7]),
        .I1(tmp_37_fu_843_p3),
        .I2(\p_assign_6_2_i_reg_1832_reg[10]_0 [6]),
        .O(tmp_132_2_i_fu_871_p2_carry_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_132_i_fu_796_p2_carry
       (.CI(1'b0),
        .CO({tmp_132_i_fu_796_p2_carry_n_0,tmp_132_i_fu_796_p2_carry_n_1,tmp_132_i_fu_796_p2_carry_n_2,tmp_132_i_fu_796_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_132_i_fu_796_p2_carry_i_1_n_0,tmp_132_i_fu_796_p2_carry_i_2_n_0,tmp_132_i_fu_796_p2_carry_i_3_n_0,tmp_132_i_fu_796_p2_carry_i_4_n_0}),
        .O(NLW_tmp_132_i_fu_796_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_132_i_fu_796_p2_carry_i_5_n_0,tmp_132_i_fu_796_p2_carry_i_6_n_0,tmp_132_i_fu_796_p2_carry_i_7_n_0,tmp_132_i_fu_796_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_132_i_fu_796_p2_carry__0
       (.CI(tmp_132_i_fu_796_p2_carry_n_0),
        .CO({NLW_tmp_132_i_fu_796_p2_carry__0_CO_UNCONNECTED[3:2],tmp_132_i_fu_796_p2_carry__0_n_2,tmp_132_i_fu_796_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_132_i_fu_796_p2_carry__0_i_1_n_0,tmp_132_i_fu_796_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_132_i_fu_796_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_132_i_fu_796_p2_carry__0_i_3_n_0,tmp_132_i_fu_796_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_132_i_fu_796_p2_carry__0_i_1
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[11]),
        .I1(\icmp_reg_1776_reg_n_0_[0] ),
        .I2(tmp_31_fu_764_p3),
        .I3(tmp_132_i_fu_796_p2_carry__0_0[10]),
        .I4(\tmp_118_i_reg_1796_reg[10]_0 [8]),
        .I5(p_assign_7_i_reg_1809[10]),
        .O(tmp_132_i_fu_796_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_i_fu_796_p2_carry__0_i_2
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I1(tmp_132_i_fu_796_p2_carry__0_i_5_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .I3(\tmp_118_i_reg_1796_reg[10]_0 [6]),
        .I4(tmp_31_fu_764_p3),
        .I5(p_assign_7_i_reg_1809[8]),
        .O(tmp_132_i_fu_796_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_132_i_fu_796_p2_carry__0_i_3
       (.I0(\icmp_reg_1776_reg_n_0_[0] ),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[11]),
        .I2(p_assign_7_i_reg_1809[10]),
        .I3(tmp_31_fu_764_p3),
        .I4(\tmp_118_i_reg_1796_reg[10]_0 [8]),
        .I5(tmp_132_i_fu_796_p2_carry__0_0[10]),
        .O(tmp_132_i_fu_796_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_i_fu_796_p2_carry__0_i_4
       (.I0(tmp_132_i_fu_796_p2_carry__0_i_6_n_0),
        .I1(p_assign_7_i_reg_1809[8]),
        .I2(tmp_31_fu_764_p3),
        .I3(\tmp_118_i_reg_1796_reg[10]_0 [6]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .O(tmp_132_i_fu_796_p2_carry__0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_i_fu_796_p2_carry__0_i_5
       (.I0(p_assign_7_i_reg_1809[9]),
        .I1(tmp_31_fu_764_p3),
        .I2(\tmp_118_i_reg_1796_reg[10]_0 [7]),
        .O(tmp_132_i_fu_796_p2_carry__0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_i_fu_796_p2_carry__0_i_6
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I1(\tmp_118_i_reg_1796_reg[10]_0 [7]),
        .I2(tmp_31_fu_764_p3),
        .I3(p_assign_7_i_reg_1809[9]),
        .O(tmp_132_i_fu_796_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_i_fu_796_p2_carry_i_1
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[7]),
        .I1(tmp_132_i_fu_796_p2_carry_i_9_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[6]),
        .I3(\tmp_118_i_reg_1796_reg[10]_0 [4]),
        .I4(tmp_31_fu_764_p3),
        .I5(p_assign_7_i_reg_1809[6]),
        .O(tmp_132_i_fu_796_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_i_fu_796_p2_carry_i_10
       (.I0(p_assign_7_i_reg_1809[5]),
        .I1(tmp_31_fu_764_p3),
        .I2(\tmp_118_i_reg_1796_reg[10]_0 [3]),
        .O(tmp_132_i_fu_796_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_i_fu_796_p2_carry_i_11
       (.I0(p_assign_7_i_reg_1809[3]),
        .I1(tmp_31_fu_764_p3),
        .I2(\tmp_118_i_reg_1796_reg[10]_0 [1]),
        .O(tmp_132_i_fu_796_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_i_fu_796_p2_carry_i_12
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[7]),
        .I1(\tmp_118_i_reg_1796_reg[10]_0 [5]),
        .I2(tmp_31_fu_764_p3),
        .I3(p_assign_7_i_reg_1809[7]),
        .O(tmp_132_i_fu_796_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_i_fu_796_p2_carry_i_13
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[5]),
        .I1(\tmp_118_i_reg_1796_reg[10]_0 [3]),
        .I2(tmp_31_fu_764_p3),
        .I3(p_assign_7_i_reg_1809[5]),
        .O(tmp_132_i_fu_796_p2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_132_i_fu_796_p2_carry_i_14
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I1(\tmp_118_i_reg_1796_reg[10]_0 [1]),
        .I2(tmp_31_fu_764_p3),
        .I3(p_assign_7_i_reg_1809[3]),
        .O(tmp_132_i_fu_796_p2_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_i_fu_796_p2_carry_i_2
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[5]),
        .I1(tmp_132_i_fu_796_p2_carry_i_10_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[4]),
        .I3(\tmp_118_i_reg_1796_reg[10]_0 [2]),
        .I4(tmp_31_fu_764_p3),
        .I5(p_assign_7_i_reg_1809[4]),
        .O(tmp_132_i_fu_796_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_132_i_fu_796_p2_carry_i_3
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I1(tmp_132_i_fu_796_p2_carry_i_11_n_0),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[2]),
        .I3(\tmp_118_i_reg_1796_reg[10]_0 [0]),
        .I4(tmp_31_fu_764_p3),
        .I5(p_assign_7_i_reg_1809[2]),
        .O(tmp_132_i_fu_796_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    tmp_132_i_fu_796_p2_carry_i_4
       (.I0(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .I1(\p_assign_7_1_i_reg_1827_reg[1]_0 ),
        .I2(tmp_31_fu_764_p3),
        .I3(p_assign_7_i_reg_1809[1]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .I5(\p_assign_6_2_i_reg_1832_reg[0]_0 ),
        .O(tmp_132_i_fu_796_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_i_fu_796_p2_carry_i_5
       (.I0(tmp_132_i_fu_796_p2_carry_i_12_n_0),
        .I1(p_assign_7_i_reg_1809[6]),
        .I2(tmp_31_fu_764_p3),
        .I3(\tmp_118_i_reg_1796_reg[10]_0 [4]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[6]),
        .O(tmp_132_i_fu_796_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_i_fu_796_p2_carry_i_6
       (.I0(tmp_132_i_fu_796_p2_carry_i_13_n_0),
        .I1(p_assign_7_i_reg_1809[4]),
        .I2(tmp_31_fu_764_p3),
        .I3(\tmp_118_i_reg_1796_reg[10]_0 [2]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[4]),
        .O(tmp_132_i_fu_796_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_132_i_fu_796_p2_carry_i_7
       (.I0(tmp_132_i_fu_796_p2_carry_i_14_n_0),
        .I1(p_assign_7_i_reg_1809[2]),
        .I2(tmp_31_fu_764_p3),
        .I3(\tmp_118_i_reg_1796_reg[10]_0 [0]),
        .I4(tmp_132_i_fu_796_p2_carry__0_0[2]),
        .O(tmp_132_i_fu_796_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    tmp_132_i_fu_796_p2_carry_i_8
       (.I0(\p_assign_6_2_i_reg_1832_reg[0]_0 ),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .I2(p_assign_7_i_reg_1809[1]),
        .I3(tmp_31_fu_764_p3),
        .I4(\p_assign_7_1_i_reg_1827_reg[1]_0 ),
        .I5(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .O(tmp_132_i_fu_796_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_132_i_fu_796_p2_carry_i_9
       (.I0(p_assign_7_i_reg_1809[7]),
        .I1(tmp_31_fu_764_p3),
        .I2(\tmp_118_i_reg_1796_reg[10]_0 [5]),
        .O(tmp_132_i_fu_796_p2_carry_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_19_fu_1398_p2_carry
       (.CI(1'b0),
        .CO({tmp_19_fu_1398_p2_carry_n_0,tmp_19_fu_1398_p2_carry_n_1,tmp_19_fu_1398_p2_carry_n_2,tmp_19_fu_1398_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp21_reg_2058_reg_n_102,tmp21_reg_2058_reg_n_103,tmp21_reg_2058_reg_n_104,tmp21_reg_2058_reg_n_105}),
        .O(C[3:0]),
        .S({tmp_19_fu_1398_p2_carry_i_1_n_0,tmp_19_fu_1398_p2_carry_i_2_n_0,tmp_19_fu_1398_p2_carry_i_3_n_0,tmp_19_fu_1398_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_19_fu_1398_p2_carry__0
       (.CI(tmp_19_fu_1398_p2_carry_n_0),
        .CO({NLW_tmp_19_fu_1398_p2_carry__0_CO_UNCONNECTED[3],tmp_19_fu_1398_p2_carry__0_n_1,tmp_19_fu_1398_p2_carry__0_n_2,tmp_19_fu_1398_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp21_reg_2058_reg_n_99,tmp21_reg_2058_reg_n_100,tmp21_reg_2058_reg_n_101}),
        .O(C[7:4]),
        .S({tmp_19_fu_1398_p2_carry__0_i_1_n_0,tmp_19_fu_1398_p2_carry__0_i_2_n_0,tmp_19_fu_1398_p2_carry__0_i_3_n_0,tmp_19_fu_1398_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_19_fu_1398_p2_carry__0_i_1
       (.I0(tmp21_reg_2058_reg_n_98),
        .I1(p_Val2_4_0_1_i_reg_2052_reg_n_98),
        .O(tmp_19_fu_1398_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_19_fu_1398_p2_carry__0_i_2
       (.I0(tmp21_reg_2058_reg_n_99),
        .I1(p_Val2_4_0_1_i_reg_2052_reg_n_99),
        .O(tmp_19_fu_1398_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_19_fu_1398_p2_carry__0_i_3
       (.I0(tmp21_reg_2058_reg_n_100),
        .I1(p_Val2_4_0_1_i_reg_2052_reg_n_100),
        .O(tmp_19_fu_1398_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_19_fu_1398_p2_carry__0_i_4
       (.I0(tmp21_reg_2058_reg_n_101),
        .I1(p_Val2_4_0_1_i_reg_2052_reg_n_101),
        .O(tmp_19_fu_1398_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_19_fu_1398_p2_carry_i_1
       (.I0(tmp21_reg_2058_reg_n_102),
        .I1(p_Val2_4_0_1_i_reg_2052_reg_n_102),
        .O(tmp_19_fu_1398_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_19_fu_1398_p2_carry_i_2
       (.I0(tmp21_reg_2058_reg_n_103),
        .I1(p_Val2_4_0_1_i_reg_2052_reg_n_103),
        .O(tmp_19_fu_1398_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_19_fu_1398_p2_carry_i_3
       (.I0(tmp21_reg_2058_reg_n_104),
        .I1(p_Val2_4_0_1_i_reg_2052_reg_n_104),
        .O(tmp_19_fu_1398_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_19_fu_1398_p2_carry_i_4
       (.I0(tmp21_reg_2058_reg_n_105),
        .I1(p_Val2_4_0_1_i_reg_2052_reg_n_105),
        .O(tmp_19_fu_1398_p2_carry_i_4_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_20_reg_2099_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_7_reg_2002}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_20_reg_2099_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0[7],r_V_2_1_2_i_reg_2074_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_20_reg_2099_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_20_reg_2099_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_20_reg_2099_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .CEC(p_Val2_4_1_i_reg_20690),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_Val2_4_1_i_reg_20690),
        .CEP(p_Val2_4_2_1_i_reg_21040),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_20_reg_2099_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_20_reg_2099_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_20_reg_2099_reg_P_UNCONNECTED[47:8],tmp_20_reg_2099_reg_n_98,tmp_20_reg_2099_reg_n_99,tmp_20_reg_2099_reg_n_100,tmp_20_reg_2099_reg_n_101,tmp_20_reg_2099_reg_n_102,tmp_20_reg_2099_reg_n_103,tmp_20_reg_2099_reg_n_104,tmp_20_reg_2099_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_20_reg_2099_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_20_reg_2099_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_20_reg_2099_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_20_reg_2099_reg_UNDERFLOW_UNCONNECTED));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_2_i_fu_661_p2_carry
       (.CI(1'b0),
        .CO({tmp_2_i_fu_661_p2_carry_n_0,tmp_2_i_fu_661_p2_carry_n_1,tmp_2_i_fu_661_p2_carry_n_2,tmp_2_i_fu_661_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_2_i_fu_661_p2_carry_i_1_n_0,tmp_2_i_fu_661_p2_carry_i_2_n_0,tmp_2_i_fu_661_p2_carry_i_3_n_0,\tmp_2_i_reg_1767_reg[0]_0 }),
        .O(NLW_tmp_2_i_fu_661_p2_carry_O_UNCONNECTED[3:0]),
        .S({\tmp_2_i_reg_1767_reg[0]_1 ,tmp_2_i_fu_661_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_2_i_fu_661_p2_carry__0
       (.CI(tmp_2_i_fu_661_p2_carry_n_0),
        .CO({NLW_tmp_2_i_fu_661_p2_carry__0_CO_UNCONNECTED[3:2],tmp_2_i_fu_661_p2,tmp_2_i_fu_661_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_2_i_reg_1767_reg[0]_2 ,tmp_2_i_fu_661_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_2_i_fu_661_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_2_i_fu_661_p2_carry__0_i_3_n_0,tmp_2_i_fu_661_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_2_i_fu_661_p2_carry__0_i_2
       (.I0(Q[8]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I3(Q[9]),
        .O(tmp_2_i_fu_661_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_2_i_fu_661_p2_carry__0_i_3
       (.I0(Q[10]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[10]),
        .O(tmp_2_i_fu_661_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_i_fu_661_p2_carry__0_i_4
       (.I0(Q[8]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[8]),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[9]),
        .I3(Q[9]),
        .O(tmp_2_i_fu_661_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    tmp_2_i_fu_661_p2_carry_i_1
       (.I0(Q[7]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[7]),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[6]),
        .I3(Q[6]),
        .O(tmp_2_i_fu_661_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_2_i_fu_661_p2_carry_i_2
       (.I0(Q[4]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[4]),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[5]),
        .I3(Q[5]),
        .O(tmp_2_i_fu_661_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    tmp_2_i_fu_661_p2_carry_i_3
       (.I0(Q[3]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[3]),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[2]),
        .I3(Q[2]),
        .O(tmp_2_i_fu_661_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_i_fu_661_p2_carry_i_8
       (.I0(Q[0]),
        .I1(tmp_132_i_fu_796_p2_carry__0_0[0]),
        .I2(tmp_132_i_fu_796_p2_carry__0_0[1]),
        .I3(Q[1]),
        .O(tmp_2_i_fu_661_p2_carry_i_8_n_0));
  FDRE \tmp_2_i_reg_1767_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_2_i_fu_661_p2),
        .Q(ult_reg_1771),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_3_reg_1855[1]_i_1 
       (.I0(tmp_115_i_reg_1789),
        .I1(ap_CS_fsm_state3),
        .O(tmp_3_reg_18550));
  LUT6 #(
    .INIT(64'hFC30FC30FC3021ED)) 
    \tmp_3_reg_1855[1]_i_2 
       (.I0(tmp_120_1_i_fu_819_p2),
        .I1(tmp_33_fu_806_p3),
        .I2(\p_assign_6_1_i_reg_1814_reg[1]_0 ),
        .I3(\p_assign_7_1_i_reg_1827_reg[1]_0 ),
        .I4(\tmp_3_reg_1855_reg[1]_3 ),
        .I5(tmp_132_1_i_fu_834_p2_carry__0_n_2),
        .O(tmp_3_fu_923_p3));
  FDRE \tmp_3_reg_1855_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_18550),
        .D(\p_assign_6_1_i_reg_1814_reg[0]_0 ),
        .Q(\tmp_3_reg_1855_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \tmp_3_reg_1855_reg[1] 
       (.C(ap_clk),
        .CE(tmp_3_reg_18550),
        .D(tmp_3_fu_923_p3),
        .Q(\tmp_3_reg_1855_reg[1]_0 [1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_45_reg_1850[1]_i_1 
       (.I0(tmp_120_i_fu_777_p2),
        .I1(tmp_31_fu_764_p3),
        .I2(\p_assign_7_1_i_reg_1827_reg[1]_0 ),
        .I3(p_assign_7_i_reg_1809[1]),
        .I4(tmp_132_i_fu_796_p2_carry__0_n_2),
        .I5(\tmp_7_reg_1860_reg[1]_2 ),
        .O(tmp_45_fu_899_p3));
  FDRE \tmp_45_reg_1850_reg[1] 
       (.C(ap_clk),
        .CE(tmp_3_reg_18550),
        .D(tmp_45_fu_899_p3),
        .Q(tmp_45_reg_1850),
        .R(1'b0));
  FDRE \tmp_46_reg_1870_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_18750),
        .D(tmp_46_fu_965_p2),
        .Q(tmp_46_reg_1870),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_50_reg_1900[0]_i_1 
       (.I0(\tmp_50_reg_1900[0]_i_2_n_0 ),
        .I1(\t_V_1_reg_486_reg[10]_0 [9]),
        .I2(\t_V_1_reg_486_reg[10]_0 [10]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_50_reg_1900[0]_i_2 
       (.I0(\t_V_1_reg_486_reg[10]_0 [0]),
        .I1(\t_V_1_reg_486_reg[10]_0 [6]),
        .I2(\t_V_1_reg_486_reg[10]_0 [5]),
        .I3(\t_V_1_reg_486_reg[10]_0 [8]),
        .I4(\t_V_1_reg_486_reg[10]_0 [7]),
        .I5(\or_cond_i_i_reg_1912[0]_i_4_n_0 ),
        .O(\tmp_50_reg_1900[0]_i_2_n_0 ));
  FDRE \tmp_50_reg_1900_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_18940),
        .D(p_0_in),
        .Q(tmp_50_reg_1900),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \tmp_52_reg_1925[1]_i_1 
       (.I0(\p_p2_i_i_i_reg_1906_reg[1]_0 ),
        .I1(tmp_8_i_fu_1071_p2),
        .I2(tmp_50_reg_1900),
        .I3(tmp_6_i_fu_1058_p2),
        .I4(\ImagLoc_x_reg_1894_reg[10]_0 [0]),
        .I5(p_assign_2_fu_1075_p2[1]),
        .O(tmp_52_fu_1113_p1[1]));
  FDRE \tmp_52_reg_1925_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(\ImagLoc_x_reg_1894_reg[0]_0 ),
        .Q(ADDRBWRADDR[0]),
        .R(1'b0));
  FDRE \tmp_52_reg_1925_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(tmp_52_fu_1113_p1[1]),
        .Q(ADDRBWRADDR[1]),
        .R(1'b0));
  FDRE \tmp_57_reg_2094_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(filter2D_hls_mac_ibs_U34_n_17),
        .Q(tmp_57_reg_2094[0]),
        .R(1'b0));
  FDRE \tmp_57_reg_2094_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(filter2D_hls_mac_ibs_U34_n_16),
        .Q(tmp_57_reg_2094[1]),
        .R(1'b0));
  FDRE \tmp_57_reg_2094_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(filter2D_hls_mac_ibs_U34_n_15),
        .Q(tmp_57_reg_2094[2]),
        .R(1'b0));
  FDRE \tmp_57_reg_2094_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(filter2D_hls_mac_ibs_U34_n_14),
        .Q(tmp_57_reg_2094[3]),
        .R(1'b0));
  FDRE \tmp_57_reg_2094_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(filter2D_hls_mac_ibs_U34_n_13),
        .Q(tmp_57_reg_2094[4]),
        .R(1'b0));
  FDRE \tmp_57_reg_2094_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(filter2D_hls_mac_ibs_U34_n_12),
        .Q(tmp_57_reg_2094[5]),
        .R(1'b0));
  FDRE \tmp_57_reg_2094_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(filter2D_hls_mac_ibs_U34_n_11),
        .Q(tmp_57_reg_2094[6]),
        .R(1'b0));
  FDRE \tmp_57_reg_2094_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_i_reg_20690),
        .D(filter2D_hls_mac_ibs_U34_n_10),
        .Q(tmp_57_reg_2094[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_58_reg_2114_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_58_reg_2114_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0[7],r_V_2_2_2_i_reg_2109_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_58_reg_2114_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_58_reg_2114_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_58_reg_2114_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_4_2_1_i_reg_21040),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_58_reg_2114_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_58_reg_2114_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_58_reg_2114_reg_P_UNCONNECTED[47:8],tmp_58_reg_2114_reg_n_98,tmp_58_reg_2114_reg_n_99,tmp_58_reg_2114_reg_n_100,tmp_58_reg_2114_reg_n_101,tmp_58_reg_2114_reg_n_102,tmp_58_reg_2114_reg_n_103,tmp_58_reg_2114_reg_n_104,tmp_58_reg_2114_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_58_reg_2114_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_58_reg_2114_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_58_reg_2114_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_58_reg_2114_reg_UNDERFLOW_UNCONNECTED));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_6_i_fu_1058_p2_carry
       (.CI(1'b0),
        .CO({tmp_6_i_fu_1058_p2_carry_n_0,tmp_6_i_fu_1058_p2_carry_n_1,tmp_6_i_fu_1058_p2_carry_n_2,tmp_6_i_fu_1058_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_tmp_6_i_fu_1058_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_6_i_fu_1058_p2_carry_i_5_n_0,tmp_6_i_fu_1058_p2_carry_i_6_n_0,tmp_6_i_fu_1058_p2_carry_i_7_n_0,tmp_6_i_fu_1058_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_6_i_fu_1058_p2_carry__0
       (.CI(tmp_6_i_fu_1058_p2_carry_n_0),
        .CO({NLW_tmp_6_i_fu_1058_p2_carry__0_CO_UNCONNECTED[3:2],tmp_6_i_fu_1058_p2,tmp_6_i_fu_1058_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_6_i_fu_1058_p2_carry__0_i_1_n_0,\brmerge_i_reg_1930_reg[0]_0 }),
        .O(NLW_tmp_6_i_fu_1058_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\brmerge_i_reg_1930_reg[0]_1 ,tmp_6_i_fu_1058_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_6_i_fu_1058_p2_carry__0_i_1
       (.I0(tmp_50_reg_1900),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[11]),
        .I2(tmp_6_i_fu_1058_p2_carry__0_0[10]),
        .I3(\ImagLoc_x_reg_1894_reg[10]_0 [9]),
        .O(tmp_6_i_fu_1058_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_6_i_fu_1058_p2_carry__0_i_4
       (.I0(\ImagLoc_x_reg_1894_reg[10]_0 [8]),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[9]),
        .I2(\ImagLoc_x_reg_1894_reg[10]_0 [7]),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[8]),
        .O(tmp_6_i_fu_1058_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_6_i_fu_1058_p2_carry_i_5
       (.I0(\ImagLoc_x_reg_1894_reg[10]_0 [6]),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[7]),
        .I2(\ImagLoc_x_reg_1894_reg[10]_0 [5]),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[6]),
        .O(tmp_6_i_fu_1058_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_6_i_fu_1058_p2_carry_i_6
       (.I0(\ImagLoc_x_reg_1894_reg[10]_0 [4]),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[5]),
        .I2(\ImagLoc_x_reg_1894_reg[10]_0 [3]),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[4]),
        .O(tmp_6_i_fu_1058_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_6_i_fu_1058_p2_carry_i_7
       (.I0(\ImagLoc_x_reg_1894_reg[10]_0 [2]),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[3]),
        .I2(\ImagLoc_x_reg_1894_reg[10]_0 [1]),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[2]),
        .O(tmp_6_i_fu_1058_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_6_i_fu_1058_p2_carry_i_8
       (.I0(\ImagLoc_x_reg_1894_reg[10]_0 [0]),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[1]),
        .I2(\ImagLoc_x_reg_1894_reg[0]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[0]),
        .O(tmp_6_i_fu_1058_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_7_reg_1860[1]_i_1 
       (.I0(tmp_120_2_i_fu_856_p2),
        .I1(tmp_37_fu_843_p3),
        .I2(\p_assign_6_2_i_reg_1832_reg[10]_0 [0]),
        .I3(\p_assign_6_1_i_reg_1814_reg[1]_0 ),
        .I4(tmp_132_2_i_fu_871_p2_carry__0_n_2),
        .I5(\tmp_7_reg_1860_reg[1]_2 ),
        .O(tmp_7_fu_947_p3));
  FDRE \tmp_7_reg_1860_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_18550),
        .D(\p_assign_6_2_i_reg_1832_reg[0]_0 ),
        .Q(tmp_7_reg_1860[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1860_reg[1] 
       (.C(ap_clk),
        .CE(tmp_3_reg_18550),
        .D(tmp_7_fu_947_p3),
        .Q(tmp_7_reg_1860[1]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_8_i_fu_1071_p2_carry
       (.CI(1'b0),
        .CO({tmp_8_i_fu_1071_p2_carry_n_0,tmp_8_i_fu_1071_p2_carry_n_1,tmp_8_i_fu_1071_p2_carry_n_2,tmp_8_i_fu_1071_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_8_i_fu_1071_p2_carry__0_0),
        .O(NLW_tmp_8_i_fu_1071_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_8_i_fu_1071_p2_carry_i_5_n_0,tmp_8_i_fu_1071_p2_carry_i_6_n_0,tmp_8_i_fu_1071_p2_carry_i_7_n_0,tmp_8_i_fu_1071_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_8_i_fu_1071_p2_carry__0
       (.CI(tmp_8_i_fu_1071_p2_carry_n_0),
        .CO({NLW_tmp_8_i_fu_1071_p2_carry__0_CO_UNCONNECTED[3:2],tmp_8_i_fu_1071_p2,tmp_8_i_fu_1071_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_1920_reg[10]_1 }),
        .O(NLW_tmp_8_i_fu_1071_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\x_reg_1920_reg[10]_2 ,tmp_8_i_fu_1071_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_8_i_fu_1071_p2_carry__0_i_4
       (.I0(\p_p2_i_i_i_reg_1906_reg[9]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[9]),
        .I2(\p_p2_i_i_i_reg_1906_reg[8]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[8]),
        .O(tmp_8_i_fu_1071_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_8_i_fu_1071_p2_carry_i_5
       (.I0(\p_p2_i_i_i_reg_1906_reg[7]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[7]),
        .I2(\p_p2_i_i_i_reg_1906_reg[6]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[6]),
        .O(tmp_8_i_fu_1071_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_8_i_fu_1071_p2_carry_i_6
       (.I0(\p_p2_i_i_i_reg_1906_reg[5]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[5]),
        .I2(\p_p2_i_i_i_reg_1906_reg[4]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[4]),
        .O(tmp_8_i_fu_1071_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_8_i_fu_1071_p2_carry_i_7
       (.I0(\p_p2_i_i_i_reg_1906_reg[3]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[3]),
        .I2(\p_p2_i_i_i_reg_1906_reg[2]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[2]),
        .O(tmp_8_i_fu_1071_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_8_i_fu_1071_p2_carry_i_8
       (.I0(\ImagLoc_x_reg_1894_reg[0]_0 ),
        .I1(tmp_6_i_fu_1058_p2_carry__0_0[0]),
        .I2(\p_p2_i_i_i_reg_1906_reg[1]_0 ),
        .I3(tmp_6_i_fu_1058_p2_carry__0_0[1]),
        .O(tmp_8_i_fu_1071_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h00000030AAAAAAAA)) 
    \tmp_93_1_i_reg_1785[0]_i_1 
       (.I0(\tmp_93_1_i_reg_1785_reg_n_0_[0] ),
        .I1(Q[10]),
        .I2(\tmp_93_1_i_reg_1785[0]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(ap_NS_fsm[2]),
        .O(\tmp_93_1_i_reg_1785[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_93_1_i_reg_1785[0]_i_2 
       (.I0(Q[9]),
        .I1(\icmp_reg_1776[0]_i_2_n_0 ),
        .I2(Q[8]),
        .O(\tmp_93_1_i_reg_1785[0]_i_2_n_0 ));
  FDRE \tmp_93_1_i_reg_1785_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_93_1_i_reg_1785[0]_i_1_n_0 ),
        .Q(\tmp_93_1_i_reg_1785_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0A0A0A0A0ACA0A0A)) 
    \tmp_93_i_reg_1781[0]_i_1 
       (.I0(\tmp_93_i_reg_1781_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(ap_NS_fsm[2]),
        .I3(Q[10]),
        .I4(\tmp_93_1_i_reg_1785[0]_i_2_n_0 ),
        .I5(Q[1]),
        .O(\tmp_93_i_reg_1781[0]_i_1_n_0 ));
  FDRE \tmp_93_i_reg_1781_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_93_i_reg_1781[0]_i_1_n_0 ),
        .Q(\tmp_93_i_reg_1781_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1920[10]_i_1 
       (.I0(\p_p2_i_i_i_reg_1906_reg[10]_0 ),
        .I1(tmp_8_i_fu_1071_p2),
        .I2(tmp_50_reg_1900),
        .I3(tmp_6_i_fu_1058_p2),
        .I4(\ImagLoc_x_reg_1894_reg[10]_0 [9]),
        .I5(p_assign_2_fu_1075_p2[10]),
        .O(tmp_52_fu_1113_p1[10]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1920[2]_i_1 
       (.I0(\p_p2_i_i_i_reg_1906_reg[2]_0 ),
        .I1(tmp_8_i_fu_1071_p2),
        .I2(tmp_50_reg_1900),
        .I3(tmp_6_i_fu_1058_p2),
        .I4(\ImagLoc_x_reg_1894_reg[10]_0 [1]),
        .I5(p_assign_2_fu_1075_p2[2]),
        .O(tmp_52_fu_1113_p1[2]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1920[3]_i_1 
       (.I0(\p_p2_i_i_i_reg_1906_reg[3]_0 ),
        .I1(tmp_8_i_fu_1071_p2),
        .I2(tmp_50_reg_1900),
        .I3(tmp_6_i_fu_1058_p2),
        .I4(\ImagLoc_x_reg_1894_reg[10]_0 [2]),
        .I5(p_assign_2_fu_1075_p2[3]),
        .O(tmp_52_fu_1113_p1[3]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1920[4]_i_1 
       (.I0(\p_p2_i_i_i_reg_1906_reg[4]_0 ),
        .I1(tmp_8_i_fu_1071_p2),
        .I2(tmp_50_reg_1900),
        .I3(tmp_6_i_fu_1058_p2),
        .I4(\ImagLoc_x_reg_1894_reg[10]_0 [3]),
        .I5(p_assign_2_fu_1075_p2[4]),
        .O(tmp_52_fu_1113_p1[4]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1920[5]_i_1 
       (.I0(\p_p2_i_i_i_reg_1906_reg[5]_0 ),
        .I1(tmp_8_i_fu_1071_p2),
        .I2(tmp_50_reg_1900),
        .I3(tmp_6_i_fu_1058_p2),
        .I4(\ImagLoc_x_reg_1894_reg[10]_0 [4]),
        .I5(p_assign_2_fu_1075_p2[5]),
        .O(tmp_52_fu_1113_p1[5]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1920[6]_i_1 
       (.I0(\p_p2_i_i_i_reg_1906_reg[6]_0 ),
        .I1(tmp_8_i_fu_1071_p2),
        .I2(tmp_50_reg_1900),
        .I3(tmp_6_i_fu_1058_p2),
        .I4(\ImagLoc_x_reg_1894_reg[10]_0 [5]),
        .I5(p_assign_2_fu_1075_p2[6]),
        .O(tmp_52_fu_1113_p1[6]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1920[7]_i_1 
       (.I0(\p_p2_i_i_i_reg_1906_reg[7]_0 ),
        .I1(tmp_8_i_fu_1071_p2),
        .I2(tmp_50_reg_1900),
        .I3(tmp_6_i_fu_1058_p2),
        .I4(\ImagLoc_x_reg_1894_reg[10]_0 [6]),
        .I5(p_assign_2_fu_1075_p2[7]),
        .O(tmp_52_fu_1113_p1[7]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1920[8]_i_1 
       (.I0(\p_p2_i_i_i_reg_1906_reg[8]_0 ),
        .I1(tmp_8_i_fu_1071_p2),
        .I2(tmp_50_reg_1900),
        .I3(tmp_6_i_fu_1058_p2),
        .I4(\ImagLoc_x_reg_1894_reg[10]_0 [7]),
        .I5(p_assign_2_fu_1075_p2[8]),
        .O(tmp_52_fu_1113_p1[8]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1920[9]_i_1 
       (.I0(\p_p2_i_i_i_reg_1906_reg[9]_0 ),
        .I1(tmp_8_i_fu_1071_p2),
        .I2(tmp_50_reg_1900),
        .I3(tmp_6_i_fu_1058_p2),
        .I4(\ImagLoc_x_reg_1894_reg[10]_0 [8]),
        .I5(p_assign_2_fu_1075_p2[9]),
        .O(tmp_52_fu_1113_p1[9]));
  FDRE \x_reg_1920_reg[10] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(tmp_52_fu_1113_p1[10]),
        .Q(x_reg_1920[10]),
        .R(1'b0));
  FDRE \x_reg_1920_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(tmp_52_fu_1113_p1[2]),
        .Q(x_reg_1920[2]),
        .R(1'b0));
  FDRE \x_reg_1920_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(tmp_52_fu_1113_p1[3]),
        .Q(x_reg_1920[3]),
        .R(1'b0));
  FDRE \x_reg_1920_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(tmp_52_fu_1113_p1[4]),
        .Q(x_reg_1920[4]),
        .R(1'b0));
  FDRE \x_reg_1920_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(tmp_52_fu_1113_p1[5]),
        .Q(x_reg_1920[5]),
        .R(1'b0));
  FDRE \x_reg_1920_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(tmp_52_fu_1113_p1[6]),
        .Q(x_reg_1920[6]),
        .R(1'b0));
  FDRE \x_reg_1920_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(tmp_52_fu_1113_p1[7]),
        .Q(x_reg_1920[7]),
        .R(1'b0));
  FDRE \x_reg_1920_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(tmp_52_fu_1113_p1[8]),
        .Q(x_reg_1920[8]),
        .R(1'b0));
  FDRE \x_reg_1920_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_19300),
        .D(tmp_52_fu_1113_p1[9]),
        .Q(x_reg_1920[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe
   (D,
    \ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ap_enable_reg_pp0_iter3,
    ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916,
    ram_reg_0,
    ult_reg_1771,
    ram_reg_1,
    \col_buf_0_val_1_0_reg_1980_reg[7] ,
    \col_buf_0_val_1_0_reg_1980_reg[7]_0 );
  output [7:0]D;
  output \ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input ap_enable_reg_pp0_iter3;
  input ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916;
  input ram_reg_0;
  input ult_reg_1771;
  input ram_reg_1;
  input \col_buf_0_val_1_0_reg_1980_reg[7] ;
  input \col_buf_0_val_1_0_reg_1980_reg[7]_0 ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire \ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] ;
  wire ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916;
  wire \col_buf_0_val_1_0_reg_1980_reg[7] ;
  wire \col_buf_0_val_1_0_reg_1980_reg[7]_0 ;
  wire k_buf_0_val_3_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ult_reg_1771;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe_ram_21 Filter2D_k_buf_0_dEe_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .\ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] (\ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] ),
        .ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916),
        .\col_buf_0_val_1_0_reg_1980_reg[7] (\col_buf_0_val_1_0_reg_1980_reg[7] ),
        .\col_buf_0_val_1_0_reg_1980_reg[7]_0 (\col_buf_0_val_1_0_reg_1980_reg[7]_0 ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ult_reg_1771(ult_reg_1771));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe_18
   (D,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ap_enable_reg_pp0_iter4,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916,
    ram_reg_0,
    ult_reg_1771,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3);
  output [7:0]D;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916;
  input ram_reg_0;
  input ult_reg_1771;
  input ram_reg_1;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916;
  wire k_buf_0_val_3_ce0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ult_reg_1771;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe_ram_20 Filter2D_k_buf_0_dEe_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ult_reg_1771(ult_reg_1771));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe_19
   (DOBDO,
    k_buf_0_val_3_ce0,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ap_enable_reg_pp0_iter4,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916,
    ram_reg_0,
    ult_reg_1771,
    ram_reg_1,
    ap_enable_reg_pp0_iter2,
    ram_reg_2,
    ram_reg_3);
  output [7:0]DOBDO;
  output k_buf_0_val_3_ce0;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916;
  input ram_reg_0;
  input ult_reg_1771;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916;
  wire k_buf_0_val_3_ce0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ult_reg_1771;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe_ram Filter2D_k_buf_0_dEe_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ult_reg_1771(ult_reg_1771));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe_ram
   (DOBDO,
    k_buf_0_val_3_ce0,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ap_enable_reg_pp0_iter4,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916,
    ram_reg_1,
    ult_reg_1771,
    ram_reg_2,
    ap_enable_reg_pp0_iter2,
    ram_reg_3,
    ram_reg_4);
  output [7:0]DOBDO;
  output k_buf_0_val_3_ce0;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916;
  input ram_reg_1;
  input ult_reg_1771;
  input ram_reg_2;
  input ap_enable_reg_pp0_iter2;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_5_ce1;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_i_2__0_n_0;
  wire ram_reg_i_3__0_n_0;
  wire ram_reg_i_4__0_n_0;
  wire ram_reg_i_5_n_0;
  wire ram_reg_i_6_n_0;
  wire ram_reg_i_7_n_0;
  wire ram_reg_i_8_n_0;
  wire ram_reg_i_9_n_0;
  wire ult_reg_1771;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "Filter2D_U0/k_buf_0_val_5_U/Filter2D_k_buf_0_dEe_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__0_n_0,ram_reg_i_3__0_n_0,ram_reg_i_4__0_n_0,ram_reg_i_5_n_0,ram_reg_i_6_n_0,ram_reg_i_7_n_0,ram_reg_i_8_n_0,ram_reg_i_9_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_5_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_5_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4040004040000000)) 
    ram_reg_i_1__0
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916),
        .I3(ram_reg_1),
        .I4(ult_reg_1771),
        .I5(ram_reg_2),
        .O(k_buf_0_val_5_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_0),
        .O(k_buf_0_val_3_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__0
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[7]),
        .O(ram_reg_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__0
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[6]),
        .O(ram_reg_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__0
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[5]),
        .O(ram_reg_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[4]),
        .O(ram_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[3]),
        .O(ram_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[2]),
        .O(ram_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[1]),
        .O(ram_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[0]),
        .O(ram_reg_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe_ram_20
   (D,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ap_enable_reg_pp0_iter4,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916,
    ram_reg_1,
    ult_reg_1771,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4);
  output [7:0]D;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916;
  input ram_reg_1;
  input ult_reg_1771;
  input ram_reg_2;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_ce1;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_i_2__1_n_0;
  wire ram_reg_i_3__1_n_0;
  wire ram_reg_i_4__1_n_0;
  wire ram_reg_i_5__0_n_0;
  wire ram_reg_i_6__0_n_0;
  wire ram_reg_i_7__0_n_0;
  wire ram_reg_i_8__0_n_0;
  wire ram_reg_i_9__0_n_0;
  wire ult_reg_1771;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "Filter2D_U0/k_buf_0_val_4_U/Filter2D_k_buf_0_dEe_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__1_n_0,ram_reg_i_3__1_n_0,ram_reg_i_4__1_n_0,ram_reg_i_5__0_n_0,ram_reg_i_6__0_n_0,ram_reg_i_7__0_n_0,ram_reg_i_8__0_n_0,ram_reg_i_9__0_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_4_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_4_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4040004040000000)) 
    ram_reg_i_1__1
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916),
        .I3(ram_reg_1),
        .I4(ult_reg_1771),
        .I5(ram_reg_2),
        .O(k_buf_0_val_4_ce1));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__1
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[7]),
        .O(ram_reg_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__1
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[6]),
        .O(ram_reg_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__1
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[5]),
        .O(ram_reg_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__0
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[4]),
        .O(ram_reg_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__0
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[3]),
        .O(ram_reg_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__0
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[2]),
        .O(ram_reg_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__0
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[1]),
        .O(ram_reg_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__0
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_1),
        .I2(ult_reg_1771),
        .I3(ram_reg_4[0]),
        .O(ram_reg_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_dEe_ram_21
   (D,
    \ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ap_enable_reg_pp0_iter3,
    ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916,
    ram_reg_1,
    ult_reg_1771,
    ram_reg_2,
    \col_buf_0_val_1_0_reg_1980_reg[7] ,
    \col_buf_0_val_1_0_reg_1980_reg[7]_0 );
  output [7:0]D;
  output \ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input ap_enable_reg_pp0_iter3;
  input ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916;
  input ram_reg_1;
  input ult_reg_1771;
  input ram_reg_2;
  input \col_buf_0_val_1_0_reg_1980_reg[7] ;
  input \col_buf_0_val_1_0_reg_1980_reg[7]_0 ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire \ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] ;
  wire ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916;
  wire \col_buf_0_val_1_0_reg_1980_reg[7] ;
  wire \col_buf_0_val_1_0_reg_1980_reg[7]_0 ;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ult_reg_1771;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    \col_buf_0_val_1_0_reg_1980[7]_i_1 
       (.I0(\col_buf_0_val_1_0_reg_1980_reg[7] ),
        .I1(\col_buf_0_val_1_0_reg_1980_reg[7]_0 ),
        .O(\ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "Filter2D_U0/k_buf_0_val_3_U/Filter2D_k_buf_0_dEe_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_3_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_3_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8080008080000000)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_reg_pp0_iter2_exitcond388_i_i_reg_1885_reg[0] ),
        .I2(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916),
        .I3(ram_reg_1),
        .I4(ult_reg_1771),
        .I5(ram_reg_2),
        .O(k_buf_0_val_3_ce1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc_filter2D
   (\in_stream_data_V_0_state_reg[1]_0 ,
    ap_idle,
    \ap_CS_fsm_reg[5]_0 ,
    D,
    shiftReg_ce,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    int_ap_idle_reg,
    packets_loc_channel_empty_n,
    Q,
    Filter2D_U0_ap_start,
    int_ap_idle_reg_0,
    ap_sync_reg_Loop_1_proc_U0_ap_ready_reg,
    g_img_0_data_stream_s_full_n,
    out,
    in_stream_TVALID,
    ap_sync_ready,
    in_stream_TDATA);
  output \in_stream_data_V_0_state_reg[1]_0 ;
  output ap_idle;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [7:0]D;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]int_ap_idle_reg;
  input packets_loc_channel_empty_n;
  input [0:0]Q;
  input Filter2D_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input ap_sync_reg_Loop_1_proc_U0_ap_ready_reg;
  input g_img_0_data_stream_s_full_n;
  input [31:0]out;
  input in_stream_TVALID;
  input ap_sync_ready;
  input [31:0]in_stream_TDATA;

  wire [7:0]D;
  wire Filter2D_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG[0][0]_i_2_n_0 ;
  wire \SRL_SIG[0][1]_i_2_n_0 ;
  wire \SRL_SIG[0][2]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][4]_i_2_n_0 ;
  wire \SRL_SIG[0][5]_i_2_n_0 ;
  wire \SRL_SIG[0][6]_i_2_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_4_n_0 ;
  wire \SRL_SIG[0][7]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_idle;
  wire ap_reg_pp0_iter1_tmp_22_i_reg_161;
  wire ap_reg_pp0_iter1_tmp_22_i_reg_1610;
  wire \ap_reg_pp0_iter1_tmp_22_i_reg_161[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_ready;
  wire ap_sync_reg_Loop_1_proc_U0_ap_ready_reg;
  wire g_img_0_data_stream_s_full_n;
  wire [31:0]in_stream_TDATA;
  wire in_stream_TVALID;
  wire in_stream_data_V_0_load_A;
  wire in_stream_data_V_0_load_B;
  wire [31:0]in_stream_data_V_0_payload_A;
  wire [31:0]in_stream_data_V_0_payload_B;
  wire in_stream_data_V_0_sel;
  wire in_stream_data_V_0_sel0;
  wire in_stream_data_V_0_sel_rd_i_1_n_0;
  wire in_stream_data_V_0_sel_wr;
  wire in_stream_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]in_stream_data_V_0_state;
  wire \in_stream_data_V_0_state[0]_i_1_n_0 ;
  wire \in_stream_data_V_0_state[1]_i_2_n_0 ;
  wire \in_stream_data_V_0_state_reg[1]_0 ;
  wire \in_stream_data_V_0_state_reg_n_0_[0] ;
  wire int_ap_idle_i_2_n_0;
  wire [0:0]int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire [31:0]out;
  wire p_040_rec_i_reg_95;
  wire \p_040_rec_i_reg_95[30]_i_2_n_0 ;
  wire \p_040_rec_i_reg_95_reg_n_0_[0] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[10] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[11] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[12] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[13] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[14] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[15] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[16] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[17] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[18] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[19] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[1] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[20] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[21] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[22] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[23] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[24] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[25] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[26] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[27] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[28] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[29] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[2] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[30] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[3] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[4] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[5] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[6] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[7] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[8] ;
  wire \p_040_rec_i_reg_95_reg_n_0_[9] ;
  wire [7:0]p_0_in;
  wire packets_loc_channel_empty_n;
  wire \r_reg_165[0]_i_1_n_0 ;
  wire \r_reg_165[0]_i_3_n_0 ;
  wire \r_reg_165[0]_i_4_n_0 ;
  wire \r_reg_165[0]_i_5_n_0 ;
  wire \r_reg_165[0]_i_6_n_0 ;
  wire \r_reg_165[12]_i_2_n_0 ;
  wire \r_reg_165[12]_i_3_n_0 ;
  wire \r_reg_165[12]_i_4_n_0 ;
  wire \r_reg_165[12]_i_5_n_0 ;
  wire \r_reg_165[16]_i_2_n_0 ;
  wire \r_reg_165[16]_i_3_n_0 ;
  wire \r_reg_165[16]_i_4_n_0 ;
  wire \r_reg_165[16]_i_5_n_0 ;
  wire \r_reg_165[20]_i_2_n_0 ;
  wire \r_reg_165[20]_i_3_n_0 ;
  wire \r_reg_165[20]_i_4_n_0 ;
  wire \r_reg_165[20]_i_5_n_0 ;
  wire \r_reg_165[24]_i_2_n_0 ;
  wire \r_reg_165[24]_i_3_n_0 ;
  wire \r_reg_165[24]_i_4_n_0 ;
  wire \r_reg_165[24]_i_5_n_0 ;
  wire \r_reg_165[28]_i_2_n_0 ;
  wire \r_reg_165[28]_i_3_n_0 ;
  wire \r_reg_165[28]_i_4_n_0 ;
  wire \r_reg_165[4]_i_2_n_0 ;
  wire \r_reg_165[4]_i_3_n_0 ;
  wire \r_reg_165[4]_i_4_n_0 ;
  wire \r_reg_165[4]_i_5_n_0 ;
  wire \r_reg_165[8]_i_2_n_0 ;
  wire \r_reg_165[8]_i_3_n_0 ;
  wire \r_reg_165[8]_i_4_n_0 ;
  wire \r_reg_165[8]_i_5_n_0 ;
  wire [30:0]r_reg_165_reg;
  wire \r_reg_165_reg[0]_i_2_n_0 ;
  wire \r_reg_165_reg[0]_i_2_n_1 ;
  wire \r_reg_165_reg[0]_i_2_n_2 ;
  wire \r_reg_165_reg[0]_i_2_n_3 ;
  wire \r_reg_165_reg[0]_i_2_n_4 ;
  wire \r_reg_165_reg[0]_i_2_n_5 ;
  wire \r_reg_165_reg[0]_i_2_n_6 ;
  wire \r_reg_165_reg[0]_i_2_n_7 ;
  wire \r_reg_165_reg[12]_i_1_n_0 ;
  wire \r_reg_165_reg[12]_i_1_n_1 ;
  wire \r_reg_165_reg[12]_i_1_n_2 ;
  wire \r_reg_165_reg[12]_i_1_n_3 ;
  wire \r_reg_165_reg[12]_i_1_n_4 ;
  wire \r_reg_165_reg[12]_i_1_n_5 ;
  wire \r_reg_165_reg[12]_i_1_n_6 ;
  wire \r_reg_165_reg[12]_i_1_n_7 ;
  wire \r_reg_165_reg[16]_i_1_n_0 ;
  wire \r_reg_165_reg[16]_i_1_n_1 ;
  wire \r_reg_165_reg[16]_i_1_n_2 ;
  wire \r_reg_165_reg[16]_i_1_n_3 ;
  wire \r_reg_165_reg[16]_i_1_n_4 ;
  wire \r_reg_165_reg[16]_i_1_n_5 ;
  wire \r_reg_165_reg[16]_i_1_n_6 ;
  wire \r_reg_165_reg[16]_i_1_n_7 ;
  wire \r_reg_165_reg[20]_i_1_n_0 ;
  wire \r_reg_165_reg[20]_i_1_n_1 ;
  wire \r_reg_165_reg[20]_i_1_n_2 ;
  wire \r_reg_165_reg[20]_i_1_n_3 ;
  wire \r_reg_165_reg[20]_i_1_n_4 ;
  wire \r_reg_165_reg[20]_i_1_n_5 ;
  wire \r_reg_165_reg[20]_i_1_n_6 ;
  wire \r_reg_165_reg[20]_i_1_n_7 ;
  wire \r_reg_165_reg[24]_i_1_n_0 ;
  wire \r_reg_165_reg[24]_i_1_n_1 ;
  wire \r_reg_165_reg[24]_i_1_n_2 ;
  wire \r_reg_165_reg[24]_i_1_n_3 ;
  wire \r_reg_165_reg[24]_i_1_n_4 ;
  wire \r_reg_165_reg[24]_i_1_n_5 ;
  wire \r_reg_165_reg[24]_i_1_n_6 ;
  wire \r_reg_165_reg[24]_i_1_n_7 ;
  wire \r_reg_165_reg[28]_i_1_n_2 ;
  wire \r_reg_165_reg[28]_i_1_n_3 ;
  wire \r_reg_165_reg[28]_i_1_n_5 ;
  wire \r_reg_165_reg[28]_i_1_n_6 ;
  wire \r_reg_165_reg[28]_i_1_n_7 ;
  wire \r_reg_165_reg[4]_i_1_n_0 ;
  wire \r_reg_165_reg[4]_i_1_n_1 ;
  wire \r_reg_165_reg[4]_i_1_n_2 ;
  wire \r_reg_165_reg[4]_i_1_n_3 ;
  wire \r_reg_165_reg[4]_i_1_n_4 ;
  wire \r_reg_165_reg[4]_i_1_n_5 ;
  wire \r_reg_165_reg[4]_i_1_n_6 ;
  wire \r_reg_165_reg[4]_i_1_n_7 ;
  wire \r_reg_165_reg[8]_i_1_n_0 ;
  wire \r_reg_165_reg[8]_i_1_n_1 ;
  wire \r_reg_165_reg[8]_i_1_n_2 ;
  wire \r_reg_165_reg[8]_i_1_n_3 ;
  wire \r_reg_165_reg[8]_i_1_n_4 ;
  wire \r_reg_165_reg[8]_i_1_n_5 ;
  wire \r_reg_165_reg[8]_i_1_n_6 ;
  wire \r_reg_165_reg[8]_i_1_n_7 ;
  wire shiftReg_ce;
  wire tmp_22_i_fu_110_p2;
  wire tmp_22_i_fu_110_p2_carry__0_i_10_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_11_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_12_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_13_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_14_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_15_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_16_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_1_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_2_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_3_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_4_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_5_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_6_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_7_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_8_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_i_9_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_n_0;
  wire tmp_22_i_fu_110_p2_carry__0_n_1;
  wire tmp_22_i_fu_110_p2_carry__0_n_2;
  wire tmp_22_i_fu_110_p2_carry__0_n_3;
  wire tmp_22_i_fu_110_p2_carry__1_i_10_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_11_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_12_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_13_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_14_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_15_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_16_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_1_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_2_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_3_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_4_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_5_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_6_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_7_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_8_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_i_9_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_n_0;
  wire tmp_22_i_fu_110_p2_carry__1_n_1;
  wire tmp_22_i_fu_110_p2_carry__1_n_2;
  wire tmp_22_i_fu_110_p2_carry__1_n_3;
  wire tmp_22_i_fu_110_p2_carry__2_i_10_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_11_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_12_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_13_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_14_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_1_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_2_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_3_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_4_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_5_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_6_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_7_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_8_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_i_9_n_0;
  wire tmp_22_i_fu_110_p2_carry__2_n_1;
  wire tmp_22_i_fu_110_p2_carry__2_n_2;
  wire tmp_22_i_fu_110_p2_carry__2_n_3;
  wire tmp_22_i_fu_110_p2_carry_i_10_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_11_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_12_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_13_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_14_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_15_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_16_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_17_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_1_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_2_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_3_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_4_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_5_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_6_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_7_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_8_n_0;
  wire tmp_22_i_fu_110_p2_carry_i_9_n_0;
  wire tmp_22_i_fu_110_p2_carry_n_0;
  wire tmp_22_i_fu_110_p2_carry_n_1;
  wire tmp_22_i_fu_110_p2_carry_n_2;
  wire tmp_22_i_fu_110_p2_carry_n_3;
  wire tmp_22_i_reg_161;
  wire \tmp_22_i_reg_161[0]_i_1_n_0 ;
  wire [7:0]tmp_4_reg_170;
  wire tmp_4_reg_1700;
  wire [7:0]tmp_5_reg_175;
  wire \tmp_5_reg_175[0]_i_1_n_0 ;
  wire \tmp_5_reg_175[1]_i_1_n_0 ;
  wire \tmp_5_reg_175[2]_i_1_n_0 ;
  wire \tmp_5_reg_175[3]_i_1_n_0 ;
  wire \tmp_5_reg_175[4]_i_1_n_0 ;
  wire \tmp_5_reg_175[5]_i_1_n_0 ;
  wire \tmp_5_reg_175[6]_i_1_n_0 ;
  wire \tmp_5_reg_175[7]_i_1_n_0 ;
  wire [7:0]tmp_6_reg_180;
  wire \tmp_6_reg_180[0]_i_1_n_0 ;
  wire \tmp_6_reg_180[1]_i_1_n_0 ;
  wire \tmp_6_reg_180[2]_i_1_n_0 ;
  wire \tmp_6_reg_180[3]_i_1_n_0 ;
  wire \tmp_6_reg_180[4]_i_1_n_0 ;
  wire \tmp_6_reg_180[5]_i_1_n_0 ;
  wire \tmp_6_reg_180[6]_i_1_n_0 ;
  wire \tmp_6_reg_180[7]_i_1_n_0 ;
  wire [3:2]\NLW_r_reg_165_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_reg_165_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_22_i_fu_110_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_22_i_fu_110_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_22_i_fu_110_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_22_i_fu_110_p2_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(tmp_6_reg_180[0]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_5_reg_175[0]),
        .I3(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][0]_i_2_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(tmp_4_reg_170[0]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[0]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[0]),
        .O(\SRL_SIG[0][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(tmp_6_reg_180[1]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_5_reg_175[1]),
        .I3(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][1]_i_2_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(tmp_4_reg_170[1]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[1]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[1]),
        .O(\SRL_SIG[0][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(tmp_6_reg_180[2]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_5_reg_175[2]),
        .I3(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][2]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_2 
       (.I0(tmp_4_reg_170[2]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[2]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[2]),
        .O(\SRL_SIG[0][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(tmp_6_reg_180[3]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_5_reg_175[3]),
        .I3(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][3]_i_2_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(tmp_4_reg_170[3]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[3]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[3]),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(tmp_6_reg_180[4]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_5_reg_175[4]),
        .I3(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][4]_i_2_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_2 
       (.I0(tmp_4_reg_170[4]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[4]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[4]),
        .O(\SRL_SIG[0][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(tmp_6_reg_180[5]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_5_reg_175[5]),
        .I3(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][5]_i_2_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_2 
       (.I0(tmp_4_reg_170[5]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[5]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[5]),
        .O(\SRL_SIG[0][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(tmp_6_reg_180[6]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_5_reg_175[6]),
        .I3(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][6]_i_2_n_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_2 
       (.I0(tmp_4_reg_170[6]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[6]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[6]),
        .O(\SRL_SIG[0][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG[0][7]_i_3_n_0 ),
        .I1(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .I2(\SRL_SIG[0][7]_i_4_n_0 ),
        .I3(in_stream_data_V_0_sel0),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(tmp_6_reg_180[7]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_5_reg_175[7]),
        .I3(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][7]_i_6_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(ap_reg_pp0_iter1_tmp_22_i_reg_161),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_22_i_reg_161),
        .O(\SRL_SIG[0][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(tmp_22_i_reg_161),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .O(in_stream_data_V_0_sel0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_6 
       (.I0(tmp_4_reg_170[7]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[7]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[7]),
        .O(\SRL_SIG[0][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(packets_loc_channel_empty_n),
        .I2(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg),
        .I3(Filter2D_U0_ap_start),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_22_i_reg_161),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(g_img_0_data_stream_s_full_n),
        .I5(ap_NS_fsm1),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(tmp_22_i_reg_161),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(g_img_0_data_stream_s_full_n),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(Filter2D_U0_ap_start),
        .I2(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg),
        .I3(packets_loc_channel_empty_n),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_22_i_fu_110_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_reg_pp0_iter1_tmp_22_i_reg_1610),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(ap_reg_pp0_iter1_tmp_22_i_reg_161),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_22_i_reg_161),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(g_img_0_data_stream_s_full_n),
        .O(ap_reg_pp0_iter1_tmp_22_i_reg_1610));
  LUT5 #(
    .INIT(32'h8888F8FF)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h40C0)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(tmp_22_i_reg_161),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FAAAAAA80AAAAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp_22_i_reg_161),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'h110C1100)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_22_i_fu_110_p2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_reg_pp0_iter1_tmp_22_i_reg_161),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg[5]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_reg_pp0_iter1_tmp_22_i_reg_1610),
        .I1(tmp_22_i_fu_110_p2),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm1),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40CC400040004000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter1_i_2_n_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(tmp_22_i_fu_110_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h2000AAAA)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_22_i_reg_161),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ap_enable_reg_pp0_iter1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hDDDD8808)) 
    \ap_reg_pp0_iter1_tmp_22_i_reg_161[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_22_i_reg_161),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(g_img_0_data_stream_s_full_n),
        .I4(ap_reg_pp0_iter1_tmp_22_i_reg_161),
        .O(\ap_reg_pp0_iter1_tmp_22_i_reg_161[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_tmp_22_i_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_22_i_reg_161[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_tmp_22_i_reg_161),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Loop_1_proc_U0_ap_ready_i_1
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(Filter2D_U0_ap_start),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT3 #(
    .INIT(8'h45)) 
    \in_stream_data_V_0_payload_A[31]_i_1 
       (.I0(in_stream_data_V_0_sel_wr),
        .I1(\in_stream_data_V_0_state_reg[1]_0 ),
        .I2(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .O(in_stream_data_V_0_load_A));
  FDRE \in_stream_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[0]),
        .Q(in_stream_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[10]),
        .Q(in_stream_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[11]),
        .Q(in_stream_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[12]),
        .Q(in_stream_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[13]),
        .Q(in_stream_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[14]),
        .Q(in_stream_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[15]),
        .Q(in_stream_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[16]),
        .Q(in_stream_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[17]),
        .Q(in_stream_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[18]),
        .Q(in_stream_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[19]),
        .Q(in_stream_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[1]),
        .Q(in_stream_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[20]),
        .Q(in_stream_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[21]),
        .Q(in_stream_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[22]),
        .Q(in_stream_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[23]),
        .Q(in_stream_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[24]),
        .Q(in_stream_data_V_0_payload_A[24]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[25]),
        .Q(in_stream_data_V_0_payload_A[25]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[26]),
        .Q(in_stream_data_V_0_payload_A[26]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[27]),
        .Q(in_stream_data_V_0_payload_A[27]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[28]),
        .Q(in_stream_data_V_0_payload_A[28]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[29]),
        .Q(in_stream_data_V_0_payload_A[29]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[2]),
        .Q(in_stream_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[30]),
        .Q(in_stream_data_V_0_payload_A[30]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[31]),
        .Q(in_stream_data_V_0_payload_A[31]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[3]),
        .Q(in_stream_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[4]),
        .Q(in_stream_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[5]),
        .Q(in_stream_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[6]),
        .Q(in_stream_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[7]),
        .Q(in_stream_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[8]),
        .Q(in_stream_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[9]),
        .Q(in_stream_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \in_stream_data_V_0_payload_B[31]_i_1 
       (.I0(in_stream_data_V_0_sel_wr),
        .I1(\in_stream_data_V_0_state_reg[1]_0 ),
        .I2(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .O(in_stream_data_V_0_load_B));
  FDRE \in_stream_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[0]),
        .Q(in_stream_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[10]),
        .Q(in_stream_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[11]),
        .Q(in_stream_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[12]),
        .Q(in_stream_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[13]),
        .Q(in_stream_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[14]),
        .Q(in_stream_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[15]),
        .Q(in_stream_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[16]),
        .Q(in_stream_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[17]),
        .Q(in_stream_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[18]),
        .Q(in_stream_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[19]),
        .Q(in_stream_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[1]),
        .Q(in_stream_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[20]),
        .Q(in_stream_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[21]),
        .Q(in_stream_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[22]),
        .Q(in_stream_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[23]),
        .Q(in_stream_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[24]),
        .Q(in_stream_data_V_0_payload_B[24]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[25]),
        .Q(in_stream_data_V_0_payload_B[25]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[26]),
        .Q(in_stream_data_V_0_payload_B[26]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[27]),
        .Q(in_stream_data_V_0_payload_B[27]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[28]),
        .Q(in_stream_data_V_0_payload_B[28]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[29]),
        .Q(in_stream_data_V_0_payload_B[29]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[2]),
        .Q(in_stream_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[30]),
        .Q(in_stream_data_V_0_payload_B[30]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[31]),
        .Q(in_stream_data_V_0_payload_B[31]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[3]),
        .Q(in_stream_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[4]),
        .Q(in_stream_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[5]),
        .Q(in_stream_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[6]),
        .Q(in_stream_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[7]),
        .Q(in_stream_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[8]),
        .Q(in_stream_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[9]),
        .Q(in_stream_data_V_0_payload_B[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    in_stream_data_V_0_sel_rd_i_1
       (.I0(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_22_i_reg_161),
        .I3(g_img_0_data_stream_s_full_n),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(in_stream_data_V_0_sel),
        .O(in_stream_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_stream_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_sel_rd_i_1_n_0),
        .Q(in_stream_data_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    in_stream_data_V_0_sel_wr_i_1
       (.I0(\in_stream_data_V_0_state_reg[1]_0 ),
        .I1(in_stream_TVALID),
        .I2(in_stream_data_V_0_sel_wr),
        .O(in_stream_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_stream_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_sel_wr_i_1_n_0),
        .Q(in_stream_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF8F8F8F8D8F8F8F8)) 
    \in_stream_data_V_0_state[0]_i_1 
       (.I0(\in_stream_data_V_0_state_reg[1]_0 ),
        .I1(in_stream_TVALID),
        .I2(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(g_img_0_data_stream_s_full_n),
        .I5(\in_stream_data_V_0_state[1]_i_2_n_0 ),
        .O(\in_stream_data_V_0_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55D5FFFF55D555D5)) 
    \in_stream_data_V_0_state[1]_i_1 
       (.I0(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(\in_stream_data_V_0_state[1]_i_2_n_0 ),
        .I4(in_stream_TVALID),
        .I5(\in_stream_data_V_0_state_reg[1]_0 ),
        .O(in_stream_data_V_0_state));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \in_stream_data_V_0_state[1]_i_2 
       (.I0(tmp_22_i_reg_161),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\in_stream_data_V_0_state[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_stream_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_stream_data_V_0_state[0]_i_1_n_0 ),
        .Q(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \in_stream_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_state),
        .Q(\in_stream_data_V_0_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(int_ap_idle_reg),
        .I2(packets_loc_channel_empty_n),
        .I3(Q),
        .I4(Filter2D_U0_ap_start),
        .I5(int_ap_idle_reg_0),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(Filter2D_U0_ap_start),
        .I2(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg),
        .I3(packets_loc_channel_empty_n),
        .O(int_ap_idle_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(packets_loc_channel_empty_n),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \p_040_rec_i_reg_95[30]_i_1 
       (.I0(packets_loc_channel_empty_n),
        .I1(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg),
        .I2(Filter2D_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .O(p_040_rec_i_reg_95));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_040_rec_i_reg_95[30]_i_2 
       (.I0(tmp_22_i_reg_161),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(g_img_0_data_stream_s_full_n),
        .O(\p_040_rec_i_reg_95[30]_i_2_n_0 ));
  FDRE \p_040_rec_i_reg_95_reg[0] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[0]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[0] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[10] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[10]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[10] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[11] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[11]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[11] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[12] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[12]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[12] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[13] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[13]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[13] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[14] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[14]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[14] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[15] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[15]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[15] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[16] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[16]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[16] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[17] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[17]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[17] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[18] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[18]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[18] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[19] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[19]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[19] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[1] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[1]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[1] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[20] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[20]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[20] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[21] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[21]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[21] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[22] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[22]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[22] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[23] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[23]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[23] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[24] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[24]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[24] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[25] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[25]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[25] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[26] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[26]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[26] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[27] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[27]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[27] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[28] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[28]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[28] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[29] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[29]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[29] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[2] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[2]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[2] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[30] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[30]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[30] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[3] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[3]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[3] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[4] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[4]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[4] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[5] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[5]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[5] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[6] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[6]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[6] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[7] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[7]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[7] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[8] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[8]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[8] ),
        .R(p_040_rec_i_reg_95));
  FDRE \p_040_rec_i_reg_95_reg[9] 
       (.C(ap_clk),
        .CE(\p_040_rec_i_reg_95[30]_i_2_n_0 ),
        .D(r_reg_165_reg[9]),
        .Q(\p_040_rec_i_reg_95_reg_n_0_[9] ),
        .R(p_040_rec_i_reg_95));
  LUT5 #(
    .INIT(32'hBF000000)) 
    \r_reg_165[0]_i_1 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_22_i_reg_161),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\r_reg_165[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[0]_i_3 
       (.I0(r_reg_165_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[3] ),
        .O(\r_reg_165[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[0]_i_4 
       (.I0(r_reg_165_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[2] ),
        .O(\r_reg_165[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[0]_i_5 
       (.I0(r_reg_165_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[1] ),
        .O(\r_reg_165[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \r_reg_165[0]_i_6 
       (.I0(\p_040_rec_i_reg_95_reg_n_0_[0] ),
        .I1(tmp_22_i_reg_161),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(r_reg_165_reg[0]),
        .O(\r_reg_165[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[12]_i_2 
       (.I0(r_reg_165_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[15] ),
        .O(\r_reg_165[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[12]_i_3 
       (.I0(r_reg_165_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[14] ),
        .O(\r_reg_165[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[12]_i_4 
       (.I0(r_reg_165_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[13] ),
        .O(\r_reg_165[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[12]_i_5 
       (.I0(r_reg_165_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[12] ),
        .O(\r_reg_165[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[16]_i_2 
       (.I0(r_reg_165_reg[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[19] ),
        .O(\r_reg_165[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[16]_i_3 
       (.I0(r_reg_165_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[18] ),
        .O(\r_reg_165[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[16]_i_4 
       (.I0(r_reg_165_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[17] ),
        .O(\r_reg_165[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[16]_i_5 
       (.I0(r_reg_165_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[16] ),
        .O(\r_reg_165[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[20]_i_2 
       (.I0(r_reg_165_reg[23]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[23] ),
        .O(\r_reg_165[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[20]_i_3 
       (.I0(r_reg_165_reg[22]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[22] ),
        .O(\r_reg_165[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[20]_i_4 
       (.I0(r_reg_165_reg[21]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[21] ),
        .O(\r_reg_165[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[20]_i_5 
       (.I0(r_reg_165_reg[20]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[20] ),
        .O(\r_reg_165[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[24]_i_2 
       (.I0(r_reg_165_reg[27]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[27] ),
        .O(\r_reg_165[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[24]_i_3 
       (.I0(r_reg_165_reg[26]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[26] ),
        .O(\r_reg_165[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[24]_i_4 
       (.I0(r_reg_165_reg[25]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[25] ),
        .O(\r_reg_165[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[24]_i_5 
       (.I0(r_reg_165_reg[24]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[24] ),
        .O(\r_reg_165[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[28]_i_2 
       (.I0(r_reg_165_reg[30]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[30] ),
        .O(\r_reg_165[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[28]_i_3 
       (.I0(r_reg_165_reg[29]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[29] ),
        .O(\r_reg_165[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[28]_i_4 
       (.I0(r_reg_165_reg[28]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[28] ),
        .O(\r_reg_165[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[4]_i_2 
       (.I0(r_reg_165_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[7] ),
        .O(\r_reg_165[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[4]_i_3 
       (.I0(r_reg_165_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[6] ),
        .O(\r_reg_165[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[4]_i_4 
       (.I0(r_reg_165_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[5] ),
        .O(\r_reg_165[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[4]_i_5 
       (.I0(r_reg_165_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[4] ),
        .O(\r_reg_165[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[8]_i_2 
       (.I0(r_reg_165_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[11] ),
        .O(\r_reg_165[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[8]_i_3 
       (.I0(r_reg_165_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[10] ),
        .O(\r_reg_165[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[8]_i_4 
       (.I0(r_reg_165_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[9] ),
        .O(\r_reg_165[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_165[8]_i_5 
       (.I0(r_reg_165_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[8] ),
        .O(\r_reg_165[8]_i_5_n_0 ));
  FDRE \r_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[0]_i_2_n_7 ),
        .Q(r_reg_165_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_165_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\r_reg_165_reg[0]_i_2_n_0 ,\r_reg_165_reg[0]_i_2_n_1 ,\r_reg_165_reg[0]_i_2_n_2 ,\r_reg_165_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\r_reg_165_reg[0]_i_2_n_4 ,\r_reg_165_reg[0]_i_2_n_5 ,\r_reg_165_reg[0]_i_2_n_6 ,\r_reg_165_reg[0]_i_2_n_7 }),
        .S({\r_reg_165[0]_i_3_n_0 ,\r_reg_165[0]_i_4_n_0 ,\r_reg_165[0]_i_5_n_0 ,\r_reg_165[0]_i_6_n_0 }));
  FDRE \r_reg_165_reg[10] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[8]_i_1_n_5 ),
        .Q(r_reg_165_reg[10]),
        .R(1'b0));
  FDRE \r_reg_165_reg[11] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[8]_i_1_n_4 ),
        .Q(r_reg_165_reg[11]),
        .R(1'b0));
  FDRE \r_reg_165_reg[12] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[12]_i_1_n_7 ),
        .Q(r_reg_165_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_165_reg[12]_i_1 
       (.CI(\r_reg_165_reg[8]_i_1_n_0 ),
        .CO({\r_reg_165_reg[12]_i_1_n_0 ,\r_reg_165_reg[12]_i_1_n_1 ,\r_reg_165_reg[12]_i_1_n_2 ,\r_reg_165_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_165_reg[12]_i_1_n_4 ,\r_reg_165_reg[12]_i_1_n_5 ,\r_reg_165_reg[12]_i_1_n_6 ,\r_reg_165_reg[12]_i_1_n_7 }),
        .S({\r_reg_165[12]_i_2_n_0 ,\r_reg_165[12]_i_3_n_0 ,\r_reg_165[12]_i_4_n_0 ,\r_reg_165[12]_i_5_n_0 }));
  FDRE \r_reg_165_reg[13] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[12]_i_1_n_6 ),
        .Q(r_reg_165_reg[13]),
        .R(1'b0));
  FDRE \r_reg_165_reg[14] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[12]_i_1_n_5 ),
        .Q(r_reg_165_reg[14]),
        .R(1'b0));
  FDRE \r_reg_165_reg[15] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[12]_i_1_n_4 ),
        .Q(r_reg_165_reg[15]),
        .R(1'b0));
  FDRE \r_reg_165_reg[16] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[16]_i_1_n_7 ),
        .Q(r_reg_165_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_165_reg[16]_i_1 
       (.CI(\r_reg_165_reg[12]_i_1_n_0 ),
        .CO({\r_reg_165_reg[16]_i_1_n_0 ,\r_reg_165_reg[16]_i_1_n_1 ,\r_reg_165_reg[16]_i_1_n_2 ,\r_reg_165_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_165_reg[16]_i_1_n_4 ,\r_reg_165_reg[16]_i_1_n_5 ,\r_reg_165_reg[16]_i_1_n_6 ,\r_reg_165_reg[16]_i_1_n_7 }),
        .S({\r_reg_165[16]_i_2_n_0 ,\r_reg_165[16]_i_3_n_0 ,\r_reg_165[16]_i_4_n_0 ,\r_reg_165[16]_i_5_n_0 }));
  FDRE \r_reg_165_reg[17] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[16]_i_1_n_6 ),
        .Q(r_reg_165_reg[17]),
        .R(1'b0));
  FDRE \r_reg_165_reg[18] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[16]_i_1_n_5 ),
        .Q(r_reg_165_reg[18]),
        .R(1'b0));
  FDRE \r_reg_165_reg[19] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[16]_i_1_n_4 ),
        .Q(r_reg_165_reg[19]),
        .R(1'b0));
  FDRE \r_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[0]_i_2_n_6 ),
        .Q(r_reg_165_reg[1]),
        .R(1'b0));
  FDRE \r_reg_165_reg[20] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[20]_i_1_n_7 ),
        .Q(r_reg_165_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_165_reg[20]_i_1 
       (.CI(\r_reg_165_reg[16]_i_1_n_0 ),
        .CO({\r_reg_165_reg[20]_i_1_n_0 ,\r_reg_165_reg[20]_i_1_n_1 ,\r_reg_165_reg[20]_i_1_n_2 ,\r_reg_165_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_165_reg[20]_i_1_n_4 ,\r_reg_165_reg[20]_i_1_n_5 ,\r_reg_165_reg[20]_i_1_n_6 ,\r_reg_165_reg[20]_i_1_n_7 }),
        .S({\r_reg_165[20]_i_2_n_0 ,\r_reg_165[20]_i_3_n_0 ,\r_reg_165[20]_i_4_n_0 ,\r_reg_165[20]_i_5_n_0 }));
  FDRE \r_reg_165_reg[21] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[20]_i_1_n_6 ),
        .Q(r_reg_165_reg[21]),
        .R(1'b0));
  FDRE \r_reg_165_reg[22] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[20]_i_1_n_5 ),
        .Q(r_reg_165_reg[22]),
        .R(1'b0));
  FDRE \r_reg_165_reg[23] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[20]_i_1_n_4 ),
        .Q(r_reg_165_reg[23]),
        .R(1'b0));
  FDRE \r_reg_165_reg[24] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[24]_i_1_n_7 ),
        .Q(r_reg_165_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_165_reg[24]_i_1 
       (.CI(\r_reg_165_reg[20]_i_1_n_0 ),
        .CO({\r_reg_165_reg[24]_i_1_n_0 ,\r_reg_165_reg[24]_i_1_n_1 ,\r_reg_165_reg[24]_i_1_n_2 ,\r_reg_165_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_165_reg[24]_i_1_n_4 ,\r_reg_165_reg[24]_i_1_n_5 ,\r_reg_165_reg[24]_i_1_n_6 ,\r_reg_165_reg[24]_i_1_n_7 }),
        .S({\r_reg_165[24]_i_2_n_0 ,\r_reg_165[24]_i_3_n_0 ,\r_reg_165[24]_i_4_n_0 ,\r_reg_165[24]_i_5_n_0 }));
  FDRE \r_reg_165_reg[25] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[24]_i_1_n_6 ),
        .Q(r_reg_165_reg[25]),
        .R(1'b0));
  FDRE \r_reg_165_reg[26] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[24]_i_1_n_5 ),
        .Q(r_reg_165_reg[26]),
        .R(1'b0));
  FDRE \r_reg_165_reg[27] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[24]_i_1_n_4 ),
        .Q(r_reg_165_reg[27]),
        .R(1'b0));
  FDRE \r_reg_165_reg[28] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[28]_i_1_n_7 ),
        .Q(r_reg_165_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_165_reg[28]_i_1 
       (.CI(\r_reg_165_reg[24]_i_1_n_0 ),
        .CO({\NLW_r_reg_165_reg[28]_i_1_CO_UNCONNECTED [3:2],\r_reg_165_reg[28]_i_1_n_2 ,\r_reg_165_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_reg_165_reg[28]_i_1_O_UNCONNECTED [3],\r_reg_165_reg[28]_i_1_n_5 ,\r_reg_165_reg[28]_i_1_n_6 ,\r_reg_165_reg[28]_i_1_n_7 }),
        .S({1'b0,\r_reg_165[28]_i_2_n_0 ,\r_reg_165[28]_i_3_n_0 ,\r_reg_165[28]_i_4_n_0 }));
  FDRE \r_reg_165_reg[29] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[28]_i_1_n_6 ),
        .Q(r_reg_165_reg[29]),
        .R(1'b0));
  FDRE \r_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[0]_i_2_n_5 ),
        .Q(r_reg_165_reg[2]),
        .R(1'b0));
  FDRE \r_reg_165_reg[30] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[28]_i_1_n_5 ),
        .Q(r_reg_165_reg[30]),
        .R(1'b0));
  FDRE \r_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[0]_i_2_n_4 ),
        .Q(r_reg_165_reg[3]),
        .R(1'b0));
  FDRE \r_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[4]_i_1_n_7 ),
        .Q(r_reg_165_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_165_reg[4]_i_1 
       (.CI(\r_reg_165_reg[0]_i_2_n_0 ),
        .CO({\r_reg_165_reg[4]_i_1_n_0 ,\r_reg_165_reg[4]_i_1_n_1 ,\r_reg_165_reg[4]_i_1_n_2 ,\r_reg_165_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_165_reg[4]_i_1_n_4 ,\r_reg_165_reg[4]_i_1_n_5 ,\r_reg_165_reg[4]_i_1_n_6 ,\r_reg_165_reg[4]_i_1_n_7 }),
        .S({\r_reg_165[4]_i_2_n_0 ,\r_reg_165[4]_i_3_n_0 ,\r_reg_165[4]_i_4_n_0 ,\r_reg_165[4]_i_5_n_0 }));
  FDRE \r_reg_165_reg[5] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[4]_i_1_n_6 ),
        .Q(r_reg_165_reg[5]),
        .R(1'b0));
  FDRE \r_reg_165_reg[6] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[4]_i_1_n_5 ),
        .Q(r_reg_165_reg[6]),
        .R(1'b0));
  FDRE \r_reg_165_reg[7] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[4]_i_1_n_4 ),
        .Q(r_reg_165_reg[7]),
        .R(1'b0));
  FDRE \r_reg_165_reg[8] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[8]_i_1_n_7 ),
        .Q(r_reg_165_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_165_reg[8]_i_1 
       (.CI(\r_reg_165_reg[4]_i_1_n_0 ),
        .CO({\r_reg_165_reg[8]_i_1_n_0 ,\r_reg_165_reg[8]_i_1_n_1 ,\r_reg_165_reg[8]_i_1_n_2 ,\r_reg_165_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_165_reg[8]_i_1_n_4 ,\r_reg_165_reg[8]_i_1_n_5 ,\r_reg_165_reg[8]_i_1_n_6 ,\r_reg_165_reg[8]_i_1_n_7 }),
        .S({\r_reg_165[8]_i_2_n_0 ,\r_reg_165[8]_i_3_n_0 ,\r_reg_165[8]_i_4_n_0 ,\r_reg_165[8]_i_5_n_0 }));
  FDRE \r_reg_165_reg[9] 
       (.C(ap_clk),
        .CE(\r_reg_165[0]_i_1_n_0 ),
        .D(\r_reg_165_reg[8]_i_1_n_6 ),
        .Q(r_reg_165_reg[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_22_i_fu_110_p2_carry
       (.CI(1'b0),
        .CO({tmp_22_i_fu_110_p2_carry_n_0,tmp_22_i_fu_110_p2_carry_n_1,tmp_22_i_fu_110_p2_carry_n_2,tmp_22_i_fu_110_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_22_i_fu_110_p2_carry_i_1_n_0,tmp_22_i_fu_110_p2_carry_i_2_n_0,tmp_22_i_fu_110_p2_carry_i_3_n_0,tmp_22_i_fu_110_p2_carry_i_4_n_0}),
        .O(NLW_tmp_22_i_fu_110_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_22_i_fu_110_p2_carry_i_5_n_0,tmp_22_i_fu_110_p2_carry_i_6_n_0,tmp_22_i_fu_110_p2_carry_i_7_n_0,tmp_22_i_fu_110_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_22_i_fu_110_p2_carry__0
       (.CI(tmp_22_i_fu_110_p2_carry_n_0),
        .CO({tmp_22_i_fu_110_p2_carry__0_n_0,tmp_22_i_fu_110_p2_carry__0_n_1,tmp_22_i_fu_110_p2_carry__0_n_2,tmp_22_i_fu_110_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_22_i_fu_110_p2_carry__0_i_1_n_0,tmp_22_i_fu_110_p2_carry__0_i_2_n_0,tmp_22_i_fu_110_p2_carry__0_i_3_n_0,tmp_22_i_fu_110_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_22_i_fu_110_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_22_i_fu_110_p2_carry__0_i_5_n_0,tmp_22_i_fu_110_p2_carry__0_i_6_n_0,tmp_22_i_fu_110_p2_carry__0_i_7_n_0,tmp_22_i_fu_110_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry__0_i_1
       (.I0(out[15]),
        .I1(tmp_22_i_fu_110_p2_carry__0_i_9_n_0),
        .I2(out[14]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[14] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[14]),
        .O(tmp_22_i_fu_110_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__0_i_10
       (.I0(r_reg_165_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[13] ),
        .O(tmp_22_i_fu_110_p2_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__0_i_11
       (.I0(r_reg_165_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[11] ),
        .O(tmp_22_i_fu_110_p2_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__0_i_12
       (.I0(r_reg_165_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[9] ),
        .O(tmp_22_i_fu_110_p2_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__0_i_13
       (.I0(r_reg_165_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[14] ),
        .O(tmp_22_i_fu_110_p2_carry__0_i_13_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__0_i_14
       (.I0(r_reg_165_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[12] ),
        .O(tmp_22_i_fu_110_p2_carry__0_i_14_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__0_i_15
       (.I0(r_reg_165_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[10] ),
        .O(tmp_22_i_fu_110_p2_carry__0_i_15_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__0_i_16
       (.I0(r_reg_165_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[8] ),
        .O(tmp_22_i_fu_110_p2_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry__0_i_2
       (.I0(out[13]),
        .I1(tmp_22_i_fu_110_p2_carry__0_i_10_n_0),
        .I2(out[12]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[12] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[12]),
        .O(tmp_22_i_fu_110_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry__0_i_3
       (.I0(out[11]),
        .I1(tmp_22_i_fu_110_p2_carry__0_i_11_n_0),
        .I2(out[10]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[10] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[10]),
        .O(tmp_22_i_fu_110_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry__0_i_4
       (.I0(out[9]),
        .I1(tmp_22_i_fu_110_p2_carry__0_i_12_n_0),
        .I2(out[8]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[8] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[8]),
        .O(tmp_22_i_fu_110_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry__0_i_5
       (.I0(r_reg_165_reg[15]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[15] ),
        .I3(out[15]),
        .I4(tmp_22_i_fu_110_p2_carry__0_i_13_n_0),
        .I5(out[14]),
        .O(tmp_22_i_fu_110_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry__0_i_6
       (.I0(r_reg_165_reg[13]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[13] ),
        .I3(out[13]),
        .I4(tmp_22_i_fu_110_p2_carry__0_i_14_n_0),
        .I5(out[12]),
        .O(tmp_22_i_fu_110_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry__0_i_7
       (.I0(r_reg_165_reg[11]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[11] ),
        .I3(out[11]),
        .I4(tmp_22_i_fu_110_p2_carry__0_i_15_n_0),
        .I5(out[10]),
        .O(tmp_22_i_fu_110_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry__0_i_8
       (.I0(r_reg_165_reg[9]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[9] ),
        .I3(out[9]),
        .I4(tmp_22_i_fu_110_p2_carry__0_i_16_n_0),
        .I5(out[8]),
        .O(tmp_22_i_fu_110_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__0_i_9
       (.I0(r_reg_165_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[15] ),
        .O(tmp_22_i_fu_110_p2_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_22_i_fu_110_p2_carry__1
       (.CI(tmp_22_i_fu_110_p2_carry__0_n_0),
        .CO({tmp_22_i_fu_110_p2_carry__1_n_0,tmp_22_i_fu_110_p2_carry__1_n_1,tmp_22_i_fu_110_p2_carry__1_n_2,tmp_22_i_fu_110_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_22_i_fu_110_p2_carry__1_i_1_n_0,tmp_22_i_fu_110_p2_carry__1_i_2_n_0,tmp_22_i_fu_110_p2_carry__1_i_3_n_0,tmp_22_i_fu_110_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_22_i_fu_110_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_22_i_fu_110_p2_carry__1_i_5_n_0,tmp_22_i_fu_110_p2_carry__1_i_6_n_0,tmp_22_i_fu_110_p2_carry__1_i_7_n_0,tmp_22_i_fu_110_p2_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry__1_i_1
       (.I0(out[23]),
        .I1(tmp_22_i_fu_110_p2_carry__1_i_9_n_0),
        .I2(out[22]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[22] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[22]),
        .O(tmp_22_i_fu_110_p2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__1_i_10
       (.I0(r_reg_165_reg[21]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[21] ),
        .O(tmp_22_i_fu_110_p2_carry__1_i_10_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__1_i_11
       (.I0(r_reg_165_reg[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[19] ),
        .O(tmp_22_i_fu_110_p2_carry__1_i_11_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__1_i_12
       (.I0(r_reg_165_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[17] ),
        .O(tmp_22_i_fu_110_p2_carry__1_i_12_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__1_i_13
       (.I0(r_reg_165_reg[22]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[22] ),
        .O(tmp_22_i_fu_110_p2_carry__1_i_13_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__1_i_14
       (.I0(r_reg_165_reg[20]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[20] ),
        .O(tmp_22_i_fu_110_p2_carry__1_i_14_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__1_i_15
       (.I0(r_reg_165_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[18] ),
        .O(tmp_22_i_fu_110_p2_carry__1_i_15_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__1_i_16
       (.I0(r_reg_165_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[16] ),
        .O(tmp_22_i_fu_110_p2_carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry__1_i_2
       (.I0(out[21]),
        .I1(tmp_22_i_fu_110_p2_carry__1_i_10_n_0),
        .I2(out[20]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[20] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[20]),
        .O(tmp_22_i_fu_110_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry__1_i_3
       (.I0(out[19]),
        .I1(tmp_22_i_fu_110_p2_carry__1_i_11_n_0),
        .I2(out[18]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[18] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[18]),
        .O(tmp_22_i_fu_110_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry__1_i_4
       (.I0(out[17]),
        .I1(tmp_22_i_fu_110_p2_carry__1_i_12_n_0),
        .I2(out[16]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[16] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[16]),
        .O(tmp_22_i_fu_110_p2_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry__1_i_5
       (.I0(r_reg_165_reg[23]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[23] ),
        .I3(out[23]),
        .I4(tmp_22_i_fu_110_p2_carry__1_i_13_n_0),
        .I5(out[22]),
        .O(tmp_22_i_fu_110_p2_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry__1_i_6
       (.I0(r_reg_165_reg[21]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[21] ),
        .I3(out[21]),
        .I4(tmp_22_i_fu_110_p2_carry__1_i_14_n_0),
        .I5(out[20]),
        .O(tmp_22_i_fu_110_p2_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry__1_i_7
       (.I0(r_reg_165_reg[19]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[19] ),
        .I3(out[19]),
        .I4(tmp_22_i_fu_110_p2_carry__1_i_15_n_0),
        .I5(out[18]),
        .O(tmp_22_i_fu_110_p2_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry__1_i_8
       (.I0(r_reg_165_reg[17]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[17] ),
        .I3(out[17]),
        .I4(tmp_22_i_fu_110_p2_carry__1_i_16_n_0),
        .I5(out[16]),
        .O(tmp_22_i_fu_110_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__1_i_9
       (.I0(r_reg_165_reg[23]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[23] ),
        .O(tmp_22_i_fu_110_p2_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_22_i_fu_110_p2_carry__2
       (.CI(tmp_22_i_fu_110_p2_carry__1_n_0),
        .CO({tmp_22_i_fu_110_p2,tmp_22_i_fu_110_p2_carry__2_n_1,tmp_22_i_fu_110_p2_carry__2_n_2,tmp_22_i_fu_110_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_22_i_fu_110_p2_carry__2_i_1_n_0,tmp_22_i_fu_110_p2_carry__2_i_2_n_0,tmp_22_i_fu_110_p2_carry__2_i_3_n_0,tmp_22_i_fu_110_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_22_i_fu_110_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_22_i_fu_110_p2_carry__2_i_5_n_0,tmp_22_i_fu_110_p2_carry__2_i_6_n_0,tmp_22_i_fu_110_p2_carry__2_i_7_n_0,tmp_22_i_fu_110_p2_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'h04000444)) 
    tmp_22_i_fu_110_p2_carry__2_i_1
       (.I0(out[31]),
        .I1(out[30]),
        .I2(r_reg_165_reg[30]),
        .I3(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[30] ),
        .O(tmp_22_i_fu_110_p2_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__2_i_10
       (.I0(r_reg_165_reg[27]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[27] ),
        .O(tmp_22_i_fu_110_p2_carry__2_i_10_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__2_i_11
       (.I0(r_reg_165_reg[25]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[25] ),
        .O(tmp_22_i_fu_110_p2_carry__2_i_11_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__2_i_12
       (.I0(r_reg_165_reg[28]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[28] ),
        .O(tmp_22_i_fu_110_p2_carry__2_i_12_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__2_i_13
       (.I0(r_reg_165_reg[26]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[26] ),
        .O(tmp_22_i_fu_110_p2_carry__2_i_13_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__2_i_14
       (.I0(r_reg_165_reg[24]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[24] ),
        .O(tmp_22_i_fu_110_p2_carry__2_i_14_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry__2_i_2
       (.I0(out[29]),
        .I1(tmp_22_i_fu_110_p2_carry__2_i_9_n_0),
        .I2(out[28]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[28] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[28]),
        .O(tmp_22_i_fu_110_p2_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry__2_i_3
       (.I0(out[27]),
        .I1(tmp_22_i_fu_110_p2_carry__2_i_10_n_0),
        .I2(out[26]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[26] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[26]),
        .O(tmp_22_i_fu_110_p2_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry__2_i_4
       (.I0(out[25]),
        .I1(tmp_22_i_fu_110_p2_carry__2_i_11_n_0),
        .I2(out[24]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[24] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[24]),
        .O(tmp_22_i_fu_110_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h45401015)) 
    tmp_22_i_fu_110_p2_carry__2_i_5
       (.I0(out[31]),
        .I1(r_reg_165_reg[30]),
        .I2(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[30] ),
        .I4(out[30]),
        .O(tmp_22_i_fu_110_p2_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry__2_i_6
       (.I0(r_reg_165_reg[29]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[29] ),
        .I3(out[29]),
        .I4(tmp_22_i_fu_110_p2_carry__2_i_12_n_0),
        .I5(out[28]),
        .O(tmp_22_i_fu_110_p2_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry__2_i_7
       (.I0(r_reg_165_reg[27]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[27] ),
        .I3(out[27]),
        .I4(tmp_22_i_fu_110_p2_carry__2_i_13_n_0),
        .I5(out[26]),
        .O(tmp_22_i_fu_110_p2_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry__2_i_8
       (.I0(r_reg_165_reg[25]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[25] ),
        .I3(out[25]),
        .I4(tmp_22_i_fu_110_p2_carry__2_i_14_n_0),
        .I5(out[24]),
        .O(tmp_22_i_fu_110_p2_carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry__2_i_9
       (.I0(r_reg_165_reg[29]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[29] ),
        .O(tmp_22_i_fu_110_p2_carry__2_i_9_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry_i_1
       (.I0(out[7]),
        .I1(tmp_22_i_fu_110_p2_carry_i_9_n_0),
        .I2(out[6]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[6] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[6]),
        .O(tmp_22_i_fu_110_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_22_i_fu_110_p2_carry_i_10
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_22_i_reg_161),
        .O(tmp_22_i_fu_110_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry_i_11
       (.I0(r_reg_165_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[5] ),
        .O(tmp_22_i_fu_110_p2_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry_i_12
       (.I0(r_reg_165_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[3] ),
        .O(tmp_22_i_fu_110_p2_carry_i_12_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry_i_13
       (.I0(r_reg_165_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[1] ),
        .O(tmp_22_i_fu_110_p2_carry_i_13_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry_i_14
       (.I0(r_reg_165_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[6] ),
        .O(tmp_22_i_fu_110_p2_carry_i_14_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry_i_15
       (.I0(r_reg_165_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[4] ),
        .O(tmp_22_i_fu_110_p2_carry_i_15_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry_i_16
       (.I0(r_reg_165_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[2] ),
        .O(tmp_22_i_fu_110_p2_carry_i_16_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry_i_17
       (.I0(r_reg_165_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[0] ),
        .O(tmp_22_i_fu_110_p2_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry_i_2
       (.I0(out[5]),
        .I1(tmp_22_i_fu_110_p2_carry_i_11_n_0),
        .I2(out[4]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[4] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[4]),
        .O(tmp_22_i_fu_110_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry_i_3
       (.I0(out[3]),
        .I1(tmp_22_i_fu_110_p2_carry_i_12_n_0),
        .I2(out[2]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[2] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[2]),
        .O(tmp_22_i_fu_110_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_22_i_fu_110_p2_carry_i_4
       (.I0(out[1]),
        .I1(tmp_22_i_fu_110_p2_carry_i_13_n_0),
        .I2(out[0]),
        .I3(\p_040_rec_i_reg_95_reg_n_0_[0] ),
        .I4(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I5(r_reg_165_reg[0]),
        .O(tmp_22_i_fu_110_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry_i_5
       (.I0(r_reg_165_reg[7]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[7] ),
        .I3(out[7]),
        .I4(tmp_22_i_fu_110_p2_carry_i_14_n_0),
        .I5(out[6]),
        .O(tmp_22_i_fu_110_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry_i_6
       (.I0(r_reg_165_reg[5]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[5] ),
        .I3(out[5]),
        .I4(tmp_22_i_fu_110_p2_carry_i_15_n_0),
        .I5(out[4]),
        .O(tmp_22_i_fu_110_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry_i_7
       (.I0(r_reg_165_reg[3]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[3] ),
        .I3(out[3]),
        .I4(tmp_22_i_fu_110_p2_carry_i_16_n_0),
        .I5(out[2]),
        .O(tmp_22_i_fu_110_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_22_i_fu_110_p2_carry_i_8
       (.I0(r_reg_165_reg[1]),
        .I1(tmp_22_i_fu_110_p2_carry_i_10_n_0),
        .I2(\p_040_rec_i_reg_95_reg_n_0_[1] ),
        .I3(out[1]),
        .I4(tmp_22_i_fu_110_p2_carry_i_17_n_0),
        .I5(out[0]),
        .O(tmp_22_i_fu_110_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_22_i_fu_110_p2_carry_i_9
       (.I0(r_reg_165_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_22_i_reg_161),
        .I4(\p_040_rec_i_reg_95_reg_n_0_[7] ),
        .O(tmp_22_i_fu_110_p2_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hB8B8F8B8)) 
    \tmp_22_i_reg_161[0]_i_1 
       (.I0(tmp_22_i_fu_110_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_22_i_reg_161),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(g_img_0_data_stream_s_full_n),
        .O(\tmp_22_i_reg_161[0]_i_1_n_0 ));
  FDRE \tmp_22_i_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_22_i_reg_161[0]_i_1_n_0 ),
        .Q(tmp_22_i_reg_161),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_170[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[8]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[8]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_170[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[9]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[9]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_170[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[10]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[10]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_170[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[11]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[11]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_170[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[12]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[12]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_170[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[13]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[13]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_170[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[14]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[14]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h80A000A0)) 
    \tmp_4_reg_170[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(tmp_22_i_reg_161),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .O(tmp_4_reg_1700));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_170[7]_i_2 
       (.I0(in_stream_data_V_0_payload_B[15]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[15]),
        .O(p_0_in[7]));
  FDRE \tmp_4_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(p_0_in[0]),
        .Q(tmp_4_reg_170[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(p_0_in[1]),
        .Q(tmp_4_reg_170[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(p_0_in[2]),
        .Q(tmp_4_reg_170[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(p_0_in[3]),
        .Q(tmp_4_reg_170[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(p_0_in[4]),
        .Q(tmp_4_reg_170[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(p_0_in[5]),
        .Q(tmp_4_reg_170[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(p_0_in[6]),
        .Q(tmp_4_reg_170[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(p_0_in[7]),
        .Q(tmp_4_reg_170[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_175[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[16]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[16]),
        .O(\tmp_5_reg_175[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_175[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[17]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[17]),
        .O(\tmp_5_reg_175[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_175[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[18]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[18]),
        .O(\tmp_5_reg_175[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_175[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[19]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[19]),
        .O(\tmp_5_reg_175[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_175[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[20]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[20]),
        .O(\tmp_5_reg_175[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_175[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[21]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[21]),
        .O(\tmp_5_reg_175[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_175[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[22]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[22]),
        .O(\tmp_5_reg_175[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_175[7]_i_1 
       (.I0(in_stream_data_V_0_payload_B[23]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[23]),
        .O(\tmp_5_reg_175[7]_i_1_n_0 ));
  FDRE \tmp_5_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_5_reg_175[0]_i_1_n_0 ),
        .Q(tmp_5_reg_175[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_5_reg_175[1]_i_1_n_0 ),
        .Q(tmp_5_reg_175[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_5_reg_175[2]_i_1_n_0 ),
        .Q(tmp_5_reg_175[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_5_reg_175[3]_i_1_n_0 ),
        .Q(tmp_5_reg_175[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_5_reg_175[4]_i_1_n_0 ),
        .Q(tmp_5_reg_175[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_5_reg_175[5]_i_1_n_0 ),
        .Q(tmp_5_reg_175[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_5_reg_175[6]_i_1_n_0 ),
        .Q(tmp_5_reg_175[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_5_reg_175[7]_i_1_n_0 ),
        .Q(tmp_5_reg_175[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_180[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[24]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[24]),
        .O(\tmp_6_reg_180[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_180[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[25]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[25]),
        .O(\tmp_6_reg_180[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_180[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[26]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[26]),
        .O(\tmp_6_reg_180[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_180[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[27]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[27]),
        .O(\tmp_6_reg_180[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_180[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[28]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[28]),
        .O(\tmp_6_reg_180[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_180[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[29]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[29]),
        .O(\tmp_6_reg_180[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_180[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[30]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[30]),
        .O(\tmp_6_reg_180[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_180[7]_i_1 
       (.I0(in_stream_data_V_0_payload_B[31]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[31]),
        .O(\tmp_6_reg_180[7]_i_1_n_0 ));
  FDRE \tmp_6_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_6_reg_180[0]_i_1_n_0 ),
        .Q(tmp_6_reg_180[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_6_reg_180[1]_i_1_n_0 ),
        .Q(tmp_6_reg_180[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_6_reg_180[2]_i_1_n_0 ),
        .Q(tmp_6_reg_180[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_6_reg_180[3]_i_1_n_0 ),
        .Q(tmp_6_reg_180[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_6_reg_180[4]_i_1_n_0 ),
        .Q(tmp_6_reg_180[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_6_reg_180[5]_i_1_n_0 ),
        .Q(tmp_6_reg_180[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_6_reg_180[6]_i_1_n_0 ),
        .Q(tmp_6_reg_180[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1700),
        .D(\tmp_6_reg_180[7]_i_1_n_0 ),
        .Q(tmp_6_reg_180[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_2_proc_filter2D
   (\out_stream_last_V_1_state_reg[0]_0 ,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    \exitcond_flatten_reg_363_reg[0]_0 ,
    \r4_i_i_reg_150_reg[10]_0 ,
    \ap_CS_fsm_reg[6]_0 ,
    \r4_i_i_mid2_reg_382_reg[10]_0 ,
    \r4_i_i_mid2_reg_382_reg[9]_0 ,
    \r4_i_i_mid2_reg_382_reg[7]_0 ,
    \r4_i_i_mid2_reg_382_reg[8]_0 ,
    \r4_i_i_mid2_reg_382_reg[5]_0 ,
    \r4_i_i_mid2_reg_382_reg[4]_0 ,
    \r4_i_i_mid2_reg_382_reg[6]_0 ,
    \r4_i_i_mid2_reg_382_reg[3]_0 ,
    \r4_i_i_mid2_reg_382_reg[2]_0 ,
    \r4_i_i_mid2_reg_382_reg[1]_0 ,
    \r4_i_i_mid2_reg_382_reg[0]_0 ,
    out_stream_TUSER,
    out_stream_TLAST,
    out_stream_TDATA,
    Q,
    ap_clk,
    ap_rst_n_inv,
    S,
    \tmp_40_i_i3_reg_377_reg[0]_0 ,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    Filter2D_U0_ap_start,
    col_packets_loc_c_empty_n,
    g_img_1_data_stream_s_empty_n,
    out_stream_TREADY,
    tmp_40_i_i_mid1_fu_226_p2_carry_0,
    tmp_40_i_i_mid1_fu_226_p2_carry_1,
    tmp_40_i_i_mid1_fu_226_p2_carry_2,
    tmp_40_i_i_mid1_fu_226_p2_carry_3,
    tmp_40_i_i_mid1_fu_226_p2_carry_i_2_0,
    tmp_40_i_i_mid1_fu_226_p2_carry_4,
    tmp_40_i_i_mid1_fu_226_p2_carry_5,
    tmp_40_i_i_mid1_fu_226_p2_carry_i_3_0,
    D,
    out);
  output \out_stream_last_V_1_state_reg[0]_0 ;
  output \mOutPtr_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[10]_0 ;
  output [0:0]\ap_CS_fsm_reg[0]_1 ;
  output \exitcond_flatten_reg_363_reg[0]_0 ;
  output [1:0]\r4_i_i_reg_150_reg[10]_0 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output [1:0]\r4_i_i_mid2_reg_382_reg[10]_0 ;
  output \r4_i_i_mid2_reg_382_reg[9]_0 ;
  output \r4_i_i_mid2_reg_382_reg[7]_0 ;
  output \r4_i_i_mid2_reg_382_reg[8]_0 ;
  output \r4_i_i_mid2_reg_382_reg[5]_0 ;
  output \r4_i_i_mid2_reg_382_reg[4]_0 ;
  output \r4_i_i_mid2_reg_382_reg[6]_0 ;
  output \r4_i_i_mid2_reg_382_reg[3]_0 ;
  output \r4_i_i_mid2_reg_382_reg[2]_0 ;
  output \r4_i_i_mid2_reg_382_reg[1]_0 ;
  output \r4_i_i_mid2_reg_382_reg[0]_0 ;
  output [0:0]out_stream_TUSER;
  output [0:0]out_stream_TLAST;
  output [31:0]out_stream_TDATA;
  input [10:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]S;
  input [2:0]\tmp_40_i_i3_reg_377_reg[0]_0 ;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input Filter2D_U0_ap_start;
  input col_packets_loc_c_empty_n;
  input g_img_1_data_stream_s_empty_n;
  input out_stream_TREADY;
  input tmp_40_i_i_mid1_fu_226_p2_carry_0;
  input tmp_40_i_i_mid1_fu_226_p2_carry_1;
  input tmp_40_i_i_mid1_fu_226_p2_carry_2;
  input tmp_40_i_i_mid1_fu_226_p2_carry_3;
  input tmp_40_i_i_mid1_fu_226_p2_carry_i_2_0;
  input tmp_40_i_i_mid1_fu_226_p2_carry_4;
  input tmp_40_i_i_mid1_fu_226_p2_carry_5;
  input tmp_40_i_i_mid1_fu_226_p2_carry_i_3_0;
  input [7:0]D;
  input [30:0]out;

  wire [7:0]D;
  wire Filter2D_U0_ap_start;
  wire [10:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[10]_i_2_n_0 ;
  wire \ap_CS_fsm[10]_i_3_n_0 ;
  wire \ap_CS_fsm[10]_i_4_n_0 ;
  wire \ap_CS_fsm[6]_i_2_n_0 ;
  wire \ap_CS_fsm[6]_i_3_n_0 ;
  wire \ap_CS_fsm[7]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state6;
  wire [10:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state7;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_reg_pp0_iter1_exitcond_flatten_reg_363;
  wire ap_reg_pp0_iter1_exitcond_flatten_reg_3630;
  wire \ap_reg_pp0_iter1_exitcond_flatten_reg_363[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [41:0]bound_reg_352;
  wire [29:0]c_fu_304_p2;
  wire [29:0]c_reg_418;
  wire c_reg_4180;
  wire \c_reg_418_reg[12]_i_1_n_0 ;
  wire \c_reg_418_reg[12]_i_1_n_1 ;
  wire \c_reg_418_reg[12]_i_1_n_2 ;
  wire \c_reg_418_reg[12]_i_1_n_3 ;
  wire \c_reg_418_reg[16]_i_1_n_0 ;
  wire \c_reg_418_reg[16]_i_1_n_1 ;
  wire \c_reg_418_reg[16]_i_1_n_2 ;
  wire \c_reg_418_reg[16]_i_1_n_3 ;
  wire \c_reg_418_reg[20]_i_1_n_0 ;
  wire \c_reg_418_reg[20]_i_1_n_1 ;
  wire \c_reg_418_reg[20]_i_1_n_2 ;
  wire \c_reg_418_reg[20]_i_1_n_3 ;
  wire \c_reg_418_reg[24]_i_1_n_0 ;
  wire \c_reg_418_reg[24]_i_1_n_1 ;
  wire \c_reg_418_reg[24]_i_1_n_2 ;
  wire \c_reg_418_reg[24]_i_1_n_3 ;
  wire \c_reg_418_reg[28]_i_1_n_0 ;
  wire \c_reg_418_reg[28]_i_1_n_1 ;
  wire \c_reg_418_reg[28]_i_1_n_2 ;
  wire \c_reg_418_reg[28]_i_1_n_3 ;
  wire \c_reg_418_reg[4]_i_1_n_0 ;
  wire \c_reg_418_reg[4]_i_1_n_1 ;
  wire \c_reg_418_reg[4]_i_1_n_2 ;
  wire \c_reg_418_reg[4]_i_1_n_3 ;
  wire \c_reg_418_reg[8]_i_1_n_0 ;
  wire \c_reg_418_reg[8]_i_1_n_1 ;
  wire \c_reg_418_reg[8]_i_1_n_2 ;
  wire \c_reg_418_reg[8]_i_1_n_3 ;
  wire col_packets_loc_c_empty_n;
  wire [30:0]col_packets_loc_read_reg_319;
  wire exitcond_flatten_fu_209_p2_carry__0_i_10_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_11_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_12_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_13_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_14_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_15_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_16_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_1_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_2_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_3_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_4_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_5_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_6_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_7_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_8_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_i_9_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_n_0;
  wire exitcond_flatten_fu_209_p2_carry__0_n_1;
  wire exitcond_flatten_fu_209_p2_carry__0_n_2;
  wire exitcond_flatten_fu_209_p2_carry__0_n_3;
  wire exitcond_flatten_fu_209_p2_carry__1_i_10_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_11_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_12_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_13_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_14_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_15_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_16_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_1_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_2_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_3_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_4_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_5_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_6_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_7_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_8_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_i_9_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_n_0;
  wire exitcond_flatten_fu_209_p2_carry__1_n_1;
  wire exitcond_flatten_fu_209_p2_carry__1_n_2;
  wire exitcond_flatten_fu_209_p2_carry__1_n_3;
  wire exitcond_flatten_fu_209_p2_carry__2_i_1_n_0;
  wire exitcond_flatten_fu_209_p2_carry__2_i_2_n_0;
  wire exitcond_flatten_fu_209_p2_carry__2_i_3_n_0;
  wire exitcond_flatten_fu_209_p2_carry__2_i_4_n_0;
  wire exitcond_flatten_fu_209_p2_carry__2_i_5_n_0;
  wire exitcond_flatten_fu_209_p2_carry__2_i_6_n_0;
  wire exitcond_flatten_fu_209_p2_carry__2_i_7_n_0;
  wire exitcond_flatten_fu_209_p2_carry__2_i_8_n_0;
  wire exitcond_flatten_fu_209_p2_carry__2_n_3;
  wire exitcond_flatten_fu_209_p2_carry_i_10_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_11_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_12_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_13_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_14_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_15_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_16_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_1_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_2_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_3_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_4_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_5_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_6_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_7_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_8_n_0;
  wire exitcond_flatten_fu_209_p2_carry_i_9_n_0;
  wire exitcond_flatten_fu_209_p2_carry_n_0;
  wire exitcond_flatten_fu_209_p2_carry_n_1;
  wire exitcond_flatten_fu_209_p2_carry_n_2;
  wire exitcond_flatten_fu_209_p2_carry_n_3;
  wire \exitcond_flatten_reg_363[0]_i_1_n_0 ;
  wire \exitcond_flatten_reg_363_reg[0]_0 ;
  wire \exitcond_flatten_reg_363_reg_n_0_[0] ;
  wire [41:0]\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 ;
  wire g_img_1_data_stream_s_empty_n;
  wire indvar_flatten_next_reg_3670;
  wire \indvar_flatten_next_reg_367[0]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_367[0]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_367[0]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_367[0]_i_6_n_0 ;
  wire \indvar_flatten_next_reg_367[12]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_367[12]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_367[12]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_367[12]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_367[16]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_367[16]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_367[16]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_367[16]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_367[20]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_367[20]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_367[20]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_367[20]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_367[24]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_367[24]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_367[24]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_367[24]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_367[28]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_367[28]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_367[28]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_367[28]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_367[32]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_367[32]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_367[32]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_367[32]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_367[36]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_367[36]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_367[36]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_367[36]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_367[40]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_367[40]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_367[4]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_367[4]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_367[4]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_367[4]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_367[8]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_367[8]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_367[8]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_367[8]_i_5_n_0 ;
  wire [41:0]indvar_flatten_next_reg_367_reg;
  wire \indvar_flatten_next_reg_367_reg[0]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_367_reg[0]_i_2_n_1 ;
  wire \indvar_flatten_next_reg_367_reg[0]_i_2_n_2 ;
  wire \indvar_flatten_next_reg_367_reg[0]_i_2_n_3 ;
  wire \indvar_flatten_next_reg_367_reg[0]_i_2_n_4 ;
  wire \indvar_flatten_next_reg_367_reg[0]_i_2_n_5 ;
  wire \indvar_flatten_next_reg_367_reg[0]_i_2_n_6 ;
  wire \indvar_flatten_next_reg_367_reg[0]_i_2_n_7 ;
  wire \indvar_flatten_next_reg_367_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_367_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_367_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_367_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_367_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_367_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_367_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_367_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_367_reg[16]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_367_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_367_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_367_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_367_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_367_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_367_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_367_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_367_reg[20]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_367_reg[20]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_367_reg[20]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_367_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_367_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_367_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_367_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_367_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_367_reg[24]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_367_reg[24]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_367_reg[24]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_367_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_367_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_367_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_367_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_367_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_367_reg[28]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_367_reg[28]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_367_reg[28]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_367_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_367_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_367_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_367_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_367_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_367_reg[32]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_367_reg[32]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_367_reg[32]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_367_reg[32]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_367_reg[32]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_367_reg[32]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_367_reg[32]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_367_reg[32]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_367_reg[36]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_367_reg[36]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_367_reg[36]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_367_reg[36]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_367_reg[36]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_367_reg[36]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_367_reg[36]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_367_reg[36]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_367_reg[40]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_367_reg[40]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_367_reg[40]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_367_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_367_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_367_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_367_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_367_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_367_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_367_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_367_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_367_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_367_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_367_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_367_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_367_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_367_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_367_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_367_reg[8]_i_1_n_7 ;
  wire indvar_flatten_reg_139;
  wire \indvar_flatten_reg_139_reg_n_0_[0] ;
  wire \indvar_flatten_reg_139_reg_n_0_[10] ;
  wire \indvar_flatten_reg_139_reg_n_0_[11] ;
  wire \indvar_flatten_reg_139_reg_n_0_[12] ;
  wire \indvar_flatten_reg_139_reg_n_0_[13] ;
  wire \indvar_flatten_reg_139_reg_n_0_[14] ;
  wire \indvar_flatten_reg_139_reg_n_0_[15] ;
  wire \indvar_flatten_reg_139_reg_n_0_[16] ;
  wire \indvar_flatten_reg_139_reg_n_0_[17] ;
  wire \indvar_flatten_reg_139_reg_n_0_[18] ;
  wire \indvar_flatten_reg_139_reg_n_0_[19] ;
  wire \indvar_flatten_reg_139_reg_n_0_[1] ;
  wire \indvar_flatten_reg_139_reg_n_0_[20] ;
  wire \indvar_flatten_reg_139_reg_n_0_[21] ;
  wire \indvar_flatten_reg_139_reg_n_0_[22] ;
  wire \indvar_flatten_reg_139_reg_n_0_[23] ;
  wire \indvar_flatten_reg_139_reg_n_0_[24] ;
  wire \indvar_flatten_reg_139_reg_n_0_[25] ;
  wire \indvar_flatten_reg_139_reg_n_0_[26] ;
  wire \indvar_flatten_reg_139_reg_n_0_[27] ;
  wire \indvar_flatten_reg_139_reg_n_0_[28] ;
  wire \indvar_flatten_reg_139_reg_n_0_[29] ;
  wire \indvar_flatten_reg_139_reg_n_0_[2] ;
  wire \indvar_flatten_reg_139_reg_n_0_[30] ;
  wire \indvar_flatten_reg_139_reg_n_0_[31] ;
  wire \indvar_flatten_reg_139_reg_n_0_[32] ;
  wire \indvar_flatten_reg_139_reg_n_0_[33] ;
  wire \indvar_flatten_reg_139_reg_n_0_[34] ;
  wire \indvar_flatten_reg_139_reg_n_0_[35] ;
  wire \indvar_flatten_reg_139_reg_n_0_[36] ;
  wire \indvar_flatten_reg_139_reg_n_0_[37] ;
  wire \indvar_flatten_reg_139_reg_n_0_[38] ;
  wire \indvar_flatten_reg_139_reg_n_0_[39] ;
  wire \indvar_flatten_reg_139_reg_n_0_[3] ;
  wire \indvar_flatten_reg_139_reg_n_0_[40] ;
  wire \indvar_flatten_reg_139_reg_n_0_[41] ;
  wire \indvar_flatten_reg_139_reg_n_0_[4] ;
  wire \indvar_flatten_reg_139_reg_n_0_[5] ;
  wire \indvar_flatten_reg_139_reg_n_0_[6] ;
  wire \indvar_flatten_reg_139_reg_n_0_[7] ;
  wire \indvar_flatten_reg_139_reg_n_0_[8] ;
  wire \indvar_flatten_reg_139_reg_n_0_[9] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [30:0]out;
  wire [31:0]out_stream_TDATA;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_data_V_1_ack_in;
  wire out_stream_data_V_1_load_A;
  wire out_stream_data_V_1_load_B;
  wire [31:0]out_stream_data_V_1_payload_A;
  wire [31:0]out_stream_data_V_1_payload_B;
  wire out_stream_data_V_1_sel;
  wire out_stream_data_V_1_sel_rd_i_1_n_0;
  wire out_stream_data_V_1_sel_wr;
  wire out_stream_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]out_stream_data_V_1_state;
  wire \out_stream_data_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_data_V_1_state_reg_n_0_[0] ;
  wire out_stream_last_V_1_ack_in;
  wire out_stream_last_V_1_payload_A;
  wire \out_stream_last_V_1_payload_A[0]_i_1_n_0 ;
  wire out_stream_last_V_1_payload_B;
  wire \out_stream_last_V_1_payload_B[0]_i_1_n_0 ;
  wire out_stream_last_V_1_sel;
  wire out_stream_last_V_1_sel_rd_i_1_n_0;
  wire out_stream_last_V_1_sel_wr;
  wire out_stream_last_V_1_sel_wr014_out;
  wire out_stream_last_V_1_sel_wr_i_1_n_0;
  wire \out_stream_last_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_last_V_1_state[1]_i_1_n_0 ;
  wire \out_stream_last_V_1_state_reg[0]_0 ;
  wire out_stream_last_V_tm_fu_298_p2;
  wire out_stream_last_V_tm_reg_403;
  wire out_stream_last_V_tm_reg_4030;
  wire out_stream_user_V_1_ack_in;
  wire out_stream_user_V_1_payload_A;
  wire \out_stream_user_V_1_payload_A[0]_i_1_n_0 ;
  wire out_stream_user_V_1_payload_B;
  wire \out_stream_user_V_1_payload_B[0]_i_1_n_0 ;
  wire out_stream_user_V_1_sel;
  wire out_stream_user_V_1_sel_rd_i_1_n_0;
  wire out_stream_user_V_1_sel_wr;
  wire out_stream_user_V_1_sel_wr_i_1_n_0;
  wire \out_stream_user_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_user_V_1_state[1]_i_1_n_0 ;
  wire \out_stream_user_V_1_state_reg_n_0_[0] ;
  wire \out_stream_user_V_tm_reg_398[0]_i_10_n_0 ;
  wire \out_stream_user_V_tm_reg_398[0]_i_11_n_0 ;
  wire \out_stream_user_V_tm_reg_398[0]_i_1_n_0 ;
  wire \out_stream_user_V_tm_reg_398[0]_i_2_n_0 ;
  wire \out_stream_user_V_tm_reg_398[0]_i_3_n_0 ;
  wire \out_stream_user_V_tm_reg_398[0]_i_4_n_0 ;
  wire \out_stream_user_V_tm_reg_398[0]_i_5_n_0 ;
  wire \out_stream_user_V_tm_reg_398[0]_i_6_n_0 ;
  wire \out_stream_user_V_tm_reg_398[0]_i_7_n_0 ;
  wire \out_stream_user_V_tm_reg_398[0]_i_8_n_0 ;
  wire \out_stream_user_V_tm_reg_398[0]_i_9_n_0 ;
  wire \out_stream_user_V_tm_reg_398_reg_n_0_[0] ;
  wire [29:0]p_1_rec_i_i_mid2_fu_244_p3;
  wire [29:0]p_1_rec_i_i_mid2_reg_388;
  wire [29:0]p_1_rec_i_i_reg_161;
  wire [23:0]p_Result_s_fu_309_p5;
  wire [10:0]r4_i_i_mid2_fu_236_p3;
  wire [8:0]r4_i_i_mid2_reg_382;
  wire r4_i_i_mid2_reg_3820;
  wire \r4_i_i_mid2_reg_382[10]_i_5_n_0 ;
  wire \r4_i_i_mid2_reg_382[3]_i_2_n_0 ;
  wire \r4_i_i_mid2_reg_382[4]_i_1_n_0 ;
  wire \r4_i_i_mid2_reg_382[5]_i_3_n_0 ;
  wire \r4_i_i_mid2_reg_382[6]_i_2_n_0 ;
  wire \r4_i_i_mid2_reg_382[8]_i_2_n_0 ;
  wire \r4_i_i_mid2_reg_382_reg[0]_0 ;
  wire [1:0]\r4_i_i_mid2_reg_382_reg[10]_0 ;
  wire \r4_i_i_mid2_reg_382_reg[1]_0 ;
  wire \r4_i_i_mid2_reg_382_reg[2]_0 ;
  wire \r4_i_i_mid2_reg_382_reg[3]_0 ;
  wire \r4_i_i_mid2_reg_382_reg[4]_0 ;
  wire \r4_i_i_mid2_reg_382_reg[5]_0 ;
  wire \r4_i_i_mid2_reg_382_reg[6]_0 ;
  wire \r4_i_i_mid2_reg_382_reg[7]_0 ;
  wire \r4_i_i_mid2_reg_382_reg[8]_0 ;
  wire \r4_i_i_mid2_reg_382_reg[9]_0 ;
  wire [8:0]r4_i_i_reg_150;
  wire [1:0]\r4_i_i_reg_150_reg[10]_0 ;
  wire shiftReg_ce;
  wire tmp_1_reg_3930;
  wire tmp_2_reg_4080;
  wire [30:0]tmp_36_i_i_fu_195_p2;
  wire tmp_36_i_i_fu_195_p2_carry__0_i_1_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__0_i_2_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__0_i_3_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__0_i_4_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__0_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__0_n_1;
  wire tmp_36_i_i_fu_195_p2_carry__0_n_2;
  wire tmp_36_i_i_fu_195_p2_carry__0_n_3;
  wire tmp_36_i_i_fu_195_p2_carry__1_i_1_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__1_i_2_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__1_i_3_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__1_i_4_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__1_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__1_n_1;
  wire tmp_36_i_i_fu_195_p2_carry__1_n_2;
  wire tmp_36_i_i_fu_195_p2_carry__1_n_3;
  wire tmp_36_i_i_fu_195_p2_carry__2_i_1_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__2_i_2_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__2_i_3_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__2_i_4_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__2_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__2_n_1;
  wire tmp_36_i_i_fu_195_p2_carry__2_n_2;
  wire tmp_36_i_i_fu_195_p2_carry__2_n_3;
  wire tmp_36_i_i_fu_195_p2_carry__3_i_1_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__3_i_2_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__3_i_3_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__3_i_4_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__3_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__3_n_1;
  wire tmp_36_i_i_fu_195_p2_carry__3_n_2;
  wire tmp_36_i_i_fu_195_p2_carry__3_n_3;
  wire tmp_36_i_i_fu_195_p2_carry__4_i_1_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__4_i_2_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__4_i_3_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__4_i_4_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__4_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__4_n_1;
  wire tmp_36_i_i_fu_195_p2_carry__4_n_2;
  wire tmp_36_i_i_fu_195_p2_carry__4_n_3;
  wire tmp_36_i_i_fu_195_p2_carry__5_i_1_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__5_i_2_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__5_i_3_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__5_i_4_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__5_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__5_n_1;
  wire tmp_36_i_i_fu_195_p2_carry__5_n_2;
  wire tmp_36_i_i_fu_195_p2_carry__5_n_3;
  wire tmp_36_i_i_fu_195_p2_carry__6_i_1_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__6_i_2_n_0;
  wire tmp_36_i_i_fu_195_p2_carry__6_n_3;
  wire tmp_36_i_i_fu_195_p2_carry_i_1_n_0;
  wire tmp_36_i_i_fu_195_p2_carry_i_2_n_0;
  wire tmp_36_i_i_fu_195_p2_carry_i_3_n_0;
  wire tmp_36_i_i_fu_195_p2_carry_i_4_n_0;
  wire tmp_36_i_i_fu_195_p2_carry_n_0;
  wire tmp_36_i_i_fu_195_p2_carry_n_1;
  wire tmp_36_i_i_fu_195_p2_carry_n_2;
  wire tmp_36_i_i_fu_195_p2_carry_n_3;
  wire [30:0]tmp_36_i_i_reg_347;
  wire tmp_40_i_i3_fu_231_p2;
  wire tmp_40_i_i3_fu_231_p2_carry_i_4_n_0;
  wire tmp_40_i_i3_fu_231_p2_carry_n_1;
  wire tmp_40_i_i3_fu_231_p2_carry_n_2;
  wire tmp_40_i_i3_fu_231_p2_carry_n_3;
  wire tmp_40_i_i3_reg_377;
  wire \tmp_40_i_i3_reg_377[0]_i_1_n_0 ;
  wire [2:0]\tmp_40_i_i3_reg_377_reg[0]_0 ;
  wire tmp_40_i_i_mid1_fu_226_p2;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_0;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_1;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_2;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_3;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_4;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_5;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_i_13_n_0;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_i_1_n_0;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_i_2_0;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_i_2_n_0;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_i_3_0;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_i_3_n_0;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_i_7_n_0;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_n_1;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_n_2;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_n_3;
  wire tmp_40_i_i_mid1_reg_372;
  wire \tmp_40_i_i_mid1_reg_372[0]_i_1_n_0 ;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_10_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_11_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_12_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_13_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_14_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_15_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_16_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_1_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_2_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_3_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_4_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_5_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_6_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_7_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_8_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_i_9_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__0_n_1;
  wire tmp_42_i_i_fu_204_p2_carry__0_n_2;
  wire tmp_42_i_i_fu_204_p2_carry__0_n_3;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_10_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_11_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_12_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_13_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_14_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_15_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_16_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_1_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_2_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_3_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_4_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_5_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_6_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_7_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_8_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_i_9_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__1_n_1;
  wire tmp_42_i_i_fu_204_p2_carry__1_n_2;
  wire tmp_42_i_i_fu_204_p2_carry__1_n_3;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_10_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_11_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_12_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_13_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_1_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_2_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_3_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_4_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_5_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_6_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_7_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_8_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_i_9_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_n_0;
  wire tmp_42_i_i_fu_204_p2_carry__2_n_1;
  wire tmp_42_i_i_fu_204_p2_carry__2_n_2;
  wire tmp_42_i_i_fu_204_p2_carry__2_n_3;
  wire tmp_42_i_i_fu_204_p2_carry_i_10_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_11_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_12_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_13_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_14_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_15_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_16_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_1_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_2_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_3_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_4_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_5_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_6_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_7_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_8_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_i_9_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_n_0;
  wire tmp_42_i_i_fu_204_p2_carry_n_1;
  wire tmp_42_i_i_fu_204_p2_carry_n_2;
  wire tmp_42_i_i_fu_204_p2_carry_n_3;
  wire tmp_42_i_i_reg_357;
  wire \tmp_42_i_i_reg_357[0]_i_1_n_0 ;
  wire tmp_53_i_i_fu_293_p2;
  wire tmp_53_i_i_fu_293_p2_carry__0_i_1_n_0;
  wire tmp_53_i_i_fu_293_p2_carry__0_i_2_n_0;
  wire tmp_53_i_i_fu_293_p2_carry__0_i_3_n_0;
  wire tmp_53_i_i_fu_293_p2_carry__0_i_4_n_0;
  wire tmp_53_i_i_fu_293_p2_carry__0_n_0;
  wire tmp_53_i_i_fu_293_p2_carry__0_n_1;
  wire tmp_53_i_i_fu_293_p2_carry__0_n_2;
  wire tmp_53_i_i_fu_293_p2_carry__0_n_3;
  wire tmp_53_i_i_fu_293_p2_carry__1_i_1_n_0;
  wire tmp_53_i_i_fu_293_p2_carry__1_i_2_n_0;
  wire tmp_53_i_i_fu_293_p2_carry__1_i_3_n_0;
  wire tmp_53_i_i_fu_293_p2_carry__1_n_2;
  wire tmp_53_i_i_fu_293_p2_carry__1_n_3;
  wire tmp_53_i_i_fu_293_p2_carry_i_1_n_0;
  wire tmp_53_i_i_fu_293_p2_carry_i_2_n_0;
  wire tmp_53_i_i_fu_293_p2_carry_i_3_n_0;
  wire tmp_53_i_i_fu_293_p2_carry_i_4_n_0;
  wire tmp_53_i_i_fu_293_p2_carry_n_0;
  wire tmp_53_i_i_fu_293_p2_carry_n_1;
  wire tmp_53_i_i_fu_293_p2_carry_n_2;
  wire tmp_53_i_i_fu_293_p2_carry_n_3;
  wire [3:0]\NLW_c_reg_418_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_c_reg_418_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_flatten_fu_209_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_flatten_fu_209_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_flatten_fu_209_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_exitcond_flatten_fu_209_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_flatten_fu_209_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_indvar_flatten_next_reg_367_reg[40]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_next_reg_367_reg[40]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_tmp_36_i_i_fu_195_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_36_i_i_fu_195_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_tmp_40_i_i3_fu_231_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_40_i_i_mid1_fu_226_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_42_i_i_fu_204_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_42_i_i_fu_204_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_42_i_i_fu_204_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_42_i_i_fu_204_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_53_i_i_fu_293_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_53_i_i_fu_293_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_53_i_i_fu_293_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_53_i_i_fu_293_p2_carry__1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hAEEE)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[10]_0 ),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(Filter2D_U0_ap_start),
        .I3(col_packets_loc_c_empty_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[10]_i_2_n_0 ),
        .I2(\ap_CS_fsm[10]_i_3_n_0 ),
        .I3(\ap_CS_fsm[10]_i_4_n_0 ),
        .I4(ap_CS_fsm_state13),
        .I5(\ap_CS_fsm_reg[10]_0 ),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state7),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA8A)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(out_stream_last_V_1_ack_in),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_reg_pp0_iter1_exitcond_flatten_reg_363),
        .I4(\ap_CS_fsm[6]_i_2_n_0 ),
        .O(\ap_CS_fsm[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[10]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(col_packets_loc_c_empty_n),
        .I2(Filter2D_U0_ap_start),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(\ap_CS_fsm[6]_i_3_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(g_img_1_data_stream_s_empty_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .O(\ap_CS_fsm[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0222)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(out_stream_last_V_1_ack_in),
        .O(\ap_CS_fsm[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm[10]_i_2_n_0 ),
        .I3(ap_reg_pp0_iter1_exitcond_flatten_reg_3630),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(ap_reg_pp0_iter1_exitcond_flatten_reg_363),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(out_stream_last_V_1_ack_in),
        .O(\ap_CS_fsm[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAA80AAAA)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(out_stream_last_V_1_ack_in),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_reg_pp0_iter1_exitcond_flatten_reg_3630));
  LUT6 #(
    .INIT(64'hFFFF00FF10100000)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(g_img_1_data_stream_s_empty_n),
        .I1(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm[10]_i_3_n_0 ),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(g_img_1_data_stream_s_empty_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_1 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[6]_i_3_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state7),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_state6),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000400040CC4000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_CS_fsm_state6),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter1_i_2__0_n_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state7),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF04FF)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(ap_reg_pp0_iter1_exitcond_flatten_reg_363),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(out_stream_last_V_1_ack_in),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\ap_CS_fsm[6]_i_2_n_0 ),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_enable_reg_pp0_iter1_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF7FFF55AA00AA00)) 
    \ap_reg_pp0_iter1_exitcond_flatten_reg_363[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(out_stream_last_V_1_ack_in),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_reg_pp0_iter1_exitcond_flatten_reg_363),
        .O(\ap_reg_pp0_iter1_exitcond_flatten_reg_363[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond_flatten_reg_363_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_flatten_reg_363[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond_flatten_reg_363),
        .R(1'b0));
  FDRE \bound_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [0]),
        .Q(bound_reg_352[0]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [10]),
        .Q(bound_reg_352[10]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [11]),
        .Q(bound_reg_352[11]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [12]),
        .Q(bound_reg_352[12]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [13]),
        .Q(bound_reg_352[13]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [14]),
        .Q(bound_reg_352[14]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [15]),
        .Q(bound_reg_352[15]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [16]),
        .Q(bound_reg_352[16]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [17]),
        .Q(bound_reg_352[17]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [18]),
        .Q(bound_reg_352[18]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [19]),
        .Q(bound_reg_352[19]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [1]),
        .Q(bound_reg_352[1]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [20]),
        .Q(bound_reg_352[20]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [21]),
        .Q(bound_reg_352[21]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [22]),
        .Q(bound_reg_352[22]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [23]),
        .Q(bound_reg_352[23]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [24]),
        .Q(bound_reg_352[24]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [25]),
        .Q(bound_reg_352[25]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [26]),
        .Q(bound_reg_352[26]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [27]),
        .Q(bound_reg_352[27]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [28]),
        .Q(bound_reg_352[28]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [29]),
        .Q(bound_reg_352[29]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [2]),
        .Q(bound_reg_352[2]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [30]),
        .Q(bound_reg_352[30]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [31]),
        .Q(bound_reg_352[31]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [32]),
        .Q(bound_reg_352[32]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [33]),
        .Q(bound_reg_352[33]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [34]),
        .Q(bound_reg_352[34]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [35]),
        .Q(bound_reg_352[35]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [36]),
        .Q(bound_reg_352[36]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [37]),
        .Q(bound_reg_352[37]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [38]),
        .Q(bound_reg_352[38]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [39]),
        .Q(bound_reg_352[39]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [3]),
        .Q(bound_reg_352[3]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [40]),
        .Q(bound_reg_352[40]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [41]),
        .Q(bound_reg_352[41]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [4]),
        .Q(bound_reg_352[4]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [5]),
        .Q(bound_reg_352[5]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [6]),
        .Q(bound_reg_352[6]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [7]),
        .Q(bound_reg_352[7]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [8]),
        .Q(bound_reg_352[8]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 [9]),
        .Q(bound_reg_352[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \c_reg_418[0]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_388[0]),
        .O(c_fu_304_p2[0]));
  FDRE \c_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[0]),
        .Q(c_reg_418[0]),
        .R(1'b0));
  FDRE \c_reg_418_reg[10] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[10]),
        .Q(c_reg_418[10]),
        .R(1'b0));
  FDRE \c_reg_418_reg[11] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[11]),
        .Q(c_reg_418[11]),
        .R(1'b0));
  FDRE \c_reg_418_reg[12] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[12]),
        .Q(c_reg_418[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_418_reg[12]_i_1 
       (.CI(\c_reg_418_reg[8]_i_1_n_0 ),
        .CO({\c_reg_418_reg[12]_i_1_n_0 ,\c_reg_418_reg[12]_i_1_n_1 ,\c_reg_418_reg[12]_i_1_n_2 ,\c_reg_418_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_304_p2[12:9]),
        .S(p_1_rec_i_i_mid2_reg_388[12:9]));
  FDRE \c_reg_418_reg[13] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[13]),
        .Q(c_reg_418[13]),
        .R(1'b0));
  FDRE \c_reg_418_reg[14] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[14]),
        .Q(c_reg_418[14]),
        .R(1'b0));
  FDRE \c_reg_418_reg[15] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[15]),
        .Q(c_reg_418[15]),
        .R(1'b0));
  FDRE \c_reg_418_reg[16] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[16]),
        .Q(c_reg_418[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_418_reg[16]_i_1 
       (.CI(\c_reg_418_reg[12]_i_1_n_0 ),
        .CO({\c_reg_418_reg[16]_i_1_n_0 ,\c_reg_418_reg[16]_i_1_n_1 ,\c_reg_418_reg[16]_i_1_n_2 ,\c_reg_418_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_304_p2[16:13]),
        .S(p_1_rec_i_i_mid2_reg_388[16:13]));
  FDRE \c_reg_418_reg[17] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[17]),
        .Q(c_reg_418[17]),
        .R(1'b0));
  FDRE \c_reg_418_reg[18] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[18]),
        .Q(c_reg_418[18]),
        .R(1'b0));
  FDRE \c_reg_418_reg[19] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[19]),
        .Q(c_reg_418[19]),
        .R(1'b0));
  FDRE \c_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[1]),
        .Q(c_reg_418[1]),
        .R(1'b0));
  FDRE \c_reg_418_reg[20] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[20]),
        .Q(c_reg_418[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_418_reg[20]_i_1 
       (.CI(\c_reg_418_reg[16]_i_1_n_0 ),
        .CO({\c_reg_418_reg[20]_i_1_n_0 ,\c_reg_418_reg[20]_i_1_n_1 ,\c_reg_418_reg[20]_i_1_n_2 ,\c_reg_418_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_304_p2[20:17]),
        .S(p_1_rec_i_i_mid2_reg_388[20:17]));
  FDRE \c_reg_418_reg[21] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[21]),
        .Q(c_reg_418[21]),
        .R(1'b0));
  FDRE \c_reg_418_reg[22] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[22]),
        .Q(c_reg_418[22]),
        .R(1'b0));
  FDRE \c_reg_418_reg[23] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[23]),
        .Q(c_reg_418[23]),
        .R(1'b0));
  FDRE \c_reg_418_reg[24] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[24]),
        .Q(c_reg_418[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_418_reg[24]_i_1 
       (.CI(\c_reg_418_reg[20]_i_1_n_0 ),
        .CO({\c_reg_418_reg[24]_i_1_n_0 ,\c_reg_418_reg[24]_i_1_n_1 ,\c_reg_418_reg[24]_i_1_n_2 ,\c_reg_418_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_304_p2[24:21]),
        .S(p_1_rec_i_i_mid2_reg_388[24:21]));
  FDRE \c_reg_418_reg[25] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[25]),
        .Q(c_reg_418[25]),
        .R(1'b0));
  FDRE \c_reg_418_reg[26] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[26]),
        .Q(c_reg_418[26]),
        .R(1'b0));
  FDRE \c_reg_418_reg[27] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[27]),
        .Q(c_reg_418[27]),
        .R(1'b0));
  FDRE \c_reg_418_reg[28] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[28]),
        .Q(c_reg_418[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_418_reg[28]_i_1 
       (.CI(\c_reg_418_reg[24]_i_1_n_0 ),
        .CO({\c_reg_418_reg[28]_i_1_n_0 ,\c_reg_418_reg[28]_i_1_n_1 ,\c_reg_418_reg[28]_i_1_n_2 ,\c_reg_418_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_304_p2[28:25]),
        .S(p_1_rec_i_i_mid2_reg_388[28:25]));
  FDRE \c_reg_418_reg[29] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[29]),
        .Q(c_reg_418[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_418_reg[29]_i_1 
       (.CI(\c_reg_418_reg[28]_i_1_n_0 ),
        .CO(\NLW_c_reg_418_reg[29]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_c_reg_418_reg[29]_i_1_O_UNCONNECTED [3:1],c_fu_304_p2[29]}),
        .S({1'b0,1'b0,1'b0,p_1_rec_i_i_mid2_reg_388[29]}));
  FDRE \c_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[2]),
        .Q(c_reg_418[2]),
        .R(1'b0));
  FDRE \c_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[3]),
        .Q(c_reg_418[3]),
        .R(1'b0));
  FDRE \c_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[4]),
        .Q(c_reg_418[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_418_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\c_reg_418_reg[4]_i_1_n_0 ,\c_reg_418_reg[4]_i_1_n_1 ,\c_reg_418_reg[4]_i_1_n_2 ,\c_reg_418_reg[4]_i_1_n_3 }),
        .CYINIT(p_1_rec_i_i_mid2_reg_388[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_304_p2[4:1]),
        .S(p_1_rec_i_i_mid2_reg_388[4:1]));
  FDRE \c_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[5]),
        .Q(c_reg_418[5]),
        .R(1'b0));
  FDRE \c_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[6]),
        .Q(c_reg_418[6]),
        .R(1'b0));
  FDRE \c_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[7]),
        .Q(c_reg_418[7]),
        .R(1'b0));
  FDRE \c_reg_418_reg[8] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[8]),
        .Q(c_reg_418[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_418_reg[8]_i_1 
       (.CI(\c_reg_418_reg[4]_i_1_n_0 ),
        .CO({\c_reg_418_reg[8]_i_1_n_0 ,\c_reg_418_reg[8]_i_1_n_1 ,\c_reg_418_reg[8]_i_1_n_2 ,\c_reg_418_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_304_p2[8:5]),
        .S(p_1_rec_i_i_mid2_reg_388[8:5]));
  FDRE \c_reg_418_reg[9] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(c_fu_304_p2[9]),
        .Q(c_reg_418[9]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[0]),
        .Q(col_packets_loc_read_reg_319[0]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[10]),
        .Q(col_packets_loc_read_reg_319[10]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[11]),
        .Q(col_packets_loc_read_reg_319[11]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[12]),
        .Q(col_packets_loc_read_reg_319[12]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[13]),
        .Q(col_packets_loc_read_reg_319[13]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[14]),
        .Q(col_packets_loc_read_reg_319[14]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[15]),
        .Q(col_packets_loc_read_reg_319[15]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[16]),
        .Q(col_packets_loc_read_reg_319[16]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[17]),
        .Q(col_packets_loc_read_reg_319[17]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[18]),
        .Q(col_packets_loc_read_reg_319[18]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[19]),
        .Q(col_packets_loc_read_reg_319[19]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[1]),
        .Q(col_packets_loc_read_reg_319[1]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[20]),
        .Q(col_packets_loc_read_reg_319[20]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[21]),
        .Q(col_packets_loc_read_reg_319[21]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[22]),
        .Q(col_packets_loc_read_reg_319[22]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[23]),
        .Q(col_packets_loc_read_reg_319[23]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[24]),
        .Q(col_packets_loc_read_reg_319[24]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[25]),
        .Q(col_packets_loc_read_reg_319[25]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[26]),
        .Q(col_packets_loc_read_reg_319[26]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[27]),
        .Q(col_packets_loc_read_reg_319[27]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[28]),
        .Q(col_packets_loc_read_reg_319[28]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[29]),
        .Q(col_packets_loc_read_reg_319[29]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[2]),
        .Q(col_packets_loc_read_reg_319[2]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[30]),
        .Q(col_packets_loc_read_reg_319[30]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[3]),
        .Q(col_packets_loc_read_reg_319[3]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[4]),
        .Q(col_packets_loc_read_reg_319[4]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[5]),
        .Q(col_packets_loc_read_reg_319[5]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[6]),
        .Q(col_packets_loc_read_reg_319[6]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[7]),
        .Q(col_packets_loc_read_reg_319[7]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[8]),
        .Q(col_packets_loc_read_reg_319[8]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_319_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[9]),
        .Q(col_packets_loc_read_reg_319[9]),
        .R(1'b0));
  CARRY4 exitcond_flatten_fu_209_p2_carry
       (.CI(1'b0),
        .CO({exitcond_flatten_fu_209_p2_carry_n_0,exitcond_flatten_fu_209_p2_carry_n_1,exitcond_flatten_fu_209_p2_carry_n_2,exitcond_flatten_fu_209_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_flatten_fu_209_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_flatten_fu_209_p2_carry_i_1_n_0,exitcond_flatten_fu_209_p2_carry_i_2_n_0,exitcond_flatten_fu_209_p2_carry_i_3_n_0,exitcond_flatten_fu_209_p2_carry_i_4_n_0}));
  CARRY4 exitcond_flatten_fu_209_p2_carry__0
       (.CI(exitcond_flatten_fu_209_p2_carry_n_0),
        .CO({exitcond_flatten_fu_209_p2_carry__0_n_0,exitcond_flatten_fu_209_p2_carry__0_n_1,exitcond_flatten_fu_209_p2_carry__0_n_2,exitcond_flatten_fu_209_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_flatten_fu_209_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_flatten_fu_209_p2_carry__0_i_1_n_0,exitcond_flatten_fu_209_p2_carry__0_i_2_n_0,exitcond_flatten_fu_209_p2_carry__0_i_3_n_0,exitcond_flatten_fu_209_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry__0_i_1
       (.I0(bound_reg_352[23]),
        .I1(exitcond_flatten_fu_209_p2_carry__0_i_5_n_0),
        .I2(bound_reg_352[21]),
        .I3(exitcond_flatten_fu_209_p2_carry__0_i_6_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry__0_i_7_n_0),
        .I5(bound_reg_352[22]),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_10
       (.I0(indvar_flatten_next_reg_367_reg[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[19] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_11
       (.I0(indvar_flatten_next_reg_367_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[17] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_12
       (.I0(indvar_flatten_next_reg_367_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[15] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_13
       (.I0(indvar_flatten_next_reg_367_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[16] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_14
       (.I0(indvar_flatten_next_reg_367_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[14] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_15
       (.I0(indvar_flatten_next_reg_367_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[12] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_16
       (.I0(indvar_flatten_next_reg_367_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[13] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry__0_i_2
       (.I0(bound_reg_352[20]),
        .I1(exitcond_flatten_fu_209_p2_carry__0_i_8_n_0),
        .I2(bound_reg_352[18]),
        .I3(exitcond_flatten_fu_209_p2_carry__0_i_9_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry__0_i_10_n_0),
        .I5(bound_reg_352[19]),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry__0_i_3
       (.I0(bound_reg_352[17]),
        .I1(exitcond_flatten_fu_209_p2_carry__0_i_11_n_0),
        .I2(bound_reg_352[15]),
        .I3(exitcond_flatten_fu_209_p2_carry__0_i_12_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry__0_i_13_n_0),
        .I5(bound_reg_352[16]),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry__0_i_4
       (.I0(bound_reg_352[14]),
        .I1(exitcond_flatten_fu_209_p2_carry__0_i_14_n_0),
        .I2(bound_reg_352[12]),
        .I3(exitcond_flatten_fu_209_p2_carry__0_i_15_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry__0_i_16_n_0),
        .I5(bound_reg_352[13]),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_5
       (.I0(indvar_flatten_next_reg_367_reg[23]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[23] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_6
       (.I0(indvar_flatten_next_reg_367_reg[21]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[21] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_7
       (.I0(indvar_flatten_next_reg_367_reg[22]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[22] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_8
       (.I0(indvar_flatten_next_reg_367_reg[20]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[20] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__0_i_9
       (.I0(indvar_flatten_next_reg_367_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[18] ),
        .O(exitcond_flatten_fu_209_p2_carry__0_i_9_n_0));
  CARRY4 exitcond_flatten_fu_209_p2_carry__1
       (.CI(exitcond_flatten_fu_209_p2_carry__0_n_0),
        .CO({exitcond_flatten_fu_209_p2_carry__1_n_0,exitcond_flatten_fu_209_p2_carry__1_n_1,exitcond_flatten_fu_209_p2_carry__1_n_2,exitcond_flatten_fu_209_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_flatten_fu_209_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({exitcond_flatten_fu_209_p2_carry__1_i_1_n_0,exitcond_flatten_fu_209_p2_carry__1_i_2_n_0,exitcond_flatten_fu_209_p2_carry__1_i_3_n_0,exitcond_flatten_fu_209_p2_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry__1_i_1
       (.I0(bound_reg_352[35]),
        .I1(exitcond_flatten_fu_209_p2_carry__1_i_5_n_0),
        .I2(bound_reg_352[33]),
        .I3(exitcond_flatten_fu_209_p2_carry__1_i_6_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry__1_i_7_n_0),
        .I5(bound_reg_352[34]),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_10
       (.I0(indvar_flatten_next_reg_367_reg[31]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[31] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_11
       (.I0(indvar_flatten_next_reg_367_reg[29]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[29] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_12
       (.I0(indvar_flatten_next_reg_367_reg[27]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[27] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_13
       (.I0(indvar_flatten_next_reg_367_reg[28]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[28] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_14
       (.I0(indvar_flatten_next_reg_367_reg[26]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[26] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_15
       (.I0(indvar_flatten_next_reg_367_reg[24]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[24] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_16
       (.I0(indvar_flatten_next_reg_367_reg[25]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[25] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry__1_i_2
       (.I0(bound_reg_352[32]),
        .I1(exitcond_flatten_fu_209_p2_carry__1_i_8_n_0),
        .I2(bound_reg_352[30]),
        .I3(exitcond_flatten_fu_209_p2_carry__1_i_9_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry__1_i_10_n_0),
        .I5(bound_reg_352[31]),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry__1_i_3
       (.I0(bound_reg_352[29]),
        .I1(exitcond_flatten_fu_209_p2_carry__1_i_11_n_0),
        .I2(bound_reg_352[27]),
        .I3(exitcond_flatten_fu_209_p2_carry__1_i_12_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry__1_i_13_n_0),
        .I5(bound_reg_352[28]),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry__1_i_4
       (.I0(bound_reg_352[26]),
        .I1(exitcond_flatten_fu_209_p2_carry__1_i_14_n_0),
        .I2(bound_reg_352[24]),
        .I3(exitcond_flatten_fu_209_p2_carry__1_i_15_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry__1_i_16_n_0),
        .I5(bound_reg_352[25]),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_5
       (.I0(indvar_flatten_next_reg_367_reg[35]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[35] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_6
       (.I0(indvar_flatten_next_reg_367_reg[33]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[33] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_7
       (.I0(indvar_flatten_next_reg_367_reg[34]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[34] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_8
       (.I0(indvar_flatten_next_reg_367_reg[32]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[32] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__1_i_9
       (.I0(indvar_flatten_next_reg_367_reg[30]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[30] ),
        .O(exitcond_flatten_fu_209_p2_carry__1_i_9_n_0));
  CARRY4 exitcond_flatten_fu_209_p2_carry__2
       (.CI(exitcond_flatten_fu_209_p2_carry__1_n_0),
        .CO({NLW_exitcond_flatten_fu_209_p2_carry__2_CO_UNCONNECTED[3:2],ap_condition_pp0_exit_iter0_state7,exitcond_flatten_fu_209_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_flatten_fu_209_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,exitcond_flatten_fu_209_p2_carry__2_i_1_n_0,exitcond_flatten_fu_209_p2_carry__2_i_2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry__2_i_1
       (.I0(bound_reg_352[41]),
        .I1(exitcond_flatten_fu_209_p2_carry__2_i_3_n_0),
        .I2(bound_reg_352[39]),
        .I3(exitcond_flatten_fu_209_p2_carry__2_i_4_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry__2_i_5_n_0),
        .I5(bound_reg_352[40]),
        .O(exitcond_flatten_fu_209_p2_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry__2_i_2
       (.I0(bound_reg_352[38]),
        .I1(exitcond_flatten_fu_209_p2_carry__2_i_6_n_0),
        .I2(bound_reg_352[36]),
        .I3(exitcond_flatten_fu_209_p2_carry__2_i_7_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry__2_i_8_n_0),
        .I5(bound_reg_352[37]),
        .O(exitcond_flatten_fu_209_p2_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__2_i_3
       (.I0(indvar_flatten_next_reg_367_reg[41]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[41] ),
        .O(exitcond_flatten_fu_209_p2_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__2_i_4
       (.I0(indvar_flatten_next_reg_367_reg[39]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[39] ),
        .O(exitcond_flatten_fu_209_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__2_i_5
       (.I0(indvar_flatten_next_reg_367_reg[40]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[40] ),
        .O(exitcond_flatten_fu_209_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__2_i_6
       (.I0(indvar_flatten_next_reg_367_reg[38]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[38] ),
        .O(exitcond_flatten_fu_209_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__2_i_7
       (.I0(indvar_flatten_next_reg_367_reg[36]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[36] ),
        .O(exitcond_flatten_fu_209_p2_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry__2_i_8
       (.I0(indvar_flatten_next_reg_367_reg[37]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[37] ),
        .O(exitcond_flatten_fu_209_p2_carry__2_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry_i_1
       (.I0(bound_reg_352[11]),
        .I1(exitcond_flatten_fu_209_p2_carry_i_5_n_0),
        .I2(bound_reg_352[9]),
        .I3(exitcond_flatten_fu_209_p2_carry_i_6_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry_i_7_n_0),
        .I5(bound_reg_352[10]),
        .O(exitcond_flatten_fu_209_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry_i_10
       (.I0(indvar_flatten_next_reg_367_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[7] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry_i_11
       (.I0(indvar_flatten_next_reg_367_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[5] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry_i_12
       (.I0(indvar_flatten_next_reg_367_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[3] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry_i_13
       (.I0(indvar_flatten_next_reg_367_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[4] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_13_n_0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    exitcond_flatten_fu_209_p2_carry_i_14
       (.I0(indvar_flatten_next_reg_367_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[0] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry_i_15
       (.I0(indvar_flatten_next_reg_367_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[2] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry_i_16
       (.I0(indvar_flatten_next_reg_367_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[1] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry_i_2
       (.I0(bound_reg_352[8]),
        .I1(exitcond_flatten_fu_209_p2_carry_i_8_n_0),
        .I2(bound_reg_352[6]),
        .I3(exitcond_flatten_fu_209_p2_carry_i_9_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry_i_10_n_0),
        .I5(bound_reg_352[7]),
        .O(exitcond_flatten_fu_209_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_209_p2_carry_i_3
       (.I0(bound_reg_352[5]),
        .I1(exitcond_flatten_fu_209_p2_carry_i_11_n_0),
        .I2(bound_reg_352[3]),
        .I3(exitcond_flatten_fu_209_p2_carry_i_12_n_0),
        .I4(exitcond_flatten_fu_209_p2_carry_i_13_n_0),
        .I5(bound_reg_352[4]),
        .O(exitcond_flatten_fu_209_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    exitcond_flatten_fu_209_p2_carry_i_4
       (.I0(exitcond_flatten_fu_209_p2_carry_i_14_n_0),
        .I1(bound_reg_352[0]),
        .I2(bound_reg_352[2]),
        .I3(exitcond_flatten_fu_209_p2_carry_i_15_n_0),
        .I4(bound_reg_352[1]),
        .I5(exitcond_flatten_fu_209_p2_carry_i_16_n_0),
        .O(exitcond_flatten_fu_209_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry_i_5
       (.I0(indvar_flatten_next_reg_367_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[11] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry_i_6
       (.I0(indvar_flatten_next_reg_367_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[9] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry_i_7
       (.I0(indvar_flatten_next_reg_367_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[10] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry_i_8
       (.I0(indvar_flatten_next_reg_367_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[8] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_209_p2_carry_i_9
       (.I0(indvar_flatten_next_reg_367_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[6] ),
        .O(exitcond_flatten_fu_209_p2_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hBBBB8000BBBB8888)) 
    \exitcond_flatten_reg_363[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state7),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(out_stream_last_V_1_ack_in),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\exitcond_flatten_reg_363[0]_i_1_n_0 ));
  FDRE \exitcond_flatten_reg_363_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_363[0]_i_1_n_0 ),
        .Q(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_jbC filter2D_hls_mul_jbC_U52
       (.D(\filter2D_hls_mul_jbC_MulnS_2_U/buff2_reg__0 ),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff2_reg(col_packets_loc_read_reg_319));
  LUT6 #(
    .INIT(64'hAAA2A2A200000000)) 
    \indvar_flatten_next_reg_367[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten_next_reg_3670));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[0]_i_3 
       (.I0(indvar_flatten_next_reg_367_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[3] ),
        .O(\indvar_flatten_next_reg_367[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[0]_i_4 
       (.I0(indvar_flatten_next_reg_367_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[2] ),
        .O(\indvar_flatten_next_reg_367[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[0]_i_5 
       (.I0(indvar_flatten_next_reg_367_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[1] ),
        .O(\indvar_flatten_next_reg_367[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \indvar_flatten_next_reg_367[0]_i_6 
       (.I0(indvar_flatten_next_reg_367_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[0] ),
        .O(\indvar_flatten_next_reg_367[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[12]_i_2 
       (.I0(indvar_flatten_next_reg_367_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[15] ),
        .O(\indvar_flatten_next_reg_367[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[12]_i_3 
       (.I0(indvar_flatten_next_reg_367_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[14] ),
        .O(\indvar_flatten_next_reg_367[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[12]_i_4 
       (.I0(indvar_flatten_next_reg_367_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[13] ),
        .O(\indvar_flatten_next_reg_367[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[12]_i_5 
       (.I0(indvar_flatten_next_reg_367_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[12] ),
        .O(\indvar_flatten_next_reg_367[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[16]_i_2 
       (.I0(indvar_flatten_next_reg_367_reg[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[19] ),
        .O(\indvar_flatten_next_reg_367[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[16]_i_3 
       (.I0(indvar_flatten_next_reg_367_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[18] ),
        .O(\indvar_flatten_next_reg_367[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[16]_i_4 
       (.I0(indvar_flatten_next_reg_367_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[17] ),
        .O(\indvar_flatten_next_reg_367[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[16]_i_5 
       (.I0(indvar_flatten_next_reg_367_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[16] ),
        .O(\indvar_flatten_next_reg_367[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[20]_i_2 
       (.I0(indvar_flatten_next_reg_367_reg[23]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[23] ),
        .O(\indvar_flatten_next_reg_367[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[20]_i_3 
       (.I0(indvar_flatten_next_reg_367_reg[22]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[22] ),
        .O(\indvar_flatten_next_reg_367[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[20]_i_4 
       (.I0(indvar_flatten_next_reg_367_reg[21]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[21] ),
        .O(\indvar_flatten_next_reg_367[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[20]_i_5 
       (.I0(indvar_flatten_next_reg_367_reg[20]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[20] ),
        .O(\indvar_flatten_next_reg_367[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[24]_i_2 
       (.I0(indvar_flatten_next_reg_367_reg[27]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[27] ),
        .O(\indvar_flatten_next_reg_367[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[24]_i_3 
       (.I0(indvar_flatten_next_reg_367_reg[26]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[26] ),
        .O(\indvar_flatten_next_reg_367[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[24]_i_4 
       (.I0(indvar_flatten_next_reg_367_reg[25]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[25] ),
        .O(\indvar_flatten_next_reg_367[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[24]_i_5 
       (.I0(indvar_flatten_next_reg_367_reg[24]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[24] ),
        .O(\indvar_flatten_next_reg_367[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[28]_i_2 
       (.I0(indvar_flatten_next_reg_367_reg[31]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[31] ),
        .O(\indvar_flatten_next_reg_367[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[28]_i_3 
       (.I0(indvar_flatten_next_reg_367_reg[30]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[30] ),
        .O(\indvar_flatten_next_reg_367[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[28]_i_4 
       (.I0(indvar_flatten_next_reg_367_reg[29]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[29] ),
        .O(\indvar_flatten_next_reg_367[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[28]_i_5 
       (.I0(indvar_flatten_next_reg_367_reg[28]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[28] ),
        .O(\indvar_flatten_next_reg_367[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[32]_i_2 
       (.I0(indvar_flatten_next_reg_367_reg[35]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[35] ),
        .O(\indvar_flatten_next_reg_367[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[32]_i_3 
       (.I0(indvar_flatten_next_reg_367_reg[34]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[34] ),
        .O(\indvar_flatten_next_reg_367[32]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[32]_i_4 
       (.I0(indvar_flatten_next_reg_367_reg[33]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[33] ),
        .O(\indvar_flatten_next_reg_367[32]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[32]_i_5 
       (.I0(indvar_flatten_next_reg_367_reg[32]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[32] ),
        .O(\indvar_flatten_next_reg_367[32]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[36]_i_2 
       (.I0(indvar_flatten_next_reg_367_reg[39]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[39] ),
        .O(\indvar_flatten_next_reg_367[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[36]_i_3 
       (.I0(indvar_flatten_next_reg_367_reg[38]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[38] ),
        .O(\indvar_flatten_next_reg_367[36]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[36]_i_4 
       (.I0(indvar_flatten_next_reg_367_reg[37]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[37] ),
        .O(\indvar_flatten_next_reg_367[36]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[36]_i_5 
       (.I0(indvar_flatten_next_reg_367_reg[36]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[36] ),
        .O(\indvar_flatten_next_reg_367[36]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[40]_i_2 
       (.I0(indvar_flatten_next_reg_367_reg[41]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[41] ),
        .O(\indvar_flatten_next_reg_367[40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[40]_i_3 
       (.I0(indvar_flatten_next_reg_367_reg[40]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[40] ),
        .O(\indvar_flatten_next_reg_367[40]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[4]_i_2 
       (.I0(indvar_flatten_next_reg_367_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[7] ),
        .O(\indvar_flatten_next_reg_367[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[4]_i_3 
       (.I0(indvar_flatten_next_reg_367_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[6] ),
        .O(\indvar_flatten_next_reg_367[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[4]_i_4 
       (.I0(indvar_flatten_next_reg_367_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[5] ),
        .O(\indvar_flatten_next_reg_367[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[4]_i_5 
       (.I0(indvar_flatten_next_reg_367_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[4] ),
        .O(\indvar_flatten_next_reg_367[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[8]_i_2 
       (.I0(indvar_flatten_next_reg_367_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[11] ),
        .O(\indvar_flatten_next_reg_367[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[8]_i_3 
       (.I0(indvar_flatten_next_reg_367_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[10] ),
        .O(\indvar_flatten_next_reg_367[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[8]_i_4 
       (.I0(indvar_flatten_next_reg_367_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[9] ),
        .O(\indvar_flatten_next_reg_367[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_367[8]_i_5 
       (.I0(indvar_flatten_next_reg_367_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_139_reg_n_0_[8] ),
        .O(\indvar_flatten_next_reg_367[8]_i_5_n_0 ));
  FDRE \indvar_flatten_next_reg_367_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[0]_i_2_n_7 ),
        .Q(indvar_flatten_next_reg_367_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_367_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten_next_reg_367_reg[0]_i_2_n_0 ,\indvar_flatten_next_reg_367_reg[0]_i_2_n_1 ,\indvar_flatten_next_reg_367_reg[0]_i_2_n_2 ,\indvar_flatten_next_reg_367_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_next_reg_367_reg[0]_i_2_n_4 ,\indvar_flatten_next_reg_367_reg[0]_i_2_n_5 ,\indvar_flatten_next_reg_367_reg[0]_i_2_n_6 ,\indvar_flatten_next_reg_367_reg[0]_i_2_n_7 }),
        .S({\indvar_flatten_next_reg_367[0]_i_3_n_0 ,\indvar_flatten_next_reg_367[0]_i_4_n_0 ,\indvar_flatten_next_reg_367[0]_i_5_n_0 ,\indvar_flatten_next_reg_367[0]_i_6_n_0 }));
  FDRE \indvar_flatten_next_reg_367_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_367_reg[10]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_367_reg[11]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_367_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_367_reg[12]_i_1 
       (.CI(\indvar_flatten_next_reg_367_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_367_reg[12]_i_1_n_0 ,\indvar_flatten_next_reg_367_reg[12]_i_1_n_1 ,\indvar_flatten_next_reg_367_reg[12]_i_1_n_2 ,\indvar_flatten_next_reg_367_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_367_reg[12]_i_1_n_4 ,\indvar_flatten_next_reg_367_reg[12]_i_1_n_5 ,\indvar_flatten_next_reg_367_reg[12]_i_1_n_6 ,\indvar_flatten_next_reg_367_reg[12]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_367[12]_i_2_n_0 ,\indvar_flatten_next_reg_367[12]_i_3_n_0 ,\indvar_flatten_next_reg_367[12]_i_4_n_0 ,\indvar_flatten_next_reg_367[12]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_367_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_367_reg[13]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_367_reg[14]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_367_reg[15]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_367_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_367_reg[16]_i_1 
       (.CI(\indvar_flatten_next_reg_367_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_367_reg[16]_i_1_n_0 ,\indvar_flatten_next_reg_367_reg[16]_i_1_n_1 ,\indvar_flatten_next_reg_367_reg[16]_i_1_n_2 ,\indvar_flatten_next_reg_367_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_367_reg[16]_i_1_n_4 ,\indvar_flatten_next_reg_367_reg[16]_i_1_n_5 ,\indvar_flatten_next_reg_367_reg[16]_i_1_n_6 ,\indvar_flatten_next_reg_367_reg[16]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_367[16]_i_2_n_0 ,\indvar_flatten_next_reg_367[16]_i_3_n_0 ,\indvar_flatten_next_reg_367[16]_i_4_n_0 ,\indvar_flatten_next_reg_367[16]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_367_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_367_reg[17]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_367_reg[18]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_367_reg[19]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[0]_i_2_n_6 ),
        .Q(indvar_flatten_next_reg_367_reg[1]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_367_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_367_reg[20]_i_1 
       (.CI(\indvar_flatten_next_reg_367_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_367_reg[20]_i_1_n_0 ,\indvar_flatten_next_reg_367_reg[20]_i_1_n_1 ,\indvar_flatten_next_reg_367_reg[20]_i_1_n_2 ,\indvar_flatten_next_reg_367_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_367_reg[20]_i_1_n_4 ,\indvar_flatten_next_reg_367_reg[20]_i_1_n_5 ,\indvar_flatten_next_reg_367_reg[20]_i_1_n_6 ,\indvar_flatten_next_reg_367_reg[20]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_367[20]_i_2_n_0 ,\indvar_flatten_next_reg_367[20]_i_3_n_0 ,\indvar_flatten_next_reg_367[20]_i_4_n_0 ,\indvar_flatten_next_reg_367[20]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_367_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[20]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_367_reg[21]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[20]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_367_reg[22]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[20]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_367_reg[23]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_367_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_367_reg[24]_i_1 
       (.CI(\indvar_flatten_next_reg_367_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_367_reg[24]_i_1_n_0 ,\indvar_flatten_next_reg_367_reg[24]_i_1_n_1 ,\indvar_flatten_next_reg_367_reg[24]_i_1_n_2 ,\indvar_flatten_next_reg_367_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_367_reg[24]_i_1_n_4 ,\indvar_flatten_next_reg_367_reg[24]_i_1_n_5 ,\indvar_flatten_next_reg_367_reg[24]_i_1_n_6 ,\indvar_flatten_next_reg_367_reg[24]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_367[24]_i_2_n_0 ,\indvar_flatten_next_reg_367[24]_i_3_n_0 ,\indvar_flatten_next_reg_367[24]_i_4_n_0 ,\indvar_flatten_next_reg_367[24]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_367_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[24]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_367_reg[25]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[24]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_367_reg[26]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[24]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_367_reg[27]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_367_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_367_reg[28]_i_1 
       (.CI(\indvar_flatten_next_reg_367_reg[24]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_367_reg[28]_i_1_n_0 ,\indvar_flatten_next_reg_367_reg[28]_i_1_n_1 ,\indvar_flatten_next_reg_367_reg[28]_i_1_n_2 ,\indvar_flatten_next_reg_367_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_367_reg[28]_i_1_n_4 ,\indvar_flatten_next_reg_367_reg[28]_i_1_n_5 ,\indvar_flatten_next_reg_367_reg[28]_i_1_n_6 ,\indvar_flatten_next_reg_367_reg[28]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_367[28]_i_2_n_0 ,\indvar_flatten_next_reg_367[28]_i_3_n_0 ,\indvar_flatten_next_reg_367[28]_i_4_n_0 ,\indvar_flatten_next_reg_367[28]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_367_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[28]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_367_reg[29]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[0]_i_2_n_5 ),
        .Q(indvar_flatten_next_reg_367_reg[2]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[28]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_367_reg[30]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[28]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_367_reg[31]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[32] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_367_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_367_reg[32]_i_1 
       (.CI(\indvar_flatten_next_reg_367_reg[28]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_367_reg[32]_i_1_n_0 ,\indvar_flatten_next_reg_367_reg[32]_i_1_n_1 ,\indvar_flatten_next_reg_367_reg[32]_i_1_n_2 ,\indvar_flatten_next_reg_367_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_367_reg[32]_i_1_n_4 ,\indvar_flatten_next_reg_367_reg[32]_i_1_n_5 ,\indvar_flatten_next_reg_367_reg[32]_i_1_n_6 ,\indvar_flatten_next_reg_367_reg[32]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_367[32]_i_2_n_0 ,\indvar_flatten_next_reg_367[32]_i_3_n_0 ,\indvar_flatten_next_reg_367[32]_i_4_n_0 ,\indvar_flatten_next_reg_367[32]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_367_reg[33] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[32]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_367_reg[33]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[34] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[32]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_367_reg[34]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[35] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[32]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_367_reg[35]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[36] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_367_reg[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_367_reg[36]_i_1 
       (.CI(\indvar_flatten_next_reg_367_reg[32]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_367_reg[36]_i_1_n_0 ,\indvar_flatten_next_reg_367_reg[36]_i_1_n_1 ,\indvar_flatten_next_reg_367_reg[36]_i_1_n_2 ,\indvar_flatten_next_reg_367_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_367_reg[36]_i_1_n_4 ,\indvar_flatten_next_reg_367_reg[36]_i_1_n_5 ,\indvar_flatten_next_reg_367_reg[36]_i_1_n_6 ,\indvar_flatten_next_reg_367_reg[36]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_367[36]_i_2_n_0 ,\indvar_flatten_next_reg_367[36]_i_3_n_0 ,\indvar_flatten_next_reg_367[36]_i_4_n_0 ,\indvar_flatten_next_reg_367[36]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_367_reg[37] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[36]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_367_reg[37]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[38] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[36]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_367_reg[38]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[39] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[36]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_367_reg[39]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[0]_i_2_n_4 ),
        .Q(indvar_flatten_next_reg_367_reg[3]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[40] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_367_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_367_reg[40]_i_1 
       (.CI(\indvar_flatten_next_reg_367_reg[36]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_next_reg_367_reg[40]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_next_reg_367_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_next_reg_367_reg[40]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_next_reg_367_reg[40]_i_1_n_6 ,\indvar_flatten_next_reg_367_reg[40]_i_1_n_7 }),
        .S({1'b0,1'b0,\indvar_flatten_next_reg_367[40]_i_2_n_0 ,\indvar_flatten_next_reg_367[40]_i_3_n_0 }));
  FDRE \indvar_flatten_next_reg_367_reg[41] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[40]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_367_reg[41]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_367_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_367_reg[4]_i_1 
       (.CI(\indvar_flatten_next_reg_367_reg[0]_i_2_n_0 ),
        .CO({\indvar_flatten_next_reg_367_reg[4]_i_1_n_0 ,\indvar_flatten_next_reg_367_reg[4]_i_1_n_1 ,\indvar_flatten_next_reg_367_reg[4]_i_1_n_2 ,\indvar_flatten_next_reg_367_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_367_reg[4]_i_1_n_4 ,\indvar_flatten_next_reg_367_reg[4]_i_1_n_5 ,\indvar_flatten_next_reg_367_reg[4]_i_1_n_6 ,\indvar_flatten_next_reg_367_reg[4]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_367[4]_i_2_n_0 ,\indvar_flatten_next_reg_367[4]_i_3_n_0 ,\indvar_flatten_next_reg_367[4]_i_4_n_0 ,\indvar_flatten_next_reg_367[4]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_367_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_367_reg[5]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_367_reg[6]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_367_reg[7]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_367_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_367_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_367_reg[8]_i_1 
       (.CI(\indvar_flatten_next_reg_367_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_367_reg[8]_i_1_n_0 ,\indvar_flatten_next_reg_367_reg[8]_i_1_n_1 ,\indvar_flatten_next_reg_367_reg[8]_i_1_n_2 ,\indvar_flatten_next_reg_367_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_367_reg[8]_i_1_n_4 ,\indvar_flatten_next_reg_367_reg[8]_i_1_n_5 ,\indvar_flatten_next_reg_367_reg[8]_i_1_n_6 ,\indvar_flatten_next_reg_367_reg[8]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_367[8]_i_2_n_0 ,\indvar_flatten_next_reg_367[8]_i_3_n_0 ,\indvar_flatten_next_reg_367[8]_i_4_n_0 ,\indvar_flatten_next_reg_367[8]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_367_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3670),
        .D(\indvar_flatten_next_reg_367_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_367_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_139[41]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten_reg_139));
  LUT5 #(
    .INIT(32'h00800000)) 
    \indvar_flatten_reg_139[41]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(out_stream_last_V_1_ack_in),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(out_stream_last_V_1_sel_wr014_out));
  FDRE \indvar_flatten_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[0]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[0] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[10]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[10] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[11] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[11]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[11] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[12] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[12]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[12] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[13] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[13]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[13] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[14] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[14]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[14] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[15]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[15] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[16] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[16]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[16] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[17] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[17]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[17] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[18] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[18]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[18] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[19] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[19]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[19] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[1]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[1] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[20] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[20]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[20] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[21] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[21]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[21] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[22] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[22]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[22] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[23]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[23] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[24] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[24]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[24] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[25] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[25]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[25] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[26] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[26]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[26] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[27] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[27]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[27] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[28] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[28]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[28] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[29] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[29]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[29] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[2]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[2] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[30] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[30]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[30] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[31] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[31]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[31] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[32] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[32]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[32] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[33] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[33]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[33] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[34] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[34]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[34] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[35] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[35]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[35] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[36] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[36]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[36] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[37] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[37]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[37] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[38] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[38]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[38] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[39] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[39]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[39] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[3]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[3] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[40] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[40]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[40] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[41] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[41]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[41] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[4]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[4] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[5]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[5] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[6]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[6] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[7]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[7] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[8]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[8] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_367_reg[9]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[9] ),
        .R(indvar_flatten_reg_139));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_3 
       (.I0(ap_CS_fsm_state13),
        .I1(out_stream_last_V_1_ack_in),
        .I2(out_stream_data_V_1_ack_in),
        .I3(out_stream_user_V_1_ack_in),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \mOutPtr[0]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(out_stream_last_V_1_sel_wr014_out),
        .I2(c_reg_4180),
        .I3(tmp_2_reg_4080),
        .I4(tmp_1_reg_3930),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000000000BF)) 
    \mOutPtr[1]_i_2 
       (.I0(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[10]_i_3_n_0 ),
        .I3(tmp_2_reg_4080),
        .I4(c_reg_4180),
        .I5(out_stream_last_V_1_sel_wr014_out),
        .O(\exitcond_flatten_reg_363_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[0]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[0]),
        .I1(out_stream_data_V_1_payload_A[0]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[10]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[10]),
        .I1(out_stream_data_V_1_payload_A[10]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[11]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[11]),
        .I1(out_stream_data_V_1_payload_A[11]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[12]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[12]),
        .I1(out_stream_data_V_1_payload_A[12]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[13]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[13]),
        .I1(out_stream_data_V_1_payload_A[13]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[14]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[14]),
        .I1(out_stream_data_V_1_payload_A[14]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[15]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[15]),
        .I1(out_stream_data_V_1_payload_A[15]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[16]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[16]),
        .I1(out_stream_data_V_1_payload_A[16]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[17]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[17]),
        .I1(out_stream_data_V_1_payload_A[17]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[18]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[18]),
        .I1(out_stream_data_V_1_payload_A[18]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[19]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[19]),
        .I1(out_stream_data_V_1_payload_A[19]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[1]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[1]),
        .I1(out_stream_data_V_1_payload_A[1]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[20]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[20]),
        .I1(out_stream_data_V_1_payload_A[20]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[21]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[21]),
        .I1(out_stream_data_V_1_payload_A[21]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[22]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[22]),
        .I1(out_stream_data_V_1_payload_A[22]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[23]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[23]),
        .I1(out_stream_data_V_1_payload_A[23]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[24]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[24]),
        .I1(out_stream_data_V_1_payload_A[24]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[25]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[25]),
        .I1(out_stream_data_V_1_payload_A[25]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[26]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[26]),
        .I1(out_stream_data_V_1_payload_A[26]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[27]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[27]),
        .I1(out_stream_data_V_1_payload_A[27]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[28]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[28]),
        .I1(out_stream_data_V_1_payload_A[28]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[29]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[29]),
        .I1(out_stream_data_V_1_payload_A[29]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[2]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[2]),
        .I1(out_stream_data_V_1_payload_A[2]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[30]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[30]),
        .I1(out_stream_data_V_1_payload_A[30]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[31]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[31]),
        .I1(out_stream_data_V_1_payload_A[31]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[3]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[3]),
        .I1(out_stream_data_V_1_payload_A[3]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[4]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[4]),
        .I1(out_stream_data_V_1_payload_A[4]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[5]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[5]),
        .I1(out_stream_data_V_1_payload_A[5]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[6]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[6]),
        .I1(out_stream_data_V_1_payload_A[6]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[7]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[7]),
        .I1(out_stream_data_V_1_payload_A[7]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[8]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[8]),
        .I1(out_stream_data_V_1_payload_A[8]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[9]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[9]),
        .I1(out_stream_data_V_1_payload_A[9]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_stream_TLAST[0]_INST_0 
       (.I0(out_stream_last_V_1_payload_B),
        .I1(out_stream_last_V_1_sel),
        .I2(out_stream_last_V_1_payload_A),
        .O(out_stream_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_stream_TUSER[0]_INST_0 
       (.I0(out_stream_user_V_1_payload_B),
        .I1(out_stream_user_V_1_sel),
        .I2(out_stream_user_V_1_payload_A),
        .O(out_stream_TUSER));
  LUT3 #(
    .INIT(8'h45)) 
    \out_stream_data_V_1_payload_A[31]_i_1 
       (.I0(out_stream_data_V_1_sel_wr),
        .I1(out_stream_data_V_1_ack_in),
        .I2(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .O(out_stream_data_V_1_load_A));
  FDRE \out_stream_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[0]),
        .Q(out_stream_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[10]),
        .Q(out_stream_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[11]),
        .Q(out_stream_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[12]),
        .Q(out_stream_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[13]),
        .Q(out_stream_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[14]),
        .Q(out_stream_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[15]),
        .Q(out_stream_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[16]),
        .Q(out_stream_data_V_1_payload_A[16]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[17]),
        .Q(out_stream_data_V_1_payload_A[17]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[18]),
        .Q(out_stream_data_V_1_payload_A[18]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[19]),
        .Q(out_stream_data_V_1_payload_A[19]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[1]),
        .Q(out_stream_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[20]),
        .Q(out_stream_data_V_1_payload_A[20]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[21]),
        .Q(out_stream_data_V_1_payload_A[21]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[22]),
        .Q(out_stream_data_V_1_payload_A[22]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[23]),
        .Q(out_stream_data_V_1_payload_A[23]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[0]),
        .Q(out_stream_data_V_1_payload_A[24]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[1]),
        .Q(out_stream_data_V_1_payload_A[25]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[2]),
        .Q(out_stream_data_V_1_payload_A[26]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[3]),
        .Q(out_stream_data_V_1_payload_A[27]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[4]),
        .Q(out_stream_data_V_1_payload_A[28]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[5]),
        .Q(out_stream_data_V_1_payload_A[29]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[2]),
        .Q(out_stream_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[6]),
        .Q(out_stream_data_V_1_payload_A[30]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[7]),
        .Q(out_stream_data_V_1_payload_A[31]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[3]),
        .Q(out_stream_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[4]),
        .Q(out_stream_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[5]),
        .Q(out_stream_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[6]),
        .Q(out_stream_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[7]),
        .Q(out_stream_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[8]),
        .Q(out_stream_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_309_p5[9]),
        .Q(out_stream_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \out_stream_data_V_1_payload_B[31]_i_1 
       (.I0(out_stream_data_V_1_sel_wr),
        .I1(out_stream_data_V_1_ack_in),
        .I2(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .O(out_stream_data_V_1_load_B));
  FDRE \out_stream_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[0]),
        .Q(out_stream_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[10]),
        .Q(out_stream_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[11]),
        .Q(out_stream_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[12]),
        .Q(out_stream_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[13]),
        .Q(out_stream_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[14]),
        .Q(out_stream_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[15]),
        .Q(out_stream_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[16]),
        .Q(out_stream_data_V_1_payload_B[16]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[17]),
        .Q(out_stream_data_V_1_payload_B[17]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[18]),
        .Q(out_stream_data_V_1_payload_B[18]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[19]),
        .Q(out_stream_data_V_1_payload_B[19]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[1]),
        .Q(out_stream_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[20]),
        .Q(out_stream_data_V_1_payload_B[20]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[21]),
        .Q(out_stream_data_V_1_payload_B[21]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[22]),
        .Q(out_stream_data_V_1_payload_B[22]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[23]),
        .Q(out_stream_data_V_1_payload_B[23]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[0]),
        .Q(out_stream_data_V_1_payload_B[24]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[1]),
        .Q(out_stream_data_V_1_payload_B[25]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[2]),
        .Q(out_stream_data_V_1_payload_B[26]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[3]),
        .Q(out_stream_data_V_1_payload_B[27]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[4]),
        .Q(out_stream_data_V_1_payload_B[28]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[5]),
        .Q(out_stream_data_V_1_payload_B[29]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[2]),
        .Q(out_stream_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[6]),
        .Q(out_stream_data_V_1_payload_B[30]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[7]),
        .Q(out_stream_data_V_1_payload_B[31]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[3]),
        .Q(out_stream_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[4]),
        .Q(out_stream_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[5]),
        .Q(out_stream_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[6]),
        .Q(out_stream_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[7]),
        .Q(out_stream_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[8]),
        .Q(out_stream_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_309_p5[9]),
        .Q(out_stream_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_data_V_1_sel_rd_i_1
       (.I0(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I1(out_stream_TREADY),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_data_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_data_V_1_sel_wr_i_1
       (.I0(out_stream_last_V_1_sel_wr014_out),
        .I1(out_stream_data_V_1_ack_in),
        .I2(out_stream_data_V_1_sel_wr),
        .O(out_stream_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_data_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \out_stream_data_V_1_state[0]_i_1 
       (.I0(out_stream_last_V_1_sel_wr014_out),
        .I1(out_stream_TREADY),
        .I2(out_stream_data_V_1_ack_in),
        .I3(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .O(\out_stream_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \out_stream_data_V_1_state[1]_i_1 
       (.I0(out_stream_TREADY),
        .I1(out_stream_last_V_1_sel_wr014_out),
        .I2(out_stream_data_V_1_ack_in),
        .I3(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .O(out_stream_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_data_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_data_V_1_state),
        .Q(out_stream_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \out_stream_last_V_1_payload_A[0]_i_1 
       (.I0(out_stream_last_V_tm_reg_403),
        .I1(out_stream_last_V_1_sel_wr),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\out_stream_last_V_1_state_reg[0]_0 ),
        .I4(out_stream_last_V_1_payload_A),
        .O(\out_stream_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \out_stream_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(out_stream_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \out_stream_last_V_1_payload_B[0]_i_1 
       (.I0(out_stream_last_V_tm_reg_403),
        .I1(out_stream_last_V_1_sel_wr),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\out_stream_last_V_1_state_reg[0]_0 ),
        .I4(out_stream_last_V_1_payload_B),
        .O(\out_stream_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \out_stream_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(out_stream_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_last_V_1_sel_rd_i_1
       (.I0(\out_stream_last_V_1_state_reg[0]_0 ),
        .I1(out_stream_TREADY),
        .I2(out_stream_last_V_1_sel),
        .O(out_stream_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_last_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_last_V_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    out_stream_last_V_1_sel_wr_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(out_stream_last_V_1_ack_in),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(out_stream_last_V_1_sel_wr),
        .O(out_stream_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_last_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \out_stream_last_V_1_state[0]_i_1 
       (.I0(out_stream_last_V_1_sel_wr014_out),
        .I1(out_stream_TREADY),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\out_stream_last_V_1_state_reg[0]_0 ),
        .O(\out_stream_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \out_stream_last_V_1_state[1]_i_1 
       (.I0(out_stream_TREADY),
        .I1(out_stream_last_V_1_sel_wr014_out),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\out_stream_last_V_1_state_reg[0]_0 ),
        .O(\out_stream_last_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_last_V_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_state[1]_i_1_n_0 ),
        .Q(out_stream_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \out_stream_last_V_tm_reg_403[0]_i_1 
       (.I0(tmp_53_i_i_fu_293_p2),
        .I1(tmp_40_i_i_mid1_reg_372),
        .I2(tmp_42_i_i_reg_357),
        .I3(tmp_40_i_i3_reg_377),
        .O(out_stream_last_V_tm_fu_298_p2));
  FDRE \out_stream_last_V_tm_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(out_stream_last_V_tm_fu_298_p2),
        .Q(out_stream_last_V_tm_reg_403),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \out_stream_user_V_1_payload_A[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_398_reg_n_0_[0] ),
        .I1(out_stream_user_V_1_sel_wr),
        .I2(out_stream_user_V_1_ack_in),
        .I3(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I4(out_stream_user_V_1_payload_A),
        .O(\out_stream_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \out_stream_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(out_stream_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \out_stream_user_V_1_payload_B[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_398_reg_n_0_[0] ),
        .I1(out_stream_user_V_1_sel_wr),
        .I2(out_stream_user_V_1_ack_in),
        .I3(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I4(out_stream_user_V_1_payload_B),
        .O(\out_stream_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \out_stream_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(out_stream_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_user_V_1_sel_rd_i_1
       (.I0(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I1(out_stream_TREADY),
        .I2(out_stream_user_V_1_sel),
        .O(out_stream_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_user_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_user_V_1_sel_wr_i_1
       (.I0(out_stream_last_V_1_sel_wr014_out),
        .I1(out_stream_user_V_1_ack_in),
        .I2(out_stream_user_V_1_sel_wr),
        .O(out_stream_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_user_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \out_stream_user_V_1_state[0]_i_1 
       (.I0(out_stream_last_V_1_sel_wr014_out),
        .I1(out_stream_TREADY),
        .I2(out_stream_user_V_1_ack_in),
        .I3(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .O(\out_stream_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \out_stream_user_V_1_state[1]_i_1 
       (.I0(out_stream_TREADY),
        .I1(out_stream_last_V_1_sel_wr014_out),
        .I2(out_stream_user_V_1_ack_in),
        .I3(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .O(\out_stream_user_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_state[1]_i_1_n_0 ),
        .Q(out_stream_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h222222222222E222)) 
    \out_stream_user_V_tm_reg_398[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_398_reg_n_0_[0] ),
        .I1(out_stream_last_V_tm_reg_4030),
        .I2(\out_stream_user_V_tm_reg_398[0]_i_2_n_0 ),
        .I3(\out_stream_user_V_tm_reg_398[0]_i_3_n_0 ),
        .I4(\out_stream_user_V_tm_reg_398[0]_i_4_n_0 ),
        .I5(\out_stream_user_V_tm_reg_398[0]_i_5_n_0 ),
        .O(\out_stream_user_V_tm_reg_398[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \out_stream_user_V_tm_reg_398[0]_i_10 
       (.I0(p_1_rec_i_i_reg_161[3]),
        .I1(p_1_rec_i_i_reg_161[27]),
        .I2(tmp_42_i_i_reg_357),
        .I3(p_1_rec_i_i_reg_161[13]),
        .I4(p_1_rec_i_i_reg_161[22]),
        .O(\out_stream_user_V_tm_reg_398[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \out_stream_user_V_tm_reg_398[0]_i_11 
       (.I0(p_1_rec_i_i_reg_161[10]),
        .I1(p_1_rec_i_i_reg_161[17]),
        .I2(tmp_42_i_i_reg_357),
        .I3(p_1_rec_i_i_reg_161[7]),
        .I4(p_1_rec_i_i_reg_161[20]),
        .O(\out_stream_user_V_tm_reg_398[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F0F0F1F)) 
    \out_stream_user_V_tm_reg_398[0]_i_2 
       (.I0(p_1_rec_i_i_reg_161[29]),
        .I1(p_1_rec_i_i_reg_161[0]),
        .I2(tmp_42_i_i_reg_357),
        .I3(p_1_rec_i_i_reg_161[28]),
        .I4(p_1_rec_i_i_reg_161[21]),
        .I5(\out_stream_user_V_tm_reg_398[0]_i_6_n_0 ),
        .O(\out_stream_user_V_tm_reg_398[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \out_stream_user_V_tm_reg_398[0]_i_3 
       (.I0(\out_stream_user_V_tm_reg_398[0]_i_7_n_0 ),
        .I1(\out_stream_user_V_tm_reg_398[0]_i_8_n_0 ),
        .I2(r4_i_i_mid2_reg_382[3]),
        .I3(r4_i_i_mid2_reg_382[8]),
        .I4(r4_i_i_mid2_reg_382[1]),
        .O(\out_stream_user_V_tm_reg_398[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \out_stream_user_V_tm_reg_398[0]_i_4 
       (.I0(p_1_rec_i_i_reg_161[8]),
        .I1(p_1_rec_i_i_reg_161[6]),
        .I2(tmp_42_i_i_reg_357),
        .I3(p_1_rec_i_i_reg_161[19]),
        .I4(p_1_rec_i_i_reg_161[5]),
        .I5(\out_stream_user_V_tm_reg_398[0]_i_9_n_0 ),
        .O(\out_stream_user_V_tm_reg_398[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \out_stream_user_V_tm_reg_398[0]_i_5 
       (.I0(p_1_rec_i_i_reg_161[18]),
        .I1(p_1_rec_i_i_reg_161[4]),
        .I2(tmp_42_i_i_reg_357),
        .I3(p_1_rec_i_i_reg_161[26]),
        .I4(p_1_rec_i_i_reg_161[23]),
        .I5(\out_stream_user_V_tm_reg_398[0]_i_10_n_0 ),
        .O(\out_stream_user_V_tm_reg_398[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \out_stream_user_V_tm_reg_398[0]_i_6 
       (.I0(p_1_rec_i_i_reg_161[25]),
        .I1(p_1_rec_i_i_reg_161[9]),
        .I2(tmp_42_i_i_reg_357),
        .I3(p_1_rec_i_i_reg_161[14]),
        .I4(p_1_rec_i_i_reg_161[12]),
        .I5(\out_stream_user_V_tm_reg_398[0]_i_11_n_0 ),
        .O(\out_stream_user_V_tm_reg_398[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \out_stream_user_V_tm_reg_398[0]_i_7 
       (.I0(r4_i_i_mid2_reg_382[4]),
        .I1(\r4_i_i_mid2_reg_382_reg[10]_0 [0]),
        .I2(r4_i_i_mid2_reg_382[0]),
        .I3(r4_i_i_mid2_reg_382[7]),
        .I4(p_1_rec_i_i_mid2_fu_244_p3[1]),
        .I5(p_1_rec_i_i_mid2_fu_244_p3[2]),
        .O(\out_stream_user_V_tm_reg_398[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \out_stream_user_V_tm_reg_398[0]_i_8 
       (.I0(r4_i_i_mid2_reg_382[6]),
        .I1(r4_i_i_mid2_reg_382[5]),
        .I2(\r4_i_i_mid2_reg_382_reg[10]_0 [1]),
        .I3(r4_i_i_mid2_reg_382[2]),
        .O(\out_stream_user_V_tm_reg_398[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \out_stream_user_V_tm_reg_398[0]_i_9 
       (.I0(p_1_rec_i_i_reg_161[11]),
        .I1(p_1_rec_i_i_reg_161[15]),
        .I2(tmp_42_i_i_reg_357),
        .I3(p_1_rec_i_i_reg_161[16]),
        .I4(p_1_rec_i_i_reg_161[24]),
        .O(\out_stream_user_V_tm_reg_398[0]_i_9_n_0 ));
  FDRE \out_stream_user_V_tm_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_tm_reg_398[0]_i_1_n_0 ),
        .Q(\out_stream_user_V_tm_reg_398_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[0]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[0]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[10]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[10]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[11]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[11]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[12]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[12]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[13]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[13]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[14]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[14]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[15]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[15]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[16]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[16]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[17]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[17]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[18]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[18]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[19]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[19]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[1]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[1]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[20]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[20]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[21]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[21]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[22]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[22]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[23]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[23]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[24]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[24]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[25]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[25]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[26]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[26]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[27]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[27]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[28]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[28]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[28]));
  LUT6 #(
    .INIT(64'h0000000055450000)) 
    \p_1_rec_i_i_mid2_reg_388[29]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_0 ),
        .I1(ap_reg_pp0_iter1_exitcond_flatten_reg_363),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(out_stream_last_V_1_ack_in),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .O(out_stream_last_V_tm_reg_4030));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[29]_i_2 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[29]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[2]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[2]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[3]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[3]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[4]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[4]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[5]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[5]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[6]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[6]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[7]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[7]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[8]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[8]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_388[9]_i_1 
       (.I0(tmp_42_i_i_reg_357),
        .I1(p_1_rec_i_i_reg_161[9]),
        .O(p_1_rec_i_i_mid2_fu_244_p3[9]));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[0]),
        .Q(p_1_rec_i_i_mid2_reg_388[0]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[10]),
        .Q(p_1_rec_i_i_mid2_reg_388[10]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[11] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[11]),
        .Q(p_1_rec_i_i_mid2_reg_388[11]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[12] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[12]),
        .Q(p_1_rec_i_i_mid2_reg_388[12]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[13] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[13]),
        .Q(p_1_rec_i_i_mid2_reg_388[13]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[14] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[14]),
        .Q(p_1_rec_i_i_mid2_reg_388[14]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[15]),
        .Q(p_1_rec_i_i_mid2_reg_388[15]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[16] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[16]),
        .Q(p_1_rec_i_i_mid2_reg_388[16]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[17] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[17]),
        .Q(p_1_rec_i_i_mid2_reg_388[17]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[18] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[18]),
        .Q(p_1_rec_i_i_mid2_reg_388[18]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[19] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[19]),
        .Q(p_1_rec_i_i_mid2_reg_388[19]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[1]),
        .Q(p_1_rec_i_i_mid2_reg_388[1]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[20] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[20]),
        .Q(p_1_rec_i_i_mid2_reg_388[20]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[21] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[21]),
        .Q(p_1_rec_i_i_mid2_reg_388[21]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[22] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[22]),
        .Q(p_1_rec_i_i_mid2_reg_388[22]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[23]),
        .Q(p_1_rec_i_i_mid2_reg_388[23]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[24] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[24]),
        .Q(p_1_rec_i_i_mid2_reg_388[24]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[25] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[25]),
        .Q(p_1_rec_i_i_mid2_reg_388[25]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[26] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[26]),
        .Q(p_1_rec_i_i_mid2_reg_388[26]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[27] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[27]),
        .Q(p_1_rec_i_i_mid2_reg_388[27]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[28] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[28]),
        .Q(p_1_rec_i_i_mid2_reg_388[28]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[29] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[29]),
        .Q(p_1_rec_i_i_mid2_reg_388[29]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[2]),
        .Q(p_1_rec_i_i_mid2_reg_388[2]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[3]),
        .Q(p_1_rec_i_i_mid2_reg_388[3]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[4]),
        .Q(p_1_rec_i_i_mid2_reg_388[4]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[5]),
        .Q(p_1_rec_i_i_mid2_reg_388[5]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[6]),
        .Q(p_1_rec_i_i_mid2_reg_388[6]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[7]),
        .Q(p_1_rec_i_i_mid2_reg_388[7]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[8]),
        .Q(p_1_rec_i_i_mid2_reg_388[8]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_388_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4030),
        .D(p_1_rec_i_i_mid2_fu_244_p3[9]),
        .Q(p_1_rec_i_i_mid2_reg_388[9]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[0]),
        .Q(p_1_rec_i_i_reg_161[0]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[10]),
        .Q(p_1_rec_i_i_reg_161[10]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[11] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[11]),
        .Q(p_1_rec_i_i_reg_161[11]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[12] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[12]),
        .Q(p_1_rec_i_i_reg_161[12]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[13] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[13]),
        .Q(p_1_rec_i_i_reg_161[13]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[14] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[14]),
        .Q(p_1_rec_i_i_reg_161[14]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[15]),
        .Q(p_1_rec_i_i_reg_161[15]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[16] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[16]),
        .Q(p_1_rec_i_i_reg_161[16]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[17] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[17]),
        .Q(p_1_rec_i_i_reg_161[17]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[18] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[18]),
        .Q(p_1_rec_i_i_reg_161[18]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[19] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[19]),
        .Q(p_1_rec_i_i_reg_161[19]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[1]),
        .Q(p_1_rec_i_i_reg_161[1]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[20] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[20]),
        .Q(p_1_rec_i_i_reg_161[20]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[21] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[21]),
        .Q(p_1_rec_i_i_reg_161[21]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[22] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[22]),
        .Q(p_1_rec_i_i_reg_161[22]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[23]),
        .Q(p_1_rec_i_i_reg_161[23]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[24] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[24]),
        .Q(p_1_rec_i_i_reg_161[24]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[25] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[25]),
        .Q(p_1_rec_i_i_reg_161[25]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[26] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[26]),
        .Q(p_1_rec_i_i_reg_161[26]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[27] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[27]),
        .Q(p_1_rec_i_i_reg_161[27]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[28] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[28]),
        .Q(p_1_rec_i_i_reg_161[28]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[29] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[29]),
        .Q(p_1_rec_i_i_reg_161[29]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[2]),
        .Q(p_1_rec_i_i_reg_161[2]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[3]),
        .Q(p_1_rec_i_i_reg_161[3]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[4]),
        .Q(p_1_rec_i_i_reg_161[4]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[5]),
        .Q(p_1_rec_i_i_reg_161[5]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[6]),
        .Q(p_1_rec_i_i_reg_161[6]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[7]),
        .Q(p_1_rec_i_i_reg_161[7]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[8]),
        .Q(p_1_rec_i_i_reg_161[8]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_418[9]),
        .Q(p_1_rec_i_i_reg_161[9]),
        .R(indvar_flatten_reg_139));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    \r4_i_i_mid2_reg_382[0]_i_1 
       (.I0(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .I1(r4_i_i_reg_150[0]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(r4_i_i_mid2_reg_382[0]),
        .O(r4_i_i_mid2_fu_236_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \r4_i_i_mid2_reg_382[10]_i_1 
       (.I0(indvar_flatten_next_reg_3670),
        .I1(ap_condition_pp0_exit_iter0_state7),
        .O(r4_i_i_mid2_reg_3820));
  LUT6 #(
    .INIT(64'hE2E2E2E21DE2E2E2)) 
    \r4_i_i_mid2_reg_382[10]_i_2 
       (.I0(\r4_i_i_reg_150_reg[10]_0 [1]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(\r4_i_i_mid2_reg_382_reg[10]_0 [1]),
        .I3(\r4_i_i_mid2_reg_382_reg[9]_0 ),
        .I4(\r4_i_i_mid2_reg_382[10]_i_5_n_0 ),
        .I5(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .O(r4_i_i_mid2_fu_236_p3[10]));
  LUT3 #(
    .INIT(8'h08)) 
    \r4_i_i_mid2_reg_382[10]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \r4_i_i_mid2_reg_382[10]_i_4 
       (.I0(\r4_i_i_mid2_reg_382_reg[10]_0 [0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(\r4_i_i_reg_150_reg[10]_0 [0]),
        .O(\r4_i_i_mid2_reg_382_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \r4_i_i_mid2_reg_382[10]_i_5 
       (.I0(\r4_i_i_mid2_reg_382_reg[8]_0 ),
        .I1(\r4_i_i_mid2_reg_382_reg[7]_0 ),
        .I2(\r4_i_i_mid2_reg_382_reg[5]_0 ),
        .I3(\r4_i_i_mid2_reg_382_reg[4]_0 ),
        .I4(\r4_i_i_mid2_reg_382[5]_i_3_n_0 ),
        .I5(\r4_i_i_mid2_reg_382_reg[6]_0 ),
        .O(\r4_i_i_mid2_reg_382[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \r4_i_i_mid2_reg_382[10]_i_6 
       (.I0(r4_i_i_mid2_reg_382[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(r4_i_i_reg_150[6]),
        .O(\r4_i_i_mid2_reg_382_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFAFBB445050BB44)) 
    \r4_i_i_mid2_reg_382[1]_i_1 
       (.I0(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .I1(r4_i_i_reg_150[0]),
        .I2(r4_i_i_mid2_reg_382[0]),
        .I3(r4_i_i_reg_150[1]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(r4_i_i_mid2_reg_382[1]),
        .O(r4_i_i_mid2_fu_236_p3[1]));
  LUT6 #(
    .INIT(64'h10111000EFEEEFFF)) 
    \r4_i_i_mid2_reg_382[2]_i_1 
       (.I0(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .I1(\r4_i_i_mid2_reg_382_reg[1]_0 ),
        .I2(r4_i_i_mid2_reg_382[0]),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(r4_i_i_reg_150[0]),
        .I5(\r4_i_i_mid2_reg_382_reg[2]_0 ),
        .O(r4_i_i_mid2_fu_236_p3[2]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \r4_i_i_mid2_reg_382[2]_i_2 
       (.I0(r4_i_i_mid2_reg_382[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(r4_i_i_reg_150[1]),
        .O(\r4_i_i_mid2_reg_382_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \r4_i_i_mid2_reg_382[2]_i_3 
       (.I0(r4_i_i_mid2_reg_382[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(r4_i_i_reg_150[2]),
        .O(\r4_i_i_mid2_reg_382_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hEEE111E1)) 
    \r4_i_i_mid2_reg_382[3]_i_1 
       (.I0(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .I1(\r4_i_i_mid2_reg_382[3]_i_2_n_0 ),
        .I2(r4_i_i_reg_150[3]),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(r4_i_i_mid2_reg_382[3]),
        .O(r4_i_i_mid2_fu_236_p3[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF47CF77FF)) 
    \r4_i_i_mid2_reg_382[3]_i_2 
       (.I0(r4_i_i_mid2_reg_382[1]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(r4_i_i_reg_150[1]),
        .I3(r4_i_i_mid2_reg_382[0]),
        .I4(r4_i_i_reg_150[0]),
        .I5(\r4_i_i_mid2_reg_382_reg[2]_0 ),
        .O(\r4_i_i_mid2_reg_382[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2E21D)) 
    \r4_i_i_mid2_reg_382[4]_i_1 
       (.I0(r4_i_i_reg_150[4]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(r4_i_i_mid2_reg_382[4]),
        .I3(\r4_i_i_mid2_reg_382[5]_i_3_n_0 ),
        .I4(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .O(\r4_i_i_mid2_reg_382[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3333333363666333)) 
    \r4_i_i_mid2_reg_382[5]_i_1 
       (.I0(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .I1(\r4_i_i_mid2_reg_382_reg[5]_0 ),
        .I2(r4_i_i_mid2_reg_382[4]),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(r4_i_i_reg_150[4]),
        .I5(\r4_i_i_mid2_reg_382[5]_i_3_n_0 ),
        .O(r4_i_i_mid2_fu_236_p3[5]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \r4_i_i_mid2_reg_382[5]_i_2 
       (.I0(r4_i_i_mid2_reg_382[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(r4_i_i_reg_150[5]),
        .O(\r4_i_i_mid2_reg_382_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABFB)) 
    \r4_i_i_mid2_reg_382[5]_i_3 
       (.I0(\r4_i_i_mid2_reg_382_reg[2]_0 ),
        .I1(r4_i_i_reg_150[0]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(r4_i_i_mid2_reg_382[0]),
        .I4(\r4_i_i_mid2_reg_382_reg[1]_0 ),
        .I5(\r4_i_i_mid2_reg_382_reg[3]_0 ),
        .O(\r4_i_i_mid2_reg_382[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE111E1)) 
    \r4_i_i_mid2_reg_382[6]_i_1 
       (.I0(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .I1(\r4_i_i_mid2_reg_382[6]_i_2_n_0 ),
        .I2(r4_i_i_reg_150[6]),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(r4_i_i_mid2_reg_382[6]),
        .O(r4_i_i_mid2_fu_236_p3[6]));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    \r4_i_i_mid2_reg_382[6]_i_2 
       (.I0(\r4_i_i_mid2_reg_382[5]_i_3_n_0 ),
        .I1(r4_i_i_mid2_reg_382[4]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(r4_i_i_reg_150[4]),
        .I4(r4_i_i_mid2_reg_382[5]),
        .I5(r4_i_i_reg_150[5]),
        .O(\r4_i_i_mid2_reg_382[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2E21D)) 
    \r4_i_i_mid2_reg_382[7]_i_1 
       (.I0(r4_i_i_reg_150[7]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(r4_i_i_mid2_reg_382[7]),
        .I3(\r4_i_i_mid2_reg_382[8]_i_2_n_0 ),
        .I4(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .O(r4_i_i_mid2_fu_236_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFBABF00004540)) 
    \r4_i_i_mid2_reg_382[8]_i_1 
       (.I0(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .I1(r4_i_i_mid2_reg_382[7]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(r4_i_i_reg_150[7]),
        .I4(\r4_i_i_mid2_reg_382[8]_i_2_n_0 ),
        .I5(\r4_i_i_mid2_reg_382_reg[8]_0 ),
        .O(r4_i_i_mid2_fu_236_p3[8]));
  LUT6 #(
    .INIT(64'hFFFFFF1DFFFFFFFF)) 
    \r4_i_i_mid2_reg_382[8]_i_2 
       (.I0(r4_i_i_reg_150[5]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(r4_i_i_mid2_reg_382[5]),
        .I3(\r4_i_i_mid2_reg_382_reg[4]_0 ),
        .I4(\r4_i_i_mid2_reg_382[5]_i_3_n_0 ),
        .I5(\r4_i_i_mid2_reg_382_reg[6]_0 ),
        .O(\r4_i_i_mid2_reg_382[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \r4_i_i_mid2_reg_382[8]_i_3 
       (.I0(r4_i_i_mid2_reg_382[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(r4_i_i_reg_150[8]),
        .O(\r4_i_i_mid2_reg_382_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \r4_i_i_mid2_reg_382[9]_i_1 
       (.I0(\r4_i_i_reg_150_reg[10]_0 [0]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(\r4_i_i_mid2_reg_382_reg[10]_0 [0]),
        .I3(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .I4(\r4_i_i_mid2_reg_382[10]_i_5_n_0 ),
        .O(r4_i_i_mid2_fu_236_p3[9]));
  FDRE \r4_i_i_mid2_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(r4_i_i_mid2_reg_3820),
        .D(r4_i_i_mid2_fu_236_p3[0]),
        .Q(r4_i_i_mid2_reg_382[0]),
        .R(1'b0));
  FDRE \r4_i_i_mid2_reg_382_reg[10] 
       (.C(ap_clk),
        .CE(r4_i_i_mid2_reg_3820),
        .D(r4_i_i_mid2_fu_236_p3[10]),
        .Q(\r4_i_i_mid2_reg_382_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \r4_i_i_mid2_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(r4_i_i_mid2_reg_3820),
        .D(r4_i_i_mid2_fu_236_p3[1]),
        .Q(r4_i_i_mid2_reg_382[1]),
        .R(1'b0));
  FDRE \r4_i_i_mid2_reg_382_reg[2] 
       (.C(ap_clk),
        .CE(r4_i_i_mid2_reg_3820),
        .D(r4_i_i_mid2_fu_236_p3[2]),
        .Q(r4_i_i_mid2_reg_382[2]),
        .R(1'b0));
  FDRE \r4_i_i_mid2_reg_382_reg[3] 
       (.C(ap_clk),
        .CE(r4_i_i_mid2_reg_3820),
        .D(r4_i_i_mid2_fu_236_p3[3]),
        .Q(r4_i_i_mid2_reg_382[3]),
        .R(1'b0));
  FDRE \r4_i_i_mid2_reg_382_reg[4] 
       (.C(ap_clk),
        .CE(r4_i_i_mid2_reg_3820),
        .D(\r4_i_i_mid2_reg_382[4]_i_1_n_0 ),
        .Q(r4_i_i_mid2_reg_382[4]),
        .R(1'b0));
  FDRE \r4_i_i_mid2_reg_382_reg[5] 
       (.C(ap_clk),
        .CE(r4_i_i_mid2_reg_3820),
        .D(r4_i_i_mid2_fu_236_p3[5]),
        .Q(r4_i_i_mid2_reg_382[5]),
        .R(1'b0));
  FDRE \r4_i_i_mid2_reg_382_reg[6] 
       (.C(ap_clk),
        .CE(r4_i_i_mid2_reg_3820),
        .D(r4_i_i_mid2_fu_236_p3[6]),
        .Q(r4_i_i_mid2_reg_382[6]),
        .R(1'b0));
  FDRE \r4_i_i_mid2_reg_382_reg[7] 
       (.C(ap_clk),
        .CE(r4_i_i_mid2_reg_3820),
        .D(r4_i_i_mid2_fu_236_p3[7]),
        .Q(r4_i_i_mid2_reg_382[7]),
        .R(1'b0));
  FDRE \r4_i_i_mid2_reg_382_reg[8] 
       (.C(ap_clk),
        .CE(r4_i_i_mid2_reg_3820),
        .D(r4_i_i_mid2_fu_236_p3[8]),
        .Q(r4_i_i_mid2_reg_382[8]),
        .R(1'b0));
  FDRE \r4_i_i_mid2_reg_382_reg[9] 
       (.C(ap_clk),
        .CE(r4_i_i_mid2_reg_3820),
        .D(r4_i_i_mid2_fu_236_p3[9]),
        .Q(\r4_i_i_mid2_reg_382_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \r4_i_i_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r4_i_i_mid2_reg_382[0]),
        .Q(r4_i_i_reg_150[0]),
        .R(indvar_flatten_reg_139));
  FDRE \r4_i_i_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(\r4_i_i_mid2_reg_382_reg[10]_0 [1]),
        .Q(\r4_i_i_reg_150_reg[10]_0 [1]),
        .R(indvar_flatten_reg_139));
  FDRE \r4_i_i_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r4_i_i_mid2_reg_382[1]),
        .Q(r4_i_i_reg_150[1]),
        .R(indvar_flatten_reg_139));
  FDRE \r4_i_i_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r4_i_i_mid2_reg_382[2]),
        .Q(r4_i_i_reg_150[2]),
        .R(indvar_flatten_reg_139));
  FDRE \r4_i_i_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r4_i_i_mid2_reg_382[3]),
        .Q(r4_i_i_reg_150[3]),
        .R(indvar_flatten_reg_139));
  FDRE \r4_i_i_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r4_i_i_mid2_reg_382[4]),
        .Q(r4_i_i_reg_150[4]),
        .R(indvar_flatten_reg_139));
  FDRE \r4_i_i_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r4_i_i_mid2_reg_382[5]),
        .Q(r4_i_i_reg_150[5]),
        .R(indvar_flatten_reg_139));
  FDRE \r4_i_i_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r4_i_i_mid2_reg_382[6]),
        .Q(r4_i_i_reg_150[6]),
        .R(indvar_flatten_reg_139));
  FDRE \r4_i_i_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r4_i_i_mid2_reg_382[7]),
        .Q(r4_i_i_reg_150[7]),
        .R(indvar_flatten_reg_139));
  FDRE \r4_i_i_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r4_i_i_mid2_reg_382[8]),
        .Q(r4_i_i_reg_150[8]),
        .R(indvar_flatten_reg_139));
  FDRE \r4_i_i_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(\r4_i_i_mid2_reg_382_reg[10]_0 [0]),
        .Q(\r4_i_i_reg_150_reg[10]_0 [0]),
        .R(indvar_flatten_reg_139));
  LUT3 #(
    .INIT(8'h08)) 
    \tmp_1_reg_393[7]_i_1 
       (.I0(\ap_CS_fsm[10]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .O(tmp_1_reg_3930));
  FDRE \tmp_1_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(tmp_1_reg_3930),
        .D(D[0]),
        .Q(p_Result_s_fu_309_p5[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(tmp_1_reg_3930),
        .D(D[1]),
        .Q(p_Result_s_fu_309_p5[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(tmp_1_reg_3930),
        .D(D[2]),
        .Q(p_Result_s_fu_309_p5[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_393_reg[3] 
       (.C(ap_clk),
        .CE(tmp_1_reg_3930),
        .D(D[3]),
        .Q(p_Result_s_fu_309_p5[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_393_reg[4] 
       (.C(ap_clk),
        .CE(tmp_1_reg_3930),
        .D(D[4]),
        .Q(p_Result_s_fu_309_p5[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_393_reg[5] 
       (.C(ap_clk),
        .CE(tmp_1_reg_3930),
        .D(D[5]),
        .Q(p_Result_s_fu_309_p5[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_393_reg[6] 
       (.C(ap_clk),
        .CE(tmp_1_reg_3930),
        .D(D[6]),
        .Q(p_Result_s_fu_309_p5[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_393_reg[7] 
       (.C(ap_clk),
        .CE(tmp_1_reg_3930),
        .D(D[7]),
        .Q(p_Result_s_fu_309_p5[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \tmp_2_reg_408[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(g_img_1_data_stream_s_empty_n),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(tmp_2_reg_4080));
  FDRE \tmp_2_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4080),
        .D(D[0]),
        .Q(p_Result_s_fu_309_p5[8]),
        .R(1'b0));
  FDRE \tmp_2_reg_408_reg[1] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4080),
        .D(D[1]),
        .Q(p_Result_s_fu_309_p5[9]),
        .R(1'b0));
  FDRE \tmp_2_reg_408_reg[2] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4080),
        .D(D[2]),
        .Q(p_Result_s_fu_309_p5[10]),
        .R(1'b0));
  FDRE \tmp_2_reg_408_reg[3] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4080),
        .D(D[3]),
        .Q(p_Result_s_fu_309_p5[11]),
        .R(1'b0));
  FDRE \tmp_2_reg_408_reg[4] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4080),
        .D(D[4]),
        .Q(p_Result_s_fu_309_p5[12]),
        .R(1'b0));
  FDRE \tmp_2_reg_408_reg[5] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4080),
        .D(D[5]),
        .Q(p_Result_s_fu_309_p5[13]),
        .R(1'b0));
  FDRE \tmp_2_reg_408_reg[6] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4080),
        .D(D[6]),
        .Q(p_Result_s_fu_309_p5[14]),
        .R(1'b0));
  FDRE \tmp_2_reg_408_reg[7] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4080),
        .D(D[7]),
        .Q(p_Result_s_fu_309_p5[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_36_i_i_fu_195_p2_carry
       (.CI(1'b0),
        .CO({tmp_36_i_i_fu_195_p2_carry_n_0,tmp_36_i_i_fu_195_p2_carry_n_1,tmp_36_i_i_fu_195_p2_carry_n_2,tmp_36_i_i_fu_195_p2_carry_n_3}),
        .CYINIT(col_packets_loc_read_reg_319[0]),
        .DI(col_packets_loc_read_reg_319[4:1]),
        .O(tmp_36_i_i_fu_195_p2[4:1]),
        .S({tmp_36_i_i_fu_195_p2_carry_i_1_n_0,tmp_36_i_i_fu_195_p2_carry_i_2_n_0,tmp_36_i_i_fu_195_p2_carry_i_3_n_0,tmp_36_i_i_fu_195_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_36_i_i_fu_195_p2_carry__0
       (.CI(tmp_36_i_i_fu_195_p2_carry_n_0),
        .CO({tmp_36_i_i_fu_195_p2_carry__0_n_0,tmp_36_i_i_fu_195_p2_carry__0_n_1,tmp_36_i_i_fu_195_p2_carry__0_n_2,tmp_36_i_i_fu_195_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_319[8:5]),
        .O(tmp_36_i_i_fu_195_p2[8:5]),
        .S({tmp_36_i_i_fu_195_p2_carry__0_i_1_n_0,tmp_36_i_i_fu_195_p2_carry__0_i_2_n_0,tmp_36_i_i_fu_195_p2_carry__0_i_3_n_0,tmp_36_i_i_fu_195_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__0_i_1
       (.I0(col_packets_loc_read_reg_319[8]),
        .O(tmp_36_i_i_fu_195_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__0_i_2
       (.I0(col_packets_loc_read_reg_319[7]),
        .O(tmp_36_i_i_fu_195_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__0_i_3
       (.I0(col_packets_loc_read_reg_319[6]),
        .O(tmp_36_i_i_fu_195_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__0_i_4
       (.I0(col_packets_loc_read_reg_319[5]),
        .O(tmp_36_i_i_fu_195_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_36_i_i_fu_195_p2_carry__1
       (.CI(tmp_36_i_i_fu_195_p2_carry__0_n_0),
        .CO({tmp_36_i_i_fu_195_p2_carry__1_n_0,tmp_36_i_i_fu_195_p2_carry__1_n_1,tmp_36_i_i_fu_195_p2_carry__1_n_2,tmp_36_i_i_fu_195_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_319[12:9]),
        .O(tmp_36_i_i_fu_195_p2[12:9]),
        .S({tmp_36_i_i_fu_195_p2_carry__1_i_1_n_0,tmp_36_i_i_fu_195_p2_carry__1_i_2_n_0,tmp_36_i_i_fu_195_p2_carry__1_i_3_n_0,tmp_36_i_i_fu_195_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__1_i_1
       (.I0(col_packets_loc_read_reg_319[12]),
        .O(tmp_36_i_i_fu_195_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__1_i_2
       (.I0(col_packets_loc_read_reg_319[11]),
        .O(tmp_36_i_i_fu_195_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__1_i_3
       (.I0(col_packets_loc_read_reg_319[10]),
        .O(tmp_36_i_i_fu_195_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__1_i_4
       (.I0(col_packets_loc_read_reg_319[9]),
        .O(tmp_36_i_i_fu_195_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_36_i_i_fu_195_p2_carry__2
       (.CI(tmp_36_i_i_fu_195_p2_carry__1_n_0),
        .CO({tmp_36_i_i_fu_195_p2_carry__2_n_0,tmp_36_i_i_fu_195_p2_carry__2_n_1,tmp_36_i_i_fu_195_p2_carry__2_n_2,tmp_36_i_i_fu_195_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_319[16:13]),
        .O(tmp_36_i_i_fu_195_p2[16:13]),
        .S({tmp_36_i_i_fu_195_p2_carry__2_i_1_n_0,tmp_36_i_i_fu_195_p2_carry__2_i_2_n_0,tmp_36_i_i_fu_195_p2_carry__2_i_3_n_0,tmp_36_i_i_fu_195_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__2_i_1
       (.I0(col_packets_loc_read_reg_319[16]),
        .O(tmp_36_i_i_fu_195_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__2_i_2
       (.I0(col_packets_loc_read_reg_319[15]),
        .O(tmp_36_i_i_fu_195_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__2_i_3
       (.I0(col_packets_loc_read_reg_319[14]),
        .O(tmp_36_i_i_fu_195_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__2_i_4
       (.I0(col_packets_loc_read_reg_319[13]),
        .O(tmp_36_i_i_fu_195_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_36_i_i_fu_195_p2_carry__3
       (.CI(tmp_36_i_i_fu_195_p2_carry__2_n_0),
        .CO({tmp_36_i_i_fu_195_p2_carry__3_n_0,tmp_36_i_i_fu_195_p2_carry__3_n_1,tmp_36_i_i_fu_195_p2_carry__3_n_2,tmp_36_i_i_fu_195_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_319[20:17]),
        .O(tmp_36_i_i_fu_195_p2[20:17]),
        .S({tmp_36_i_i_fu_195_p2_carry__3_i_1_n_0,tmp_36_i_i_fu_195_p2_carry__3_i_2_n_0,tmp_36_i_i_fu_195_p2_carry__3_i_3_n_0,tmp_36_i_i_fu_195_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__3_i_1
       (.I0(col_packets_loc_read_reg_319[20]),
        .O(tmp_36_i_i_fu_195_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__3_i_2
       (.I0(col_packets_loc_read_reg_319[19]),
        .O(tmp_36_i_i_fu_195_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__3_i_3
       (.I0(col_packets_loc_read_reg_319[18]),
        .O(tmp_36_i_i_fu_195_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__3_i_4
       (.I0(col_packets_loc_read_reg_319[17]),
        .O(tmp_36_i_i_fu_195_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_36_i_i_fu_195_p2_carry__4
       (.CI(tmp_36_i_i_fu_195_p2_carry__3_n_0),
        .CO({tmp_36_i_i_fu_195_p2_carry__4_n_0,tmp_36_i_i_fu_195_p2_carry__4_n_1,tmp_36_i_i_fu_195_p2_carry__4_n_2,tmp_36_i_i_fu_195_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_319[24:21]),
        .O(tmp_36_i_i_fu_195_p2[24:21]),
        .S({tmp_36_i_i_fu_195_p2_carry__4_i_1_n_0,tmp_36_i_i_fu_195_p2_carry__4_i_2_n_0,tmp_36_i_i_fu_195_p2_carry__4_i_3_n_0,tmp_36_i_i_fu_195_p2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__4_i_1
       (.I0(col_packets_loc_read_reg_319[24]),
        .O(tmp_36_i_i_fu_195_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__4_i_2
       (.I0(col_packets_loc_read_reg_319[23]),
        .O(tmp_36_i_i_fu_195_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__4_i_3
       (.I0(col_packets_loc_read_reg_319[22]),
        .O(tmp_36_i_i_fu_195_p2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__4_i_4
       (.I0(col_packets_loc_read_reg_319[21]),
        .O(tmp_36_i_i_fu_195_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_36_i_i_fu_195_p2_carry__5
       (.CI(tmp_36_i_i_fu_195_p2_carry__4_n_0),
        .CO({tmp_36_i_i_fu_195_p2_carry__5_n_0,tmp_36_i_i_fu_195_p2_carry__5_n_1,tmp_36_i_i_fu_195_p2_carry__5_n_2,tmp_36_i_i_fu_195_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_319[28:25]),
        .O(tmp_36_i_i_fu_195_p2[28:25]),
        .S({tmp_36_i_i_fu_195_p2_carry__5_i_1_n_0,tmp_36_i_i_fu_195_p2_carry__5_i_2_n_0,tmp_36_i_i_fu_195_p2_carry__5_i_3_n_0,tmp_36_i_i_fu_195_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__5_i_1
       (.I0(col_packets_loc_read_reg_319[28]),
        .O(tmp_36_i_i_fu_195_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__5_i_2
       (.I0(col_packets_loc_read_reg_319[27]),
        .O(tmp_36_i_i_fu_195_p2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__5_i_3
       (.I0(col_packets_loc_read_reg_319[26]),
        .O(tmp_36_i_i_fu_195_p2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__5_i_4
       (.I0(col_packets_loc_read_reg_319[25]),
        .O(tmp_36_i_i_fu_195_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_36_i_i_fu_195_p2_carry__6
       (.CI(tmp_36_i_i_fu_195_p2_carry__5_n_0),
        .CO({NLW_tmp_36_i_i_fu_195_p2_carry__6_CO_UNCONNECTED[3:1],tmp_36_i_i_fu_195_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,col_packets_loc_read_reg_319[29]}),
        .O({NLW_tmp_36_i_i_fu_195_p2_carry__6_O_UNCONNECTED[3:2],tmp_36_i_i_fu_195_p2[30:29]}),
        .S({1'b0,1'b0,tmp_36_i_i_fu_195_p2_carry__6_i_1_n_0,tmp_36_i_i_fu_195_p2_carry__6_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__6_i_1
       (.I0(col_packets_loc_read_reg_319[30]),
        .O(tmp_36_i_i_fu_195_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry__6_i_2
       (.I0(col_packets_loc_read_reg_319[29]),
        .O(tmp_36_i_i_fu_195_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry_i_1
       (.I0(col_packets_loc_read_reg_319[4]),
        .O(tmp_36_i_i_fu_195_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry_i_2
       (.I0(col_packets_loc_read_reg_319[3]),
        .O(tmp_36_i_i_fu_195_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry_i_3
       (.I0(col_packets_loc_read_reg_319[2]),
        .O(tmp_36_i_i_fu_195_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_36_i_i_fu_195_p2_carry_i_4
       (.I0(col_packets_loc_read_reg_319[1]),
        .O(tmp_36_i_i_fu_195_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_i_i_reg_347[0]_i_1 
       (.I0(col_packets_loc_read_reg_319[0]),
        .O(tmp_36_i_i_fu_195_p2[0]));
  FDRE \tmp_36_i_i_reg_347_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[0]),
        .Q(tmp_36_i_i_reg_347[0]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[10]),
        .Q(tmp_36_i_i_reg_347[10]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[11]),
        .Q(tmp_36_i_i_reg_347[11]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[12]),
        .Q(tmp_36_i_i_reg_347[12]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[13]),
        .Q(tmp_36_i_i_reg_347[13]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[14]),
        .Q(tmp_36_i_i_reg_347[14]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[15]),
        .Q(tmp_36_i_i_reg_347[15]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[16]),
        .Q(tmp_36_i_i_reg_347[16]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[17]),
        .Q(tmp_36_i_i_reg_347[17]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[18]),
        .Q(tmp_36_i_i_reg_347[18]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[19]),
        .Q(tmp_36_i_i_reg_347[19]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[1]),
        .Q(tmp_36_i_i_reg_347[1]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[20]),
        .Q(tmp_36_i_i_reg_347[20]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[21]),
        .Q(tmp_36_i_i_reg_347[21]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[22]),
        .Q(tmp_36_i_i_reg_347[22]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[23]),
        .Q(tmp_36_i_i_reg_347[23]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[24]),
        .Q(tmp_36_i_i_reg_347[24]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[25]),
        .Q(tmp_36_i_i_reg_347[25]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[26]),
        .Q(tmp_36_i_i_reg_347[26]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[27]),
        .Q(tmp_36_i_i_reg_347[27]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[28]),
        .Q(tmp_36_i_i_reg_347[28]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[29]),
        .Q(tmp_36_i_i_reg_347[29]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[2]),
        .Q(tmp_36_i_i_reg_347[2]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[30]),
        .Q(tmp_36_i_i_reg_347[30]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[3]),
        .Q(tmp_36_i_i_reg_347[3]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[4]),
        .Q(tmp_36_i_i_reg_347[4]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[5]),
        .Q(tmp_36_i_i_reg_347[5]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[6]),
        .Q(tmp_36_i_i_reg_347[6]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[7]),
        .Q(tmp_36_i_i_reg_347[7]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[8]),
        .Q(tmp_36_i_i_reg_347[8]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_347_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_36_i_i_fu_195_p2[9]),
        .Q(tmp_36_i_i_reg_347[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \tmp_3_reg_413[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(g_img_1_data_stream_s_empty_n),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(c_reg_4180));
  FDRE \tmp_3_reg_413_reg[0] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(D[0]),
        .Q(p_Result_s_fu_309_p5[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_413_reg[1] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(D[1]),
        .Q(p_Result_s_fu_309_p5[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_413_reg[2] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(D[2]),
        .Q(p_Result_s_fu_309_p5[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_413_reg[3] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(D[3]),
        .Q(p_Result_s_fu_309_p5[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_413_reg[4] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(D[4]),
        .Q(p_Result_s_fu_309_p5[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_413_reg[5] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(D[5]),
        .Q(p_Result_s_fu_309_p5[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_413_reg[6] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(D[6]),
        .Q(p_Result_s_fu_309_p5[22]),
        .R(1'b0));
  FDRE \tmp_3_reg_413_reg[7] 
       (.C(ap_clk),
        .CE(c_reg_4180),
        .D(D[7]),
        .Q(p_Result_s_fu_309_p5[23]),
        .R(1'b0));
  CARRY4 tmp_40_i_i3_fu_231_p2_carry
       (.CI(1'b0),
        .CO({tmp_40_i_i3_fu_231_p2,tmp_40_i_i3_fu_231_p2_carry_n_1,tmp_40_i_i3_fu_231_p2_carry_n_2,tmp_40_i_i3_fu_231_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_40_i_i3_fu_231_p2_carry_O_UNCONNECTED[3:0]),
        .S({\tmp_40_i_i3_reg_377_reg[0]_0 ,tmp_40_i_i3_fu_231_p2_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h0001284028400001)) 
    tmp_40_i_i3_fu_231_p2_carry_i_4
       (.I0(\r4_i_i_mid2_reg_382_reg[0]_0 ),
        .I1(\r4_i_i_mid2_reg_382_reg[1]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\r4_i_i_mid2_reg_382_reg[2]_0 ),
        .O(tmp_40_i_i3_fu_231_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_40_i_i3_reg_377[0]_i_1 
       (.I0(tmp_40_i_i3_fu_231_p2),
        .I1(ap_reg_pp0_iter1_exitcond_flatten_reg_3630),
        .I2(ap_condition_pp0_exit_iter0_state7),
        .I3(tmp_40_i_i3_reg_377),
        .O(\tmp_40_i_i3_reg_377[0]_i_1_n_0 ));
  FDRE \tmp_40_i_i3_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_40_i_i3_reg_377[0]_i_1_n_0 ),
        .Q(tmp_40_i_i3_reg_377),
        .R(1'b0));
  CARRY4 tmp_40_i_i_mid1_fu_226_p2_carry
       (.CI(1'b0),
        .CO({tmp_40_i_i_mid1_fu_226_p2,tmp_40_i_i_mid1_fu_226_p2_carry_n_1,tmp_40_i_i_mid1_fu_226_p2_carry_n_2,tmp_40_i_i_mid1_fu_226_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_40_i_i_mid1_fu_226_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_40_i_i_mid1_fu_226_p2_carry_i_1_n_0,tmp_40_i_i_mid1_fu_226_p2_carry_i_2_n_0,tmp_40_i_i_mid1_fu_226_p2_carry_i_3_n_0,S}));
  LUT6 #(
    .INIT(64'h202A8A8055550000)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_1
       (.I0(tmp_40_i_i_mid1_fu_226_p2_carry_0),
        .I1(\r4_i_i_mid2_reg_382_reg[10]_0 [0]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(\r4_i_i_reg_150_reg[10]_0 [0]),
        .I4(tmp_40_i_i_mid1_fu_226_p2_carry_1),
        .I5(\r4_i_i_mid2_reg_382[10]_i_5_n_0 ),
        .O(tmp_40_i_i_mid1_fu_226_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_11
       (.I0(r4_i_i_mid2_reg_382[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(r4_i_i_reg_150[3]),
        .O(\r4_i_i_mid2_reg_382_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_13
       (.I0(tmp_40_i_i_mid1_fu_226_p2_carry_i_3_0),
        .I1(Q[5]),
        .I2(r4_i_i_reg_150[5]),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(r4_i_i_mid2_reg_382[5]),
        .O(tmp_40_i_i_mid1_fu_226_p2_carry_i_13_n_0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_14
       (.I0(r4_i_i_mid2_reg_382[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(r4_i_i_reg_150[4]),
        .O(\r4_i_i_mid2_reg_382_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_16
       (.I0(r4_i_i_mid2_reg_382[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(r4_i_i_reg_150[0]),
        .O(\r4_i_i_mid2_reg_382_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0080280228020080)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_2
       (.I0(tmp_40_i_i_mid1_fu_226_p2_carry_i_7_n_0),
        .I1(tmp_40_i_i_mid1_fu_226_p2_carry_2),
        .I2(\r4_i_i_mid2_reg_382_reg[7]_0 ),
        .I3(\r4_i_i_mid2_reg_382[8]_i_2_n_0 ),
        .I4(\r4_i_i_mid2_reg_382_reg[8]_0 ),
        .I5(tmp_40_i_i_mid1_fu_226_p2_carry_3),
        .O(tmp_40_i_i_mid1_fu_226_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hC0C0000000009081)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_3
       (.I0(\r4_i_i_mid2_reg_382_reg[3]_0 ),
        .I1(tmp_40_i_i_mid1_fu_226_p2_carry_4),
        .I2(tmp_40_i_i_mid1_fu_226_p2_carry_i_13_n_0),
        .I3(\r4_i_i_mid2_reg_382_reg[4]_0 ),
        .I4(tmp_40_i_i_mid1_fu_226_p2_carry_5),
        .I5(\r4_i_i_mid2_reg_382[3]_i_2_n_0 ),
        .O(tmp_40_i_i_mid1_fu_226_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9696969696969669)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_7
       (.I0(tmp_40_i_i_mid1_fu_226_p2_carry_i_2_0),
        .I1(Q[6]),
        .I2(\r4_i_i_mid2_reg_382_reg[6]_0 ),
        .I3(\r4_i_i_mid2_reg_382[5]_i_3_n_0 ),
        .I4(\r4_i_i_mid2_reg_382_reg[4]_0 ),
        .I5(\r4_i_i_mid2_reg_382_reg[5]_0 ),
        .O(tmp_40_i_i_mid1_fu_226_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_9
       (.I0(r4_i_i_mid2_reg_382[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(r4_i_i_reg_150[7]),
        .O(\r4_i_i_mid2_reg_382_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_40_i_i_mid1_reg_372[0]_i_1 
       (.I0(tmp_40_i_i_mid1_fu_226_p2),
        .I1(ap_reg_pp0_iter1_exitcond_flatten_reg_3630),
        .I2(ap_condition_pp0_exit_iter0_state7),
        .I3(tmp_40_i_i_mid1_reg_372),
        .O(\tmp_40_i_i_mid1_reg_372[0]_i_1_n_0 ));
  FDRE \tmp_40_i_i_mid1_reg_372_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_40_i_i_mid1_reg_372[0]_i_1_n_0 ),
        .Q(tmp_40_i_i_mid1_reg_372),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_42_i_i_fu_204_p2_carry
       (.CI(1'b0),
        .CO({tmp_42_i_i_fu_204_p2_carry_n_0,tmp_42_i_i_fu_204_p2_carry_n_1,tmp_42_i_i_fu_204_p2_carry_n_2,tmp_42_i_i_fu_204_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_42_i_i_fu_204_p2_carry_i_1_n_0,tmp_42_i_i_fu_204_p2_carry_i_2_n_0,tmp_42_i_i_fu_204_p2_carry_i_3_n_0,tmp_42_i_i_fu_204_p2_carry_i_4_n_0}),
        .O(NLW_tmp_42_i_i_fu_204_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_42_i_i_fu_204_p2_carry_i_5_n_0,tmp_42_i_i_fu_204_p2_carry_i_6_n_0,tmp_42_i_i_fu_204_p2_carry_i_7_n_0,tmp_42_i_i_fu_204_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_42_i_i_fu_204_p2_carry__0
       (.CI(tmp_42_i_i_fu_204_p2_carry_n_0),
        .CO({tmp_42_i_i_fu_204_p2_carry__0_n_0,tmp_42_i_i_fu_204_p2_carry__0_n_1,tmp_42_i_i_fu_204_p2_carry__0_n_2,tmp_42_i_i_fu_204_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_42_i_i_fu_204_p2_carry__0_i_1_n_0,tmp_42_i_i_fu_204_p2_carry__0_i_2_n_0,tmp_42_i_i_fu_204_p2_carry__0_i_3_n_0,tmp_42_i_i_fu_204_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_42_i_i_fu_204_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_42_i_i_fu_204_p2_carry__0_i_5_n_0,tmp_42_i_i_fu_204_p2_carry__0_i_6_n_0,tmp_42_i_i_fu_204_p2_carry__0_i_7_n_0,tmp_42_i_i_fu_204_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_1
       (.I0(col_packets_loc_read_reg_319[15]),
        .I1(tmp_42_i_i_fu_204_p2_carry__0_i_9_n_0),
        .I2(col_packets_loc_read_reg_319[14]),
        .I3(p_1_rec_i_i_reg_161[14]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[14]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_10
       (.I0(c_reg_418[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[13]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_11
       (.I0(c_reg_418[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[11]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_12
       (.I0(c_reg_418[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[9]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_13
       (.I0(col_packets_loc_read_reg_319[15]),
        .I1(p_1_rec_i_i_reg_161[15]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[15]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_14
       (.I0(col_packets_loc_read_reg_319[13]),
        .I1(p_1_rec_i_i_reg_161[13]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[13]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_14_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_15
       (.I0(col_packets_loc_read_reg_319[11]),
        .I1(p_1_rec_i_i_reg_161[11]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[11]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_15_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_16
       (.I0(col_packets_loc_read_reg_319[9]),
        .I1(p_1_rec_i_i_reg_161[9]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[9]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_2
       (.I0(col_packets_loc_read_reg_319[13]),
        .I1(tmp_42_i_i_fu_204_p2_carry__0_i_10_n_0),
        .I2(col_packets_loc_read_reg_319[12]),
        .I3(p_1_rec_i_i_reg_161[12]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[12]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_3
       (.I0(col_packets_loc_read_reg_319[11]),
        .I1(tmp_42_i_i_fu_204_p2_carry__0_i_11_n_0),
        .I2(col_packets_loc_read_reg_319[10]),
        .I3(p_1_rec_i_i_reg_161[10]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[10]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_4
       (.I0(col_packets_loc_read_reg_319[9]),
        .I1(tmp_42_i_i_fu_204_p2_carry__0_i_12_n_0),
        .I2(col_packets_loc_read_reg_319[8]),
        .I3(p_1_rec_i_i_reg_161[8]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[8]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_5
       (.I0(tmp_42_i_i_fu_204_p2_carry__0_i_13_n_0),
        .I1(c_reg_418[14]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[14]),
        .I4(col_packets_loc_read_reg_319[14]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_6
       (.I0(tmp_42_i_i_fu_204_p2_carry__0_i_14_n_0),
        .I1(c_reg_418[12]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[12]),
        .I4(col_packets_loc_read_reg_319[12]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_7
       (.I0(tmp_42_i_i_fu_204_p2_carry__0_i_15_n_0),
        .I1(c_reg_418[10]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[10]),
        .I4(col_packets_loc_read_reg_319[10]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_8
       (.I0(tmp_42_i_i_fu_204_p2_carry__0_i_16_n_0),
        .I1(c_reg_418[8]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[8]),
        .I4(col_packets_loc_read_reg_319[8]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry__0_i_9
       (.I0(c_reg_418[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[15]),
        .O(tmp_42_i_i_fu_204_p2_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_42_i_i_fu_204_p2_carry__1
       (.CI(tmp_42_i_i_fu_204_p2_carry__0_n_0),
        .CO({tmp_42_i_i_fu_204_p2_carry__1_n_0,tmp_42_i_i_fu_204_p2_carry__1_n_1,tmp_42_i_i_fu_204_p2_carry__1_n_2,tmp_42_i_i_fu_204_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_42_i_i_fu_204_p2_carry__1_i_1_n_0,tmp_42_i_i_fu_204_p2_carry__1_i_2_n_0,tmp_42_i_i_fu_204_p2_carry__1_i_3_n_0,tmp_42_i_i_fu_204_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_42_i_i_fu_204_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_42_i_i_fu_204_p2_carry__1_i_5_n_0,tmp_42_i_i_fu_204_p2_carry__1_i_6_n_0,tmp_42_i_i_fu_204_p2_carry__1_i_7_n_0,tmp_42_i_i_fu_204_p2_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_1
       (.I0(col_packets_loc_read_reg_319[23]),
        .I1(tmp_42_i_i_fu_204_p2_carry__1_i_9_n_0),
        .I2(col_packets_loc_read_reg_319[22]),
        .I3(p_1_rec_i_i_reg_161[22]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[22]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_10
       (.I0(c_reg_418[21]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[21]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_11
       (.I0(c_reg_418[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[19]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_12
       (.I0(c_reg_418[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[17]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_12_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_13
       (.I0(col_packets_loc_read_reg_319[23]),
        .I1(p_1_rec_i_i_reg_161[23]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[23]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_13_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_14
       (.I0(col_packets_loc_read_reg_319[21]),
        .I1(p_1_rec_i_i_reg_161[21]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[21]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_14_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_15
       (.I0(col_packets_loc_read_reg_319[19]),
        .I1(p_1_rec_i_i_reg_161[19]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[19]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_15_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_16
       (.I0(col_packets_loc_read_reg_319[17]),
        .I1(p_1_rec_i_i_reg_161[17]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[17]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_2
       (.I0(col_packets_loc_read_reg_319[21]),
        .I1(tmp_42_i_i_fu_204_p2_carry__1_i_10_n_0),
        .I2(col_packets_loc_read_reg_319[20]),
        .I3(p_1_rec_i_i_reg_161[20]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[20]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_3
       (.I0(col_packets_loc_read_reg_319[19]),
        .I1(tmp_42_i_i_fu_204_p2_carry__1_i_11_n_0),
        .I2(col_packets_loc_read_reg_319[18]),
        .I3(p_1_rec_i_i_reg_161[18]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[18]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_4
       (.I0(col_packets_loc_read_reg_319[17]),
        .I1(tmp_42_i_i_fu_204_p2_carry__1_i_12_n_0),
        .I2(col_packets_loc_read_reg_319[16]),
        .I3(p_1_rec_i_i_reg_161[16]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[16]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_5
       (.I0(tmp_42_i_i_fu_204_p2_carry__1_i_13_n_0),
        .I1(c_reg_418[22]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[22]),
        .I4(col_packets_loc_read_reg_319[22]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_6
       (.I0(tmp_42_i_i_fu_204_p2_carry__1_i_14_n_0),
        .I1(c_reg_418[20]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[20]),
        .I4(col_packets_loc_read_reg_319[20]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_7
       (.I0(tmp_42_i_i_fu_204_p2_carry__1_i_15_n_0),
        .I1(c_reg_418[18]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[18]),
        .I4(col_packets_loc_read_reg_319[18]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_8
       (.I0(tmp_42_i_i_fu_204_p2_carry__1_i_16_n_0),
        .I1(c_reg_418[16]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[16]),
        .I4(col_packets_loc_read_reg_319[16]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry__1_i_9
       (.I0(c_reg_418[23]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[23]),
        .O(tmp_42_i_i_fu_204_p2_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_42_i_i_fu_204_p2_carry__2
       (.CI(tmp_42_i_i_fu_204_p2_carry__1_n_0),
        .CO({tmp_42_i_i_fu_204_p2_carry__2_n_0,tmp_42_i_i_fu_204_p2_carry__2_n_1,tmp_42_i_i_fu_204_p2_carry__2_n_2,tmp_42_i_i_fu_204_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_42_i_i_fu_204_p2_carry__2_i_1_n_0,tmp_42_i_i_fu_204_p2_carry__2_i_2_n_0,tmp_42_i_i_fu_204_p2_carry__2_i_3_n_0}),
        .O(NLW_tmp_42_i_i_fu_204_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_42_i_i_fu_204_p2_carry__2_i_4_n_0,tmp_42_i_i_fu_204_p2_carry__2_i_5_n_0,tmp_42_i_i_fu_204_p2_carry__2_i_6_n_0,tmp_42_i_i_fu_204_p2_carry__2_i_7_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_1
       (.I0(col_packets_loc_read_reg_319[29]),
        .I1(tmp_42_i_i_fu_204_p2_carry__2_i_8_n_0),
        .I2(col_packets_loc_read_reg_319[28]),
        .I3(p_1_rec_i_i_reg_161[28]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[28]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_10
       (.I0(c_reg_418[25]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[25]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_10_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_11
       (.I0(col_packets_loc_read_reg_319[29]),
        .I1(p_1_rec_i_i_reg_161[29]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[29]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_11_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_12
       (.I0(col_packets_loc_read_reg_319[27]),
        .I1(p_1_rec_i_i_reg_161[27]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[27]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_12_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_13
       (.I0(col_packets_loc_read_reg_319[25]),
        .I1(p_1_rec_i_i_reg_161[25]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[25]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_13_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_2
       (.I0(col_packets_loc_read_reg_319[27]),
        .I1(tmp_42_i_i_fu_204_p2_carry__2_i_9_n_0),
        .I2(col_packets_loc_read_reg_319[26]),
        .I3(p_1_rec_i_i_reg_161[26]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[26]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_3
       (.I0(col_packets_loc_read_reg_319[25]),
        .I1(tmp_42_i_i_fu_204_p2_carry__2_i_10_n_0),
        .I2(col_packets_loc_read_reg_319[24]),
        .I3(p_1_rec_i_i_reg_161[24]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[24]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_4
       (.I0(col_packets_loc_read_reg_319[30]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_5
       (.I0(tmp_42_i_i_fu_204_p2_carry__2_i_11_n_0),
        .I1(c_reg_418[28]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[28]),
        .I4(col_packets_loc_read_reg_319[28]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_6
       (.I0(tmp_42_i_i_fu_204_p2_carry__2_i_12_n_0),
        .I1(c_reg_418[26]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[26]),
        .I4(col_packets_loc_read_reg_319[26]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_7
       (.I0(tmp_42_i_i_fu_204_p2_carry__2_i_13_n_0),
        .I1(c_reg_418[24]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[24]),
        .I4(col_packets_loc_read_reg_319[24]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_8
       (.I0(c_reg_418[29]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[29]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry__2_i_9
       (.I0(c_reg_418[27]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[27]),
        .O(tmp_42_i_i_fu_204_p2_carry__2_i_9_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry_i_1
       (.I0(col_packets_loc_read_reg_319[7]),
        .I1(tmp_42_i_i_fu_204_p2_carry_i_9_n_0),
        .I2(col_packets_loc_read_reg_319[6]),
        .I3(p_1_rec_i_i_reg_161[6]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[6]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry_i_10
       (.I0(c_reg_418[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[5]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry_i_11
       (.I0(c_reg_418[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[3]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry_i_12
       (.I0(c_reg_418[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[1]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry_i_13
       (.I0(col_packets_loc_read_reg_319[7]),
        .I1(p_1_rec_i_i_reg_161[7]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[7]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry_i_14
       (.I0(col_packets_loc_read_reg_319[5]),
        .I1(p_1_rec_i_i_reg_161[5]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[5]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry_i_15
       (.I0(col_packets_loc_read_reg_319[3]),
        .I1(p_1_rec_i_i_reg_161[3]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[3]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_42_i_i_fu_204_p2_carry_i_16
       (.I0(col_packets_loc_read_reg_319[1]),
        .I1(p_1_rec_i_i_reg_161[1]),
        .I2(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_418[1]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry_i_2
       (.I0(col_packets_loc_read_reg_319[5]),
        .I1(tmp_42_i_i_fu_204_p2_carry_i_10_n_0),
        .I2(col_packets_loc_read_reg_319[4]),
        .I3(p_1_rec_i_i_reg_161[4]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[4]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry_i_3
       (.I0(col_packets_loc_read_reg_319[3]),
        .I1(tmp_42_i_i_fu_204_p2_carry_i_11_n_0),
        .I2(col_packets_loc_read_reg_319[2]),
        .I3(p_1_rec_i_i_reg_161[2]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[2]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_42_i_i_fu_204_p2_carry_i_4
       (.I0(col_packets_loc_read_reg_319[1]),
        .I1(tmp_42_i_i_fu_204_p2_carry_i_12_n_0),
        .I2(col_packets_loc_read_reg_319[0]),
        .I3(p_1_rec_i_i_reg_161[0]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(c_reg_418[0]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry_i_5
       (.I0(tmp_42_i_i_fu_204_p2_carry_i_13_n_0),
        .I1(c_reg_418[6]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[6]),
        .I4(col_packets_loc_read_reg_319[6]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry_i_6
       (.I0(tmp_42_i_i_fu_204_p2_carry_i_14_n_0),
        .I1(c_reg_418[4]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[4]),
        .I4(col_packets_loc_read_reg_319[4]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry_i_7
       (.I0(tmp_42_i_i_fu_204_p2_carry_i_15_n_0),
        .I1(c_reg_418[2]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[2]),
        .I4(col_packets_loc_read_reg_319[2]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_42_i_i_fu_204_p2_carry_i_8
       (.I0(tmp_42_i_i_fu_204_p2_carry_i_16_n_0),
        .I1(c_reg_418[0]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(p_1_rec_i_i_reg_161[0]),
        .I4(col_packets_loc_read_reg_319[0]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_42_i_i_fu_204_p2_carry_i_9
       (.I0(c_reg_418[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_363_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_161[7]),
        .O(tmp_42_i_i_fu_204_p2_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_42_i_i_reg_357[0]_i_1 
       (.I0(tmp_42_i_i_fu_204_p2_carry__2_n_0),
        .I1(ap_reg_pp0_iter1_exitcond_flatten_reg_3630),
        .I2(tmp_42_i_i_reg_357),
        .O(\tmp_42_i_i_reg_357[0]_i_1_n_0 ));
  FDRE \tmp_42_i_i_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_42_i_i_reg_357[0]_i_1_n_0 ),
        .Q(tmp_42_i_i_reg_357),
        .R(1'b0));
  CARRY4 tmp_53_i_i_fu_293_p2_carry
       (.CI(1'b0),
        .CO({tmp_53_i_i_fu_293_p2_carry_n_0,tmp_53_i_i_fu_293_p2_carry_n_1,tmp_53_i_i_fu_293_p2_carry_n_2,tmp_53_i_i_fu_293_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_53_i_i_fu_293_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_53_i_i_fu_293_p2_carry_i_1_n_0,tmp_53_i_i_fu_293_p2_carry_i_2_n_0,tmp_53_i_i_fu_293_p2_carry_i_3_n_0,tmp_53_i_i_fu_293_p2_carry_i_4_n_0}));
  CARRY4 tmp_53_i_i_fu_293_p2_carry__0
       (.CI(tmp_53_i_i_fu_293_p2_carry_n_0),
        .CO({tmp_53_i_i_fu_293_p2_carry__0_n_0,tmp_53_i_i_fu_293_p2_carry__0_n_1,tmp_53_i_i_fu_293_p2_carry__0_n_2,tmp_53_i_i_fu_293_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_53_i_i_fu_293_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_53_i_i_fu_293_p2_carry__0_i_1_n_0,tmp_53_i_i_fu_293_p2_carry__0_i_2_n_0,tmp_53_i_i_fu_293_p2_carry__0_i_3_n_0,tmp_53_i_i_fu_293_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_53_i_i_fu_293_p2_carry__0_i_1
       (.I0(tmp_36_i_i_reg_347[23]),
        .I1(p_1_rec_i_i_mid2_fu_244_p3[23]),
        .I2(tmp_36_i_i_reg_347[22]),
        .I3(p_1_rec_i_i_mid2_fu_244_p3[22]),
        .I4(p_1_rec_i_i_mid2_fu_244_p3[21]),
        .I5(tmp_36_i_i_reg_347[21]),
        .O(tmp_53_i_i_fu_293_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_53_i_i_fu_293_p2_carry__0_i_2
       (.I0(tmp_36_i_i_reg_347[20]),
        .I1(p_1_rec_i_i_mid2_fu_244_p3[20]),
        .I2(tmp_36_i_i_reg_347[18]),
        .I3(p_1_rec_i_i_mid2_fu_244_p3[18]),
        .I4(p_1_rec_i_i_mid2_fu_244_p3[19]),
        .I5(tmp_36_i_i_reg_347[19]),
        .O(tmp_53_i_i_fu_293_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_53_i_i_fu_293_p2_carry__0_i_3
       (.I0(tmp_36_i_i_reg_347[17]),
        .I1(p_1_rec_i_i_mid2_fu_244_p3[17]),
        .I2(tmp_36_i_i_reg_347[15]),
        .I3(p_1_rec_i_i_mid2_fu_244_p3[15]),
        .I4(p_1_rec_i_i_mid2_fu_244_p3[16]),
        .I5(tmp_36_i_i_reg_347[16]),
        .O(tmp_53_i_i_fu_293_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_53_i_i_fu_293_p2_carry__0_i_4
       (.I0(tmp_36_i_i_reg_347[14]),
        .I1(p_1_rec_i_i_mid2_fu_244_p3[14]),
        .I2(tmp_36_i_i_reg_347[12]),
        .I3(p_1_rec_i_i_mid2_fu_244_p3[12]),
        .I4(p_1_rec_i_i_mid2_fu_244_p3[13]),
        .I5(tmp_36_i_i_reg_347[13]),
        .O(tmp_53_i_i_fu_293_p2_carry__0_i_4_n_0));
  CARRY4 tmp_53_i_i_fu_293_p2_carry__1
       (.CI(tmp_53_i_i_fu_293_p2_carry__0_n_0),
        .CO({NLW_tmp_53_i_i_fu_293_p2_carry__1_CO_UNCONNECTED[3],tmp_53_i_i_fu_293_p2,tmp_53_i_i_fu_293_p2_carry__1_n_2,tmp_53_i_i_fu_293_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_53_i_i_fu_293_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,tmp_53_i_i_fu_293_p2_carry__1_i_1_n_0,tmp_53_i_i_fu_293_p2_carry__1_i_2_n_0,tmp_53_i_i_fu_293_p2_carry__1_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_53_i_i_fu_293_p2_carry__1_i_1
       (.I0(tmp_36_i_i_reg_347[30]),
        .O(tmp_53_i_i_fu_293_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_53_i_i_fu_293_p2_carry__1_i_2
       (.I0(tmp_36_i_i_reg_347[29]),
        .I1(p_1_rec_i_i_mid2_fu_244_p3[29]),
        .I2(tmp_36_i_i_reg_347[27]),
        .I3(p_1_rec_i_i_mid2_fu_244_p3[27]),
        .I4(p_1_rec_i_i_mid2_fu_244_p3[28]),
        .I5(tmp_36_i_i_reg_347[28]),
        .O(tmp_53_i_i_fu_293_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_53_i_i_fu_293_p2_carry__1_i_3
       (.I0(tmp_36_i_i_reg_347[26]),
        .I1(p_1_rec_i_i_mid2_fu_244_p3[26]),
        .I2(tmp_36_i_i_reg_347[25]),
        .I3(p_1_rec_i_i_mid2_fu_244_p3[25]),
        .I4(p_1_rec_i_i_mid2_fu_244_p3[24]),
        .I5(tmp_36_i_i_reg_347[24]),
        .O(tmp_53_i_i_fu_293_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_53_i_i_fu_293_p2_carry_i_1
       (.I0(tmp_36_i_i_reg_347[11]),
        .I1(p_1_rec_i_i_mid2_fu_244_p3[11]),
        .I2(tmp_36_i_i_reg_347[10]),
        .I3(p_1_rec_i_i_mid2_fu_244_p3[10]),
        .I4(p_1_rec_i_i_mid2_fu_244_p3[9]),
        .I5(tmp_36_i_i_reg_347[9]),
        .O(tmp_53_i_i_fu_293_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_53_i_i_fu_293_p2_carry_i_2
       (.I0(tmp_36_i_i_reg_347[8]),
        .I1(p_1_rec_i_i_mid2_fu_244_p3[8]),
        .I2(tmp_36_i_i_reg_347[6]),
        .I3(p_1_rec_i_i_mid2_fu_244_p3[6]),
        .I4(p_1_rec_i_i_mid2_fu_244_p3[7]),
        .I5(tmp_36_i_i_reg_347[7]),
        .O(tmp_53_i_i_fu_293_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_53_i_i_fu_293_p2_carry_i_3
       (.I0(tmp_36_i_i_reg_347[5]),
        .I1(p_1_rec_i_i_mid2_fu_244_p3[5]),
        .I2(tmp_36_i_i_reg_347[4]),
        .I3(p_1_rec_i_i_mid2_fu_244_p3[4]),
        .I4(p_1_rec_i_i_mid2_fu_244_p3[3]),
        .I5(tmp_36_i_i_reg_347[3]),
        .O(tmp_53_i_i_fu_293_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_53_i_i_fu_293_p2_carry_i_4
       (.I0(tmp_36_i_i_reg_347[2]),
        .I1(p_1_rec_i_i_mid2_fu_244_p3[2]),
        .I2(tmp_36_i_i_reg_347[0]),
        .I3(p_1_rec_i_i_mid2_fu_244_p3[0]),
        .I4(p_1_rec_i_i_mid2_fu_244_p3[1]),
        .I5(tmp_36_i_i_reg_347[1]),
        .O(tmp_53_i_i_fu_293_p2_carry_i_4_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "base_filter2D_hls_0_0,filter2D_hls,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "filter2D_hls,Vivado 2020.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    AXI_LITE_clk,
    ap_rst_n_AXI_LITE_clk,
    in_stream_TVALID,
    in_stream_TREADY,
    in_stream_TDATA,
    in_stream_TUSER,
    in_stream_TLAST,
    out_stream_TVALID,
    out_stream_TREADY,
    out_stream_TDATA,
    out_stream_TUSER,
    out_stream_TLAST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR" *) input [6:0]s_axi_CONTROL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID" *) input s_axi_CONTROL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY" *) output s_axi_CONTROL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA" *) input [31:0]s_axi_CONTROL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB" *) input [3:0]s_axi_CONTROL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID" *) input s_axi_CONTROL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY" *) output s_axi_CONTROL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP" *) output [1:0]s_axi_CONTROL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID" *) output s_axi_CONTROL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY" *) input s_axi_CONTROL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR" *) input [6:0]s_axi_CONTROL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID" *) input s_axi_CONTROL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY" *) output s_axi_CONTROL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA" *) output [31:0]s_axi_CONTROL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP" *) output [1:0]s_axi_CONTROL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID" *) output s_axi_CONTROL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CONTROL_BUS, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CONTROL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in_stream:out_stream, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 AXI_LITE_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI_LITE_clk, ASSOCIATED_BUSIF s_axi_CONTROL_BUS, ASSOCIATED_RESET ap_rst_n_AXI_LITE_clk, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input AXI_LITE_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n_AXI_LITE_clk RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n_AXI_LITE_clk, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n_AXI_LITE_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TVALID" *) input in_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TREADY" *) output in_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TDATA" *) input [31:0]in_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TUSER" *) input [0:0]in_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input [0:0]in_stream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TVALID" *) output out_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TREADY" *) input out_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TDATA" *) output [31:0]out_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TUSER" *) output [0:0]out_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) output [0:0]out_stream_TLAST;

  wire AXI_LITE_clk;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_AXI_LITE_clk;
  wire [31:0]in_stream_TDATA;
  wire [0:0]in_stream_TLAST;
  wire in_stream_TREADY;
  wire [0:0]in_stream_TUSER;
  wire in_stream_TVALID;
  wire interrupt;
  wire [31:0]out_stream_TDATA;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_TVALID;
  wire [6:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [6:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [1:0]s_axi_CONTROL_BUS_BRESP;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire [1:0]s_axi_CONTROL_BUS_RRESP;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls inst
       (.AXI_LITE_clk(AXI_LITE_clk),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_AXI_LITE_clk(ap_rst_n_AXI_LITE_clk),
        .in_stream_TDATA(in_stream_TDATA),
        .in_stream_TLAST(in_stream_TLAST),
        .in_stream_TREADY(in_stream_TREADY),
        .in_stream_TUSER(in_stream_TUSER),
        .in_stream_TVALID(in_stream_TVALID),
        .interrupt(interrupt),
        .out_stream_TDATA(out_stream_TDATA),
        .out_stream_TLAST(out_stream_TLAST),
        .out_stream_TREADY(out_stream_TREADY),
        .out_stream_TUSER(out_stream_TUSER),
        .out_stream_TVALID(out_stream_TVALID),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BRESP(s_axi_CONTROL_BUS_BRESP),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RRESP(s_axi_CONTROL_BUS_RRESP),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A
   (col_packets_loc_c_full_n,
    col_packets_loc_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[2]_1 ,
    sel,
    in,
    \mOutPtr_reg[0]_0 ,
    Filter2D_U0_ap_start,
    ap_rst_n_inv);
  output col_packets_loc_c_full_n;
  output col_packets_loc_c_empty_n;
  output [30:0]out;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[2]_0 ;
  input [0:0]\mOutPtr_reg[2]_1 ;
  input sel;
  input [30:0]in;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input Filter2D_U0_ap_start;
  input ap_rst_n_inv;

  wire Filter2D_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire col_packets_loc_c_empty_n;
  wire col_packets_loc_c_full_n;
  wire [30:0]in;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_empty_n_i_2__1_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire [0:0]\mOutPtr_reg[2]_1 ;
  wire [30:0]out;
  wire sel;
  wire [1:1]shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A_shiftReg U_fifo_w31_d3_A_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .sel(sel));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__10
       (.I0(internal_empty_n_i_2__1_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_1 ),
        .I3(sel),
        .I4(col_packets_loc_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFEEEFFFF)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(col_packets_loc_c_full_n),
        .I4(\mOutPtr_reg[2]_1 ),
        .O(internal_empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(col_packets_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF55FF55)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(mOutPtr[0]),
        .I2(shiftReg_addr),
        .I3(col_packets_loc_c_full_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg[2]_1 ),
        .O(internal_full_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(col_packets_loc_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777777778888888)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(col_packets_loc_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(col_packets_loc_c_empty_n),
        .I4(Filter2D_U0_ap_start),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hDBBB2444)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_1 ),
        .I2(col_packets_loc_c_full_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7EFEFEF08101010)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_1 ),
        .I3(col_packets_loc_c_full_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    sel,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [30:0]out;
  input [2:0]mOutPtr;
  input sel;
  input [30:0]in;
  input ap_clk;

  wire ap_clk;
  wire [30:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [30:0]out;
  wire sel;
  wire [0:0]shiftReg_addr;

  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A
   (Block_Mat_exit38794_U0_ap_continue,
    packets_loc_channel_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    \mOutPtr_reg[2]_0 ,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_done_reg,
    ap_rst_n_inv);
  output Block_Mat_exit38794_U0_ap_continue;
  output packets_loc_channel_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]\mOutPtr_reg[2]_0 ;
  input [31:0]in;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_done_reg;
  input ap_rst_n_inv;

  wire Block_Mat_exit38794_U0_ap_continue;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire [31:0]out;
  wire packets_loc_channel_empty_n;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__11
       (.I0(internal_empty_n_i_2__0_n_0),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(packets_loc_channel_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(packets_loc_channel_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(packets_loc_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(Block_Mat_exit38794_U0_ap_continue),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(Block_Mat_exit38794_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8787877778787888)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(packets_loc_channel_empty_n),
        .I2(Block_Mat_exit38794_U0_ap_continue),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ap_done_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(packets_loc_channel_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(packets_loc_channel_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A
   (\mOutPtr_reg[0]_0 ,
    g_img_0_data_stream_s_full_n,
    g_img_0_data_stream_s_empty_n,
    \SRL_SIG_reg[0][7] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    shiftReg_ce,
    Filter2D_U0_p_src_data_stream_V_read,
    ap_rst_n,
    D);
  output \mOutPtr_reg[0]_0 ;
  output g_img_0_data_stream_s_full_n;
  output g_img_0_data_stream_s_empty_n;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input shiftReg_ce;
  input Filter2D_U0_p_src_data_stream_V_read;
  input ap_rst_n;
  input [7:0]D;

  wire [7:0]D;
  wire Filter2D_U0_p_src_data_stream_V_read;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_0_data_stream_s_full_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_17 U_fifo_w8_d1_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\reg_497_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\reg_497_reg[7] (\mOutPtr_reg[0]_0 ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(Filter2D_U0_p_src_data_stream_V_read),
        .I4(shiftReg_ce),
        .I5(g_img_0_data_stream_s_empty_n),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(g_img_0_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(Filter2D_U0_p_src_data_stream_V_read),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(g_img_0_data_stream_s_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(Filter2D_U0_p_src_data_stream_V_read),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0
   (\mOutPtr_reg[0]_0 ,
    g_img_1_data_stream_s_full_n,
    g_img_1_data_stream_s_empty_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_0 ,
    shiftReg_ce,
    ap_rst_n,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0] );
  output \mOutPtr_reg[0]_0 ;
  output g_img_1_data_stream_s_full_n;
  output g_img_1_data_stream_s_empty_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[1]_0 ;
  input shiftReg_ce;
  input ap_rst_n;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0] ;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire g_img_1_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg U_fifo_w8_d1_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_1_reg_393_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_1_reg_393_reg[7] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0000000)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(g_img_1_data_stream_s_empty_n),
        .O(internal_empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(g_img_1_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDDDDDFFFF)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(g_img_1_data_stream_s_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(g_img_1_data_stream_s_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg
   (D,
    \tmp_1_reg_393_reg[0] ,
    \tmp_1_reg_393_reg[7] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0]_0 );
  output [7:0]D;
  input \tmp_1_reg_393_reg[0] ;
  input \tmp_1_reg_393_reg[7] ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire \tmp_1_reg_393_reg[0] ;
  wire \tmp_1_reg_393_reg[7] ;

  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .S(1'b0));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][1]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .S(1'b0));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .S(1'b0));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][3]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .S(1'b0));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][4]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .S(1'b0));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][5]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .S(1'b0));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][6]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .S(1'b0));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .S(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_1_reg_393[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\tmp_1_reg_393_reg[0] ),
        .I2(\tmp_1_reg_393_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_1_reg_393[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\tmp_1_reg_393_reg[0] ),
        .I2(\tmp_1_reg_393_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_1_reg_393[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\tmp_1_reg_393_reg[0] ),
        .I2(\tmp_1_reg_393_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_1_reg_393[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\tmp_1_reg_393_reg[0] ),
        .I2(\tmp_1_reg_393_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_1_reg_393[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\tmp_1_reg_393_reg[0] ),
        .I2(\tmp_1_reg_393_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_1_reg_393[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\tmp_1_reg_393_reg[0] ),
        .I2(\tmp_1_reg_393_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_1_reg_393[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\tmp_1_reg_393_reg[0] ),
        .I2(\tmp_1_reg_393_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_1_reg_393[7]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\tmp_1_reg_393_reg[0] ),
        .I2(\tmp_1_reg_393_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_17
   (\SRL_SIG_reg[0][7]_0 ,
    \reg_497_reg[0] ,
    \reg_497_reg[7] ,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input \reg_497_reg[0] ;
  input \reg_497_reg[7] ;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \reg_497_reg[0] ;
  wire \reg_497_reg[7] ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_497[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\reg_497_reg[0] ),
        .I2(\reg_497_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_497[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\reg_497_reg[0] ),
        .I2(\reg_497_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_497[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\reg_497_reg[0] ),
        .I2(\reg_497_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_497[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\reg_497_reg[0] ),
        .I2(\reg_497_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_497[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\reg_497_reg[0] ),
        .I2(\reg_497_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_497[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\reg_497_reg[0] ),
        .I2(\reg_497_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_497[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\reg_497_reg[0] ),
        .I2(\reg_497_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_497[7]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\reg_497_reg[0] ),
        .I2(\reg_497_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
   (kernel_val_0_V_0_c_empty_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    internal_full_n_reg_1,
    internal_empty_n4_out,
    ap_rst_n,
    kernel_val_1_V_2_c_full_n,
    kernel_val_2_V_0_c_full_n,
    ap_sync_reg_Block_proc_U0_ap_ready,
    shiftReg_ce,
    Filter2D_U0_p_kernel_val_2_V_2_read,
    in,
    ap_rst_n_inv,
    E);
  output kernel_val_0_V_0_c_empty_n;
  output internal_full_n_reg_0;
  output [7:0]out;
  input ap_clk;
  input internal_full_n_reg_1;
  input internal_empty_n4_out;
  input ap_rst_n;
  input kernel_val_1_V_2_c_full_n;
  input kernel_val_2_V_0_c_full_n;
  input ap_sync_reg_Block_proc_U0_ap_ready;
  input shiftReg_ce;
  input Filter2D_U0_p_kernel_val_2_V_2_read;
  input [7:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Filter2D_U0_p_kernel_val_2_V_2_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Block_proc_U0_ap_ready;
  wire [7:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1_n_0;
  wire internal_empty_n_i_3_n_0;
  wire internal_full_n_i_2__0_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire kernel_val_0_V_0_c_empty_n;
  wire kernel_val_0_V_0_c_full_n;
  wire kernel_val_1_V_2_c_full_n;
  wire kernel_val_2_V_0_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire [7:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_16 U_fifo_w8_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .ap_sync_reg_Block_proc_U0_ap_ready(ap_sync_reg_Block_proc_U0_ap_ready),
        .in(in),
        .internal_full_n_reg(internal_full_n_reg_0),
        .kernel_val_0_V_0_c_full_n(kernel_val_0_V_0_c_full_n),
        .kernel_val_1_V_2_c_full_n(kernel_val_1_V_2_c_full_n),
        .kernel_val_2_V_0_c_full_n(kernel_val_2_V_0_c_full_n),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1
       (.I0(internal_empty_n4_out),
        .I1(kernel_val_0_V_0_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_3_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_3
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(internal_empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(kernel_val_0_V_0_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    internal_full_n_i_2__0
       (.I0(kernel_val_0_V_0_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n4_out),
        .O(internal_full_n_i_2__0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_2__0_n_0),
        .Q(kernel_val_0_V_0_c_full_n),
        .S(internal_full_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__1 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D2)) 
    \mOutPtr[2]_i_2 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1
   (kernel_val_0_V_1_c_empty_n,
    kernel_val_0_V_1_c_full_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce,
    Filter2D_U0_p_kernel_val_2_V_2_read,
    in,
    ap_rst_n_inv,
    E);
  output kernel_val_0_V_1_c_empty_n;
  output kernel_val_0_V_1_c_full_n;
  output [7:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce;
  input Filter2D_U0_p_kernel_val_2_V_2_read;
  input [7:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Filter2D_U0_p_kernel_val_2_V_2_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_i_2__9_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_reg_0;
  wire kernel_val_0_V_1_c_empty_n;
  wire kernel_val_0_V_1_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire [7:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_15 U_fifo_w8_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__6
       (.I0(internal_empty_n4_out),
        .I1(kernel_val_0_V_1_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__9_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__6_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(internal_empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(kernel_val_0_V_1_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    internal_full_n_i_1__3
       (.I0(kernel_val_0_V_1_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n4_out),
        .O(internal_full_n_i_1__3_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(kernel_val_0_V_1_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__2 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D2)) 
    \mOutPtr[2]_i_1__0 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2
   (kernel_val_0_V_2_c_empty_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    internal_full_n_reg_1,
    internal_empty_n4_out,
    ap_rst_n,
    kernel_val_1_V_1_c_full_n,
    Filter2D_U0_ap_start,
    kernel_val_2_V_1_c_full_n,
    shiftReg_ce,
    Filter2D_U0_p_kernel_val_2_V_2_read,
    in,
    ap_rst_n_inv,
    E);
  output kernel_val_0_V_2_c_empty_n;
  output internal_full_n_reg_0;
  output [7:0]out;
  input ap_clk;
  input internal_full_n_reg_1;
  input internal_empty_n4_out;
  input ap_rst_n;
  input kernel_val_1_V_1_c_full_n;
  input Filter2D_U0_ap_start;
  input kernel_val_2_V_1_c_full_n;
  input shiftReg_ce;
  input Filter2D_U0_p_kernel_val_2_V_2_read;
  input [7:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Filter2D_U0_ap_start;
  wire Filter2D_U0_p_kernel_val_2_V_2_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_empty_n_i_2__8_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire kernel_val_0_V_2_c_empty_n;
  wire kernel_val_0_V_2_c_full_n;
  wire kernel_val_1_V_1_c_full_n;
  wire kernel_val_2_V_1_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire [7:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_14 U_fifo_w8_d2_A_ram
       (.Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(internal_full_n_reg_0),
        .kernel_val_0_V_2_c_full_n(kernel_val_0_V_2_c_full_n),
        .kernel_val_1_V_1_c_full_n(kernel_val_1_V_1_c_full_n),
        .kernel_val_2_V_1_c_full_n(kernel_val_2_V_1_c_full_n),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__1
       (.I0(internal_empty_n4_out),
        .I1(kernel_val_0_V_2_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__8_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(internal_empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(kernel_val_0_V_2_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    internal_full_n_i_1__4
       (.I0(kernel_val_0_V_2_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n4_out),
        .O(internal_full_n_i_1__4_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(kernel_val_0_V_2_c_full_n),
        .S(internal_full_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__3 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D2)) 
    \mOutPtr[2]_i_1__1 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3
   (kernel_val_1_V_0_c_empty_n,
    ap_sync_ready,
    shiftReg_ce,
    internal_empty_n4_out,
    E,
    ap_sync_reg_Block_proc_U0_ap_ready_reg,
    out,
    ap_clk,
    internal_full_n_reg_0,
    ap_sync_reg_Block_proc_U0_ap_ready,
    int_ap_ready_reg,
    int_ap_ready_reg_0,
    int_ap_ready_reg_1,
    ap_sync_reg_Block_Mat_exit38794_U0_ap_ready,
    ap_rst_n,
    Filter2D_U0_p_kernel_val_2_V_2_read,
    kernel_val_2_V_2_c_full_n,
    kernel_val_0_V_1_c_full_n,
    r_V_2_1_i_reg_2037_reg,
    r_V_2_1_i_reg_2037_reg_0,
    Filter2D_U0_ap_start,
    in,
    ap_rst_n_inv);
  output kernel_val_1_V_0_c_empty_n;
  output ap_sync_ready;
  output shiftReg_ce;
  output internal_empty_n4_out;
  output [0:0]E;
  output ap_sync_reg_Block_proc_U0_ap_ready_reg;
  output [7:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_sync_reg_Block_proc_U0_ap_ready;
  input [0:0]int_ap_ready_reg;
  input int_ap_ready_reg_0;
  input [0:0]int_ap_ready_reg_1;
  input ap_sync_reg_Block_Mat_exit38794_U0_ap_ready;
  input ap_rst_n;
  input Filter2D_U0_p_kernel_val_2_V_2_read;
  input kernel_val_2_V_2_c_full_n;
  input kernel_val_0_V_1_c_full_n;
  input r_V_2_1_i_reg_2037_reg;
  input r_V_2_1_i_reg_2037_reg_0;
  input Filter2D_U0_ap_start;
  input [7:0]in;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire Filter2D_U0_ap_start;
  wire Filter2D_U0_p_kernel_val_2_V_2_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit38794_U0_ap_ready;
  wire ap_sync_reg_Block_proc_U0_ap_ready;
  wire ap_sync_reg_Block_proc_U0_ap_ready_reg;
  wire [7:0]in;
  wire [0:0]int_ap_ready_reg;
  wire int_ap_ready_reg_0;
  wire [0:0]int_ap_ready_reg_1;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_empty_n_i_2__7_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire kernel_val_0_V_1_c_full_n;
  wire kernel_val_1_V_0_c_empty_n;
  wire kernel_val_1_V_0_c_full_n;
  wire kernel_val_2_V_2_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire [7:0]out;
  wire r_V_2_1_i_reg_2037_reg;
  wire r_V_2_1_i_reg_2037_reg_0;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_13 U_fifo_w8_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .kernel_val_0_V_1_c_full_n(kernel_val_0_V_1_c_full_n),
        .kernel_val_1_V_0_c_full_n(kernel_val_1_V_0_c_full_n),
        .kernel_val_2_V_2_c_full_n(kernel_val_2_V_2_c_full_n),
        .out(out),
        .r_V_2_1_i_reg_2037_reg(r_V_2_1_i_reg_2037_reg),
        .r_V_2_1_i_reg_2037_reg_0(r_V_2_1_i_reg_2037_reg_0),
        .sel(shiftReg_ce));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Block_proc_U0_ap_ready_i_1
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Block_proc_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(Filter2D_U0_ap_start),
        .O(ap_sync_reg_Block_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    int_ap_ready_i_1
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Block_proc_U0_ap_ready),
        .I2(int_ap_ready_reg),
        .I3(int_ap_ready_reg_0),
        .I4(int_ap_ready_reg_1),
        .I5(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__4
       (.I0(internal_empty_n4_out),
        .I1(kernel_val_1_V_0_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__7_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2
       (.I0(shiftReg_ce),
        .I1(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(internal_empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(kernel_val_1_V_0_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    internal_full_n_i_1__5
       (.I0(kernel_val_1_V_0_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n4_out),
        .O(internal_full_n_i_1__5_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(kernel_val_1_V_0_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__4 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1 
       (.I0(shiftReg_ce),
        .I1(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D2)) 
    \mOutPtr[2]_i_1__2 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4
   (kernel_val_1_V_1_c_empty_n,
    kernel_val_1_V_1_c_full_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce,
    Filter2D_U0_p_kernel_val_2_V_2_read,
    in,
    ap_rst_n_inv,
    E);
  output kernel_val_1_V_1_c_empty_n;
  output kernel_val_1_V_1_c_full_n;
  output [7:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce;
  input Filter2D_U0_p_kernel_val_2_V_2_read;
  input [7:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Filter2D_U0_p_kernel_val_2_V_2_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_empty_n_i_2__6_n_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire kernel_val_1_V_1_c_empty_n;
  wire kernel_val_1_V_1_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire [7:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_12 U_fifo_w8_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__5
       (.I0(internal_empty_n4_out),
        .I1(kernel_val_1_V_1_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__6_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__5_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(internal_empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(kernel_val_1_V_1_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    internal_full_n_i_1__6
       (.I0(kernel_val_1_V_1_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n4_out),
        .O(internal_full_n_i_1__6_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(kernel_val_1_V_1_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__5 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D2)) 
    \mOutPtr[2]_i_1__3 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5
   (kernel_val_1_V_2_c_empty_n,
    kernel_val_1_V_2_c_full_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst_n,
    kernel_val_2_V_2_c_empty_n,
    kernel_val_2_V_0_c_empty_n,
    kernel_val_0_V_2_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    shiftReg_ce,
    Filter2D_U0_p_kernel_val_2_V_2_read,
    in,
    ap_rst_n_inv,
    E);
  output kernel_val_1_V_2_c_empty_n;
  output kernel_val_1_V_2_c_full_n;
  output internal_empty_n_reg_0;
  output [7:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst_n;
  input kernel_val_2_V_2_c_empty_n;
  input kernel_val_2_V_0_c_empty_n;
  input kernel_val_0_V_2_c_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input shiftReg_ce;
  input Filter2D_U0_p_kernel_val_2_V_2_read;
  input [7:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Filter2D_U0_p_kernel_val_2_V_2_read;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_i_2__5_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_reg_0;
  wire kernel_val_0_V_2_c_empty_n;
  wire kernel_val_1_V_2_c_empty_n;
  wire kernel_val_1_V_2_c_full_n;
  wire kernel_val_2_V_0_c_empty_n;
  wire kernel_val_2_V_2_c_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire [7:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_11 U_fifo_w8_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(kernel_val_1_V_2_c_empty_n),
        .I1(kernel_val_2_V_2_c_empty_n),
        .I2(kernel_val_2_V_0_c_empty_n),
        .I3(kernel_val_0_V_2_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__2
       (.I0(internal_empty_n4_out),
        .I1(kernel_val_1_V_2_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__5_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(internal_empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(kernel_val_1_V_2_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    internal_full_n_i_1__7
       (.I0(kernel_val_1_V_2_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n4_out),
        .O(internal_full_n_i_1__7_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(kernel_val_1_V_2_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__6 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D2)) 
    \mOutPtr[2]_i_1__4 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6
   (kernel_val_2_V_0_c_empty_n,
    kernel_val_2_V_0_c_full_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce,
    Filter2D_U0_p_kernel_val_2_V_2_read,
    in,
    ap_rst_n_inv,
    E);
  output kernel_val_2_V_0_c_empty_n;
  output kernel_val_2_V_0_c_full_n;
  output [7:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce;
  input Filter2D_U0_p_kernel_val_2_V_2_read;
  input [7:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Filter2D_U0_p_kernel_val_2_V_2_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_empty_n_i_2__4_n_0;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_reg_0;
  wire kernel_val_2_V_0_c_empty_n;
  wire kernel_val_2_V_0_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire [7:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_10 U_fifo_w8_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__0
       (.I0(internal_empty_n4_out),
        .I1(kernel_val_2_V_0_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__4_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(internal_empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(kernel_val_2_V_0_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    internal_full_n_i_1__8
       (.I0(kernel_val_2_V_0_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n4_out),
        .O(internal_full_n_i_1__8_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(kernel_val_2_V_0_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__7 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D2)) 
    \mOutPtr[2]_i_1__5 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7
   (kernel_val_2_V_1_c_empty_n,
    kernel_val_2_V_1_c_full_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce,
    Filter2D_U0_p_kernel_val_2_V_2_read,
    in,
    ap_rst_n_inv,
    E);
  output kernel_val_2_V_1_c_empty_n;
  output kernel_val_2_V_1_c_full_n;
  output [7:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce;
  input Filter2D_U0_p_kernel_val_2_V_2_read;
  input [7:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Filter2D_U0_p_kernel_val_2_V_2_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_empty_n_i_2__3_n_0;
  wire internal_full_n_i_1__9_n_0;
  wire internal_full_n_reg_0;
  wire kernel_val_2_V_1_c_empty_n;
  wire kernel_val_2_V_1_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire [7:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_9 U_fifo_w8_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__7
       (.I0(internal_empty_n4_out),
        .I1(kernel_val_2_V_1_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__3_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__7_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(internal_empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(kernel_val_2_V_1_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    internal_full_n_i_1__9
       (.I0(kernel_val_2_V_1_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n4_out),
        .O(internal_full_n_i_1__9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(kernel_val_2_V_1_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__8 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D2)) 
    \mOutPtr[2]_i_1__6 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8
   (kernel_val_2_V_2_c_empty_n,
    kernel_val_2_V_2_c_full_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce,
    Filter2D_U0_p_kernel_val_2_V_2_read,
    in,
    ap_rst_n_inv,
    E);
  output kernel_val_2_V_2_c_empty_n;
  output kernel_val_2_V_2_c_full_n;
  output [7:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce;
  input Filter2D_U0_p_kernel_val_2_V_2_read;
  input [7:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Filter2D_U0_p_kernel_val_2_V_2_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_empty_n_i_2__2_n_0;
  wire internal_full_n_i_1__10_n_0;
  wire internal_full_n_reg_0;
  wire kernel_val_2_V_2_c_empty_n;
  wire kernel_val_2_V_2_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire [7:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n4_out),
        .I1(kernel_val_2_V_2_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__2_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(Filter2D_U0_p_kernel_val_2_V_2_read),
        .O(internal_empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(kernel_val_2_V_2_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    internal_full_n_i_1__10
       (.I0(kernel_val_2_V_2_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n4_out),
        .O(internal_full_n_i_1__10_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(kernel_val_2_V_2_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__9 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D2)) 
    \mOutPtr[2]_i_1__7 
       (.I0(Filter2D_U0_p_kernel_val_2_V_2_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__8 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__8 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_10
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_11
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_12
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_13
   (sel,
    out,
    kernel_val_1_V_0_c_full_n,
    kernel_val_2_V_2_c_full_n,
    kernel_val_0_V_1_c_full_n,
    r_V_2_1_i_reg_2037_reg,
    r_V_2_1_i_reg_2037_reg_0,
    Q,
    in,
    ap_clk);
  output sel;
  output [7:0]out;
  input kernel_val_1_V_0_c_full_n;
  input kernel_val_2_V_2_c_full_n;
  input kernel_val_0_V_1_c_full_n;
  input r_V_2_1_i_reg_2037_reg;
  input r_V_2_1_i_reg_2037_reg_0;
  input [2:0]Q;
  input [7:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire kernel_val_0_V_1_c_full_n;
  wire kernel_val_1_V_0_c_full_n;
  wire kernel_val_2_V_2_c_full_n;
  wire [7:0]out;
  wire r_V_2_1_i_reg_2037_reg;
  wire r_V_2_1_i_reg_2037_reg_0;
  wire sel;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(kernel_val_1_V_0_c_full_n),
        .I1(kernel_val_2_V_2_c_full_n),
        .I2(kernel_val_0_V_1_c_full_n),
        .I3(r_V_2_1_i_reg_2037_reg),
        .I4(r_V_2_1_i_reg_2037_reg_0),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_14
   (internal_full_n_reg,
    out,
    kernel_val_0_V_2_c_full_n,
    kernel_val_1_V_1_c_full_n,
    Filter2D_U0_ap_start,
    kernel_val_2_V_1_c_full_n,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output internal_full_n_reg;
  output [7:0]out;
  input kernel_val_0_V_2_c_full_n;
  input kernel_val_1_V_1_c_full_n;
  input Filter2D_U0_ap_start;
  input kernel_val_2_V_1_c_full_n;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire Filter2D_U0_ap_start;
  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire internal_full_n_reg;
  wire kernel_val_0_V_2_c_full_n;
  wire kernel_val_1_V_1_c_full_n;
  wire kernel_val_2_V_1_c_full_n;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(kernel_val_0_V_2_c_full_n),
        .I1(kernel_val_1_V_1_c_full_n),
        .I2(Filter2D_U0_ap_start),
        .I3(kernel_val_2_V_1_c_full_n),
        .O(internal_full_n_reg));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_15
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_16
   (internal_full_n_reg,
    out,
    kernel_val_0_V_0_c_full_n,
    kernel_val_1_V_2_c_full_n,
    kernel_val_2_V_0_c_full_n,
    ap_sync_reg_Block_proc_U0_ap_ready,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output internal_full_n_reg;
  output [7:0]out;
  input kernel_val_0_V_0_c_full_n;
  input kernel_val_1_V_2_c_full_n;
  input kernel_val_2_V_0_c_full_n;
  input ap_sync_reg_Block_proc_U0_ap_ready;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire ap_sync_reg_Block_proc_U0_ap_ready;
  wire [7:0]in;
  wire internal_full_n_reg;
  wire kernel_val_0_V_0_c_full_n;
  wire kernel_val_1_V_2_c_full_n;
  wire kernel_val_2_V_0_c_full_n;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \SRL_SIG_reg[2][0]_srl3_i_5 
       (.I0(kernel_val_0_V_0_c_full_n),
        .I1(kernel_val_1_V_2_c_full_n),
        .I2(kernel_val_2_V_0_c_full_n),
        .I3(ap_sync_reg_Block_proc_U0_ap_ready),
        .O(internal_full_n_reg));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_9
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__7 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__7 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "7" *) (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls
   (s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    AXI_LITE_clk,
    ap_rst_n_AXI_LITE_clk,
    in_stream_TDATA,
    in_stream_TUSER,
    in_stream_TLAST,
    out_stream_TDATA,
    out_stream_TUSER,
    out_stream_TLAST,
    in_stream_TVALID,
    in_stream_TREADY,
    out_stream_TVALID,
    out_stream_TREADY);
  input s_axi_CONTROL_BUS_AWVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  input [6:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_WVALID;
  output s_axi_CONTROL_BUS_WREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_ARVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input [6:0]s_axi_CONTROL_BUS_ARADDR;
  output s_axi_CONTROL_BUS_RVALID;
  input s_axi_CONTROL_BUS_RREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [1:0]s_axi_CONTROL_BUS_RRESP;
  output s_axi_CONTROL_BUS_BVALID;
  input s_axi_CONTROL_BUS_BREADY;
  output [1:0]s_axi_CONTROL_BUS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input AXI_LITE_clk;
  input ap_rst_n_AXI_LITE_clk;
  input [31:0]in_stream_TDATA;
  input [0:0]in_stream_TUSER;
  input [0:0]in_stream_TLAST;
  output [31:0]out_stream_TDATA;
  output [0:0]out_stream_TUSER;
  output [0:0]out_stream_TLAST;
  input in_stream_TVALID;
  output in_stream_TREADY;
  output out_stream_TVALID;
  input out_stream_TREADY;

  wire \<const0> ;
  wire AXI_LITE_clk;
  wire Block_Mat_exit38794_U0_ap_continue;
  wire Block_Mat_exit38794_U0_ap_ready;
  wire [31:0]Block_Mat_exit38794_U0_ap_return;
  wire [29:0]Block_Mat_exit38794_U0_col_packets_out_out_din;
  wire Block_Mat_exit38794_U0_n_0;
  wire Block_Mat_exit38794_U0_n_36;
  wire Block_Mat_exit38794_U0_n_70;
  wire Filter2D_U0_ap_start;
  wire Filter2D_U0_n_10;
  wire Filter2D_U0_n_13;
  wire Filter2D_U0_n_14;
  wire Filter2D_U0_n_15;
  wire Filter2D_U0_n_16;
  wire Filter2D_U0_n_17;
  wire Filter2D_U0_n_18;
  wire Filter2D_U0_n_19;
  wire Filter2D_U0_n_20;
  wire Filter2D_U0_n_21;
  wire Filter2D_U0_n_22;
  wire Filter2D_U0_n_23;
  wire Filter2D_U0_n_25;
  wire Filter2D_U0_n_27;
  wire Filter2D_U0_n_29;
  wire Filter2D_U0_n_31;
  wire Filter2D_U0_n_32;
  wire Filter2D_U0_n_33;
  wire Filter2D_U0_n_34;
  wire Filter2D_U0_n_35;
  wire Filter2D_U0_n_36;
  wire Filter2D_U0_n_37;
  wire Filter2D_U0_n_38;
  wire Filter2D_U0_n_39;
  wire Filter2D_U0_n_40;
  wire Filter2D_U0_n_41;
  wire Filter2D_U0_n_42;
  wire Filter2D_U0_n_43;
  wire Filter2D_U0_n_44;
  wire Filter2D_U0_n_45;
  wire Filter2D_U0_n_46;
  wire Filter2D_U0_n_47;
  wire Filter2D_U0_n_48;
  wire Filter2D_U0_n_49;
  wire Filter2D_U0_n_61;
  wire Filter2D_U0_n_62;
  wire Filter2D_U0_n_63;
  wire Filter2D_U0_n_64;
  wire Filter2D_U0_n_65;
  wire Filter2D_U0_n_66;
  wire Filter2D_U0_n_67;
  wire Filter2D_U0_n_68;
  wire Filter2D_U0_n_69;
  wire Filter2D_U0_n_70;
  wire Filter2D_U0_n_71;
  wire Filter2D_U0_n_72;
  wire Filter2D_U0_n_73;
  wire Filter2D_U0_n_74;
  wire Filter2D_U0_n_75;
  wire Filter2D_U0_n_76;
  wire Filter2D_U0_n_77;
  wire Filter2D_U0_n_78;
  wire Filter2D_U0_n_79;
  wire Filter2D_U0_n_80;
  wire Filter2D_U0_n_81;
  wire Filter2D_U0_n_82;
  wire Filter2D_U0_n_83;
  wire Filter2D_U0_n_84;
  wire Filter2D_U0_n_85;
  wire Filter2D_U0_n_86;
  wire Filter2D_U0_n_87;
  wire Filter2D_U0_n_88;
  wire Filter2D_U0_n_89;
  wire Filter2D_U0_n_9;
  wire Filter2D_U0_n_90;
  wire Filter2D_U0_n_91;
  wire Filter2D_U0_n_92;
  wire Filter2D_U0_n_93;
  wire Filter2D_U0_n_94;
  wire Filter2D_U0_n_95;
  wire Filter2D_U0_n_96;
  wire Filter2D_U0_n_97;
  wire Filter2D_U0_p_kernel_val_2_V_2_read;
  wire Filter2D_U0_p_src_data_stream_V_read;
  wire Loop_1_proc_U0_ap_ready;
  wire [7:0]Loop_1_proc_U0_g_img_0_data_stream_0_V_din;
  wire Loop_1_proc_U0_n_12;
  wire Loop_1_proc_U0_n_13;
  wire Loop_2_proc_U0_n_1;
  wire Loop_2_proc_U0_n_11;
  wire Loop_2_proc_U0_n_12;
  wire Loop_2_proc_U0_n_13;
  wire Loop_2_proc_U0_n_14;
  wire Loop_2_proc_U0_n_15;
  wire Loop_2_proc_U0_n_16;
  wire Loop_2_proc_U0_n_17;
  wire Loop_2_proc_U0_n_18;
  wire Loop_2_proc_U0_n_19;
  wire Loop_2_proc_U0_n_20;
  wire Loop_2_proc_U0_n_3;
  wire Loop_2_proc_U0_n_4;
  wire Loop_2_proc_U0_n_5;
  wire Loop_2_proc_U0_n_8;
  wire ap_CS_fsm_state7;
  wire [7:7]ap_NS_fsm;
  wire [1:1]ap_NS_fsm_2;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_AXI_LITE_clk;
  wire ap_rst_n_inv;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit38794_U0_ap_ready;
  wire ap_sync_reg_Block_proc_U0_ap_ready;
  wire ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0;
  wire [31:0]channels;
  wire [1:1]col_assign_1_t_i_fu_1132_p2;
  wire [30:0]col_packets_loc_c_dout;
  wire col_packets_loc_c_empty_n;
  wire col_packets_loc_c_full_n;
  wire [31:0]cols;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_175;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_176;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_177;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_178;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_179;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_180;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_181;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_182;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_183;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_184;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_185;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_186;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_187;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_188;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_189;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_190;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_191;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_192;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_193;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_194;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_195;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_196;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_197;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_198;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_199;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_200;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_201;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_202;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_203;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_204;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_205;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_206;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_207;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_208;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_209;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_210;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_211;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_212;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_213;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_214;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_215;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_216;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_217;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_218;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_219;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_220;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_221;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_222;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_223;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_224;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_225;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_226;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_227;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_228;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_229;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_230;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_231;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_232;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_233;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_234;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_235;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_236;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_237;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_238;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_239;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_240;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_241;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_242;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_244;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_246;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_249;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_250;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_251;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_252;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_253;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_254;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_255;
  wire filter2D_hls_CONTROL_BUS_s_axi_U_n_256;
  wire g_img_0_data_stream_s_U_n_0;
  wire [7:0]g_img_0_data_stream_s_dout;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_0_data_stream_s_full_n;
  wire g_img_1_data_stream_s_U_n_0;
  wire [7:0]g_img_1_data_stream_s_dout;
  wire g_img_1_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire [31:0]in_stream_TDATA;
  wire in_stream_TREADY;
  wire in_stream_TVALID;
  wire internal_empty_n4_out;
  wire interrupt;
  wire kernel_val_0_V_0_c_U_n_1;
  wire [7:0]kernel_val_0_V_0_c_dout;
  wire kernel_val_0_V_0_c_empty_n;
  wire [7:0]kernel_val_0_V_1_c_dout;
  wire kernel_val_0_V_1_c_empty_n;
  wire kernel_val_0_V_1_c_full_n;
  wire kernel_val_0_V_2_c_U_n_1;
  wire [7:0]kernel_val_0_V_2_c_dout;
  wire kernel_val_0_V_2_c_empty_n;
  wire kernel_val_1_V_0_c_U_n_4;
  wire kernel_val_1_V_0_c_U_n_5;
  wire [7:0]kernel_val_1_V_0_c_dout;
  wire kernel_val_1_V_0_c_empty_n;
  wire [7:0]kernel_val_1_V_1_c_dout;
  wire kernel_val_1_V_1_c_empty_n;
  wire kernel_val_1_V_1_c_full_n;
  wire kernel_val_1_V_2_c_U_n_2;
  wire [7:0]kernel_val_1_V_2_c_dout;
  wire kernel_val_1_V_2_c_empty_n;
  wire kernel_val_1_V_2_c_full_n;
  wire [7:0]kernel_val_2_V_0_c_dout;
  wire kernel_val_2_V_0_c_empty_n;
  wire kernel_val_2_V_0_c_full_n;
  wire [7:0]kernel_val_2_V_1_c_dout;
  wire kernel_val_2_V_1_c_empty_n;
  wire kernel_val_2_V_1_c_full_n;
  wire [7:0]kernel_val_2_V_2_c_dout;
  wire kernel_val_2_V_2_c_empty_n;
  wire kernel_val_2_V_2_c_full_n;
  wire [31:0]out_stream_TDATA;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_TVALID;
  wire [1:1]p_assign_7_1_i_reg_1827;
  wire [31:0]packets_loc_channel_dout;
  wire packets_loc_channel_empty_n;
  wire [23:0]r1_V;
  wire [23:0]r2_V;
  wire [23:0]r3_V;
  wire [10:9]r4_i_i_mid2_reg_382;
  wire [10:9]r4_i_i_reg_150;
  wire [1:1]row_assign_8_1_t_i_fu_970_p2;
  wire [1:1]row_assign_8_2_t_i_fu_974_p2;
  wire [31:0]rows;
  wire [6:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [6:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_3;
  wire [10:1]t_V_1_reg_486_reg;
  wire [0:0]t_V_1_reg_486_reg__0;
  wire tmp_31_fu_764_p3;
  wire tmp_33_fu_806_p3;
  wire tmp_37_fu_843_p3;
  wire [0:0]tmp_3_fu_923_p3;
  wire [1:0]tmp_3_reg_1855;
  wire [1:1]tmp_45_reg_1850;
  wire [1:1]tmp_46_fu_965_p2;
  wire tmp_50_reg_1900;
  wire [1:0]tmp_52_reg_1925;
  wire [0:0]tmp_7_fu_947_p3;
  wire [1:0]tmp_7_reg_1860;

  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit38794_s Block_Mat_exit38794_U0
       (.Block_Mat_exit38794_U0_ap_continue(Block_Mat_exit38794_U0_ap_continue),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Q(cols),
        .\ap_CS_fsm_reg[11]_0 ({Block_Mat_exit38794_U0_ap_ready,ap_CS_fsm_state7,Block_Mat_exit38794_U0_n_36}),
        .\ap_CS_fsm_reg[11]_1 (Block_Mat_exit38794_U0_n_70),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_Mat_exit38794_U0_ap_ready(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready),
        .buff2_reg(Block_Mat_exit38794_U0_ap_return),
        .buff2_reg_0(channels),
        .buff2_reg_1(rows),
        .col_packets_loc_c_full_n(col_packets_loc_c_full_n),
        .in({Block_Mat_exit38794_U0_n_0,Block_Mat_exit38794_U0_col_packets_out_out_din}),
        .sel(ap_NS_fsm),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_filter2D Filter2D_U0
       (.ADDRBWRADDR(tmp_52_reg_1925),
        .D({row_assign_8_1_t_i_fu_970_p2,filter2D_hls_CONTROL_BUS_s_axi_U_n_244}),
        .DI({filter2D_hls_CONTROL_BUS_s_axi_U_n_188,filter2D_hls_CONTROL_BUS_s_axi_U_n_189,filter2D_hls_CONTROL_BUS_s_axi_U_n_190,filter2D_hls_CONTROL_BUS_s_axi_U_n_191}),
        .Filter2D_U0_p_kernel_val_2_V_2_read(Filter2D_U0_p_kernel_val_2_V_2_read),
        .Filter2D_U0_p_src_data_stream_V_read(Filter2D_U0_p_src_data_stream_V_read),
        .\ImagLoc_x_reg_1894_reg[0]_0 (Filter2D_U0_n_9),
        .\ImagLoc_x_reg_1894_reg[10]_0 ({Filter2D_U0_n_31,Filter2D_U0_n_32,Filter2D_U0_n_33,Filter2D_U0_n_34,Filter2D_U0_n_35,Filter2D_U0_n_36,Filter2D_U0_n_37,Filter2D_U0_n_38,Filter2D_U0_n_39,Filter2D_U0_n_40}),
        .Q({Filter2D_U0_n_13,Filter2D_U0_n_14,Filter2D_U0_n_15,Filter2D_U0_n_16,Filter2D_U0_n_17,Filter2D_U0_n_18,Filter2D_U0_n_19,Filter2D_U0_n_20,Filter2D_U0_n_21,Filter2D_U0_n_22,Filter2D_U0_n_23}),
        .S({filter2D_hls_CONTROL_BUS_s_axi_U_n_176,filter2D_hls_CONTROL_BUS_s_axi_U_n_177,filter2D_hls_CONTROL_BUS_s_axi_U_n_178,filter2D_hls_CONTROL_BUS_s_axi_U_n_179}),
        .\ap_CS_fsm_reg[0]_0 (Filter2D_U0_n_29),
        .\ap_CS_fsm_reg[0]_1 (kernel_val_1_V_2_c_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Filter2D_U0_n_89),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\brmerge_i_reg_1930_reg[0]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_196),
        .\brmerge_i_reg_1930_reg[0]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_197),
        .\col_assign_1_t_i_reg_1943_reg[1]_0 ({col_assign_1_t_i_fu_1132_p2,filter2D_hls_CONTROL_BUS_s_axi_U_n_246}),
        .exitcond389_i_i_fu_650_p2_carry_0(filter2D_hls_CONTROL_BUS_s_axi_U_n_187),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .\icmp_reg_1776_reg[0]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_183,filter2D_hls_CONTROL_BUS_s_axi_U_n_184,filter2D_hls_CONTROL_BUS_s_axi_U_n_185}),
        .kernel_val_0_V_2_c_empty_n(kernel_val_0_V_2_c_empty_n),
        .kernel_val_1_V_2_c_empty_n(kernel_val_1_V_2_c_empty_n),
        .kernel_val_2_V_0_c_empty_n(kernel_val_2_V_0_c_empty_n),
        .kernel_val_2_V_2_c_empty_n(kernel_val_2_V_2_c_empty_n),
        .\mOutPtr_reg[0] (Filter2D_U0_n_27),
        .\mOutPtr_reg[0]_0 (g_img_0_data_stream_s_U_n_0),
        .\not_i_i_i_i_reg_2130_reg[0]_0 (Filter2D_U0_n_90),
        .\not_i_i_i_i_reg_2130_reg[0]_1 (Filter2D_U0_n_91),
        .\not_i_i_i_i_reg_2130_reg[0]_2 (Filter2D_U0_n_92),
        .\not_i_i_i_i_reg_2130_reg[0]_3 (Filter2D_U0_n_93),
        .\not_i_i_i_i_reg_2130_reg[0]_4 (Filter2D_U0_n_94),
        .\not_i_i_i_i_reg_2130_reg[0]_5 (Filter2D_U0_n_95),
        .\not_i_i_i_i_reg_2130_reg[0]_6 (Filter2D_U0_n_96),
        .\not_i_i_i_i_reg_2130_reg[0]_7 (Filter2D_U0_n_97),
        .out(kernel_val_1_V_0_c_dout),
        .p(kernel_val_2_V_0_c_dout),
        .p_0(filter2D_hls_CONTROL_BUS_s_axi_U_n_175),
        .p_Val2_4_0_1_i_reg_2052_reg_0(kernel_val_0_V_1_c_dout),
        .\p_assign_6_1_i_reg_1814_reg[0]_0 (tmp_3_fu_923_p3),
        .\p_assign_6_1_i_reg_1814_reg[10]_0 ({Filter2D_U0_n_61,Filter2D_U0_n_62,Filter2D_U0_n_63,Filter2D_U0_n_64,Filter2D_U0_n_65,Filter2D_U0_n_66,Filter2D_U0_n_67,Filter2D_U0_n_68,Filter2D_U0_n_69}),
        .\p_assign_6_1_i_reg_1814_reg[1]_0 (Filter2D_U0_n_10),
        .\p_assign_6_2_i_reg_1832_reg[0]_0 (tmp_7_fu_947_p3),
        .\p_assign_6_2_i_reg_1832_reg[10]_0 ({Filter2D_U0_n_70,Filter2D_U0_n_71,Filter2D_U0_n_72,Filter2D_U0_n_73,Filter2D_U0_n_74,Filter2D_U0_n_75,Filter2D_U0_n_76,Filter2D_U0_n_77,Filter2D_U0_n_78,Filter2D_U0_n_79}),
        .\p_assign_7_1_i_reg_1827_reg[1]_0 (p_assign_7_1_i_reg_1827),
        .\p_p2_i_i_i_reg_1906_reg[10]_0 (Filter2D_U0_n_49),
        .\p_p2_i_i_i_reg_1906_reg[1]_0 (Filter2D_U0_n_25),
        .\p_p2_i_i_i_reg_1906_reg[2]_0 (Filter2D_U0_n_41),
        .\p_p2_i_i_i_reg_1906_reg[3]_0 (Filter2D_U0_n_42),
        .\p_p2_i_i_i_reg_1906_reg[4]_0 (Filter2D_U0_n_43),
        .\p_p2_i_i_i_reg_1906_reg[5]_0 (Filter2D_U0_n_44),
        .\p_p2_i_i_i_reg_1906_reg[6]_0 (Filter2D_U0_n_45),
        .\p_p2_i_i_i_reg_1906_reg[7]_0 (Filter2D_U0_n_46),
        .\p_p2_i_i_i_reg_1906_reg[8]_0 (Filter2D_U0_n_47),
        .\p_p2_i_i_i_reg_1906_reg[9]_0 (Filter2D_U0_n_48),
        .r_V_2_0_i_reg_2032_reg_0(kernel_val_0_V_0_c_dout),
        .r_V_2_1_2_i_reg_2074_reg_0(kernel_val_1_V_2_c_dout),
        .r_V_2_2_1_i_reg_2047_reg_0(kernel_val_2_V_1_c_dout),
        .r_V_2_2_2_i_reg_2109_reg_0(kernel_val_2_V_2_c_dout),
        .\reg_497_reg[7]_0 (g_img_0_data_stream_s_dout),
        .row_assign_8_2_t_i_fu_974_p2(row_assign_8_2_t_i_fu_974_p2),
        .\row_assign_8_2_t_i_reg_1880_reg[0]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_255),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce_1),
        .shiftReg_ce_1(shiftReg_ce_3),
        .\t_V_1_reg_486_reg[10]_0 ({t_V_1_reg_486_reg,t_V_1_reg_486_reg__0}),
        .tmp21_reg_2058_reg_0(kernel_val_0_V_2_c_dout),
        .tmp26_reg_2064_reg_0(kernel_val_1_V_1_c_dout),
        .\tmp_115_i_reg_1789_reg[0]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_198),
        .\tmp_115_i_reg_1789_reg[0]_1 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_180,filter2D_hls_CONTROL_BUS_s_axi_U_n_181,filter2D_hls_CONTROL_BUS_s_axi_U_n_182}),
        .\tmp_115_i_reg_1789_reg[0]_2 (filter2D_hls_CONTROL_BUS_s_axi_U_n_252),
        .\tmp_118_i_reg_1796_reg[10]_0 ({Filter2D_U0_n_80,Filter2D_U0_n_81,Filter2D_U0_n_82,Filter2D_U0_n_83,Filter2D_U0_n_84,Filter2D_U0_n_85,Filter2D_U0_n_86,Filter2D_U0_n_87,Filter2D_U0_n_88}),
        .tmp_120_1_i_fu_819_p2_carry__0_0({filter2D_hls_CONTROL_BUS_s_axi_U_n_200,filter2D_hls_CONTROL_BUS_s_axi_U_n_201,filter2D_hls_CONTROL_BUS_s_axi_U_n_202,filter2D_hls_CONTROL_BUS_s_axi_U_n_203}),
        .tmp_120_2_i_fu_856_p2_carry__0_0({filter2D_hls_CONTROL_BUS_s_axi_U_n_215,filter2D_hls_CONTROL_BUS_s_axi_U_n_216,filter2D_hls_CONTROL_BUS_s_axi_U_n_217,filter2D_hls_CONTROL_BUS_s_axi_U_n_218}),
        .tmp_120_i_fu_777_p2_carry__0_0({filter2D_hls_CONTROL_BUS_s_axi_U_n_219,filter2D_hls_CONTROL_BUS_s_axi_U_n_220,filter2D_hls_CONTROL_BUS_s_axi_U_n_221,filter2D_hls_CONTROL_BUS_s_axi_U_n_222}),
        .tmp_132_i_fu_796_p2_carry__0_0(rows[11:0]),
        .\tmp_2_i_reg_1767_reg[0]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_186),
        .\tmp_2_i_reg_1767_reg[0]_1 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_249,filter2D_hls_CONTROL_BUS_s_axi_U_n_250,filter2D_hls_CONTROL_BUS_s_axi_U_n_251}),
        .\tmp_2_i_reg_1767_reg[0]_2 (filter2D_hls_CONTROL_BUS_s_axi_U_n_199),
        .tmp_31_fu_764_p3(tmp_31_fu_764_p3),
        .tmp_33_fu_806_p3(tmp_33_fu_806_p3),
        .tmp_37_fu_843_p3(tmp_37_fu_843_p3),
        .\tmp_3_reg_1855_reg[1]_0 (tmp_3_reg_1855),
        .\tmp_3_reg_1855_reg[1]_1 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_205,filter2D_hls_CONTROL_BUS_s_axi_U_n_206}),
        .\tmp_3_reg_1855_reg[1]_2 (filter2D_hls_CONTROL_BUS_s_axi_U_n_230),
        .\tmp_3_reg_1855_reg[1]_3 (filter2D_hls_CONTROL_BUS_s_axi_U_n_204),
        .tmp_45_reg_1850(tmp_45_reg_1850),
        .\tmp_45_reg_1850_reg[1]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_225,filter2D_hls_CONTROL_BUS_s_axi_U_n_226}),
        .\tmp_45_reg_1850_reg[1]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_231),
        .tmp_46_fu_965_p2(tmp_46_fu_965_p2),
        .tmp_50_reg_1900(tmp_50_reg_1900),
        .tmp_6_i_fu_1058_p2_carry__0_0(cols[11:0]),
        .tmp_7_reg_1860(tmp_7_reg_1860),
        .\tmp_7_reg_1860_reg[1]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_223,filter2D_hls_CONTROL_BUS_s_axi_U_n_224}),
        .\tmp_7_reg_1860_reg[1]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_232),
        .\tmp_7_reg_1860_reg[1]_2 (filter2D_hls_CONTROL_BUS_s_axi_U_n_256),
        .tmp_8_i_fu_1071_p2_carry__0_0({filter2D_hls_CONTROL_BUS_s_axi_U_n_192,filter2D_hls_CONTROL_BUS_s_axi_U_n_193,filter2D_hls_CONTROL_BUS_s_axi_U_n_194,filter2D_hls_CONTROL_BUS_s_axi_U_n_195}),
        .\x_reg_1920_reg[10]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_214),
        .\x_reg_1920_reg[10]_1 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_227,filter2D_hls_CONTROL_BUS_s_axi_U_n_228}),
        .\x_reg_1920_reg[10]_2 (filter2D_hls_CONTROL_BUS_s_axi_U_n_229),
        .\x_reg_1920_reg[4]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_207,filter2D_hls_CONTROL_BUS_s_axi_U_n_208,filter2D_hls_CONTROL_BUS_s_axi_U_n_209}),
        .\x_reg_1920_reg[8]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_210,filter2D_hls_CONTROL_BUS_s_axi_U_n_211,filter2D_hls_CONTROL_BUS_s_axi_U_n_212,filter2D_hls_CONTROL_BUS_s_axi_U_n_213}));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc_filter2D Loop_1_proc_U0
       (.D(Loop_1_proc_U0_g_img_0_data_stream_0_V_din),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Q(Loop_2_proc_U0_n_4),
        .\ap_CS_fsm_reg[5]_0 (Loop_1_proc_U0_ap_ready),
        .\ap_CS_fsm_reg[5]_1 (Loop_1_proc_U0_n_12),
        .\ap_CS_fsm_reg[5]_2 (Loop_1_proc_U0_n_13),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Loop_1_proc_U0_ap_ready_reg(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0),
        .g_img_0_data_stream_s_full_n(g_img_0_data_stream_s_full_n),
        .in_stream_TDATA(in_stream_TDATA),
        .in_stream_TVALID(in_stream_TVALID),
        .\in_stream_data_V_0_state_reg[1]_0 (in_stream_TREADY),
        .int_ap_idle_reg(Block_Mat_exit38794_U0_n_36),
        .int_ap_idle_reg_0(Filter2D_U0_n_29),
        .out(packets_loc_channel_dout),
        .packets_loc_channel_empty_n(packets_loc_channel_empty_n),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_2_proc_filter2D Loop_2_proc_U0
       (.D(g_img_1_data_stream_s_dout),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Q(rows[10:0]),
        .S(filter2D_hls_CONTROL_BUS_s_axi_U_n_239),
        .\ap_CS_fsm_reg[0]_0 (ap_NS_fsm_2),
        .\ap_CS_fsm_reg[0]_1 (Loop_2_proc_U0_n_4),
        .\ap_CS_fsm_reg[10]_0 (Loop_2_proc_U0_n_3),
        .\ap_CS_fsm_reg[6]_0 (Loop_2_proc_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .col_packets_loc_c_empty_n(col_packets_loc_c_empty_n),
        .\exitcond_flatten_reg_363_reg[0]_0 (Loop_2_proc_U0_n_5),
        .g_img_1_data_stream_s_empty_n(g_img_1_data_stream_s_empty_n),
        .\mOutPtr_reg[0] (Loop_2_proc_U0_n_1),
        .\mOutPtr_reg[0]_0 (g_img_1_data_stream_s_U_n_0),
        .out(col_packets_loc_c_dout),
        .out_stream_TDATA(out_stream_TDATA),
        .out_stream_TLAST(out_stream_TLAST),
        .out_stream_TREADY(out_stream_TREADY),
        .out_stream_TUSER(out_stream_TUSER),
        .\out_stream_last_V_1_state_reg[0]_0 (out_stream_TVALID),
        .\r4_i_i_mid2_reg_382_reg[0]_0 (Loop_2_proc_U0_n_20),
        .\r4_i_i_mid2_reg_382_reg[10]_0 (r4_i_i_mid2_reg_382),
        .\r4_i_i_mid2_reg_382_reg[1]_0 (Loop_2_proc_U0_n_19),
        .\r4_i_i_mid2_reg_382_reg[2]_0 (Loop_2_proc_U0_n_18),
        .\r4_i_i_mid2_reg_382_reg[3]_0 (Loop_2_proc_U0_n_17),
        .\r4_i_i_mid2_reg_382_reg[4]_0 (Loop_2_proc_U0_n_15),
        .\r4_i_i_mid2_reg_382_reg[5]_0 (Loop_2_proc_U0_n_14),
        .\r4_i_i_mid2_reg_382_reg[6]_0 (Loop_2_proc_U0_n_16),
        .\r4_i_i_mid2_reg_382_reg[7]_0 (Loop_2_proc_U0_n_12),
        .\r4_i_i_mid2_reg_382_reg[8]_0 (Loop_2_proc_U0_n_13),
        .\r4_i_i_mid2_reg_382_reg[9]_0 (Loop_2_proc_U0_n_11),
        .\r4_i_i_reg_150_reg[10]_0 (r4_i_i_reg_150),
        .shiftReg_ce(shiftReg_ce_0),
        .\tmp_40_i_i3_reg_377_reg[0]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_233,filter2D_hls_CONTROL_BUS_s_axi_U_n_234,filter2D_hls_CONTROL_BUS_s_axi_U_n_235}),
        .tmp_40_i_i_mid1_fu_226_p2_carry_0(filter2D_hls_CONTROL_BUS_s_axi_U_n_253),
        .tmp_40_i_i_mid1_fu_226_p2_carry_1(filter2D_hls_CONTROL_BUS_s_axi_U_n_236),
        .tmp_40_i_i_mid1_fu_226_p2_carry_2(filter2D_hls_CONTROL_BUS_s_axi_U_n_241),
        .tmp_40_i_i_mid1_fu_226_p2_carry_3(filter2D_hls_CONTROL_BUS_s_axi_U_n_240),
        .tmp_40_i_i_mid1_fu_226_p2_carry_4(filter2D_hls_CONTROL_BUS_s_axi_U_n_254),
        .tmp_40_i_i_mid1_fu_226_p2_carry_5(filter2D_hls_CONTROL_BUS_s_axi_U_n_238),
        .tmp_40_i_i_mid1_fu_226_p2_carry_i_2_0(filter2D_hls_CONTROL_BUS_s_axi_U_n_237),
        .tmp_40_i_i_mid1_fu_226_p2_carry_i_3_0(filter2D_hls_CONTROL_BUS_s_axi_U_n_242));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_Mat_exit38794_U0_n_70),
        .Q(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_val_1_V_0_c_U_n_5),
        .Q(ap_sync_reg_Block_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Loop_1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Loop_1_proc_U0_n_13),
        .Q(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A col_packets_loc_c_U
       (.Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .col_packets_loc_c_empty_n(col_packets_loc_c_empty_n),
        .col_packets_loc_c_full_n(col_packets_loc_c_full_n),
        .in({Block_Mat_exit38794_U0_n_0,Block_Mat_exit38794_U0_col_packets_out_out_din}),
        .\mOutPtr_reg[0]_0 (Loop_2_proc_U0_n_4),
        .\mOutPtr_reg[2]_0 (ap_CS_fsm_state7),
        .\mOutPtr_reg[2]_1 (ap_NS_fsm_2),
        .out(col_packets_loc_c_dout),
        .sel(ap_NS_fsm));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_CONTROL_BUS_s_axi filter2D_hls_CONTROL_BUS_s_axi_U
       (.ADDRBWRADDR(tmp_52_reg_1925),
        .AXI_LITE_clk(AXI_LITE_clk),
        .D({row_assign_8_1_t_i_fu_970_p2,filter2D_hls_CONTROL_BUS_s_axi_U_n_244}),
        .DI({filter2D_hls_CONTROL_BUS_s_axi_U_n_188,filter2D_hls_CONTROL_BUS_s_axi_U_n_189,filter2D_hls_CONTROL_BUS_s_axi_U_n_190,filter2D_hls_CONTROL_BUS_s_axi_U_n_191}),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CONTROL_BUS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CONTROL_BUS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CONTROL_BUS_WREADY),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Q(r3_V),
        .S({filter2D_hls_CONTROL_BUS_s_axi_U_n_176,filter2D_hls_CONTROL_BUS_s_axi_U_n_177,filter2D_hls_CONTROL_BUS_s_axi_U_n_178,filter2D_hls_CONTROL_BUS_s_axi_U_n_179}),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_AXI_LITE_clk(ap_rst_n_AXI_LITE_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_ready(ap_sync_ready),
        .exitcond388_i_i_fu_982_p2_carry({t_V_1_reg_486_reg,t_V_1_reg_486_reg__0}),
        .int_ap_start_reg_0(filter2D_hls_CONTROL_BUS_s_axi_U_n_175),
        .\int_channels_reg[31]_0 (channels),
        .\int_cols_reg[0]_0 ({col_assign_1_t_i_fu_1132_p2,filter2D_hls_CONTROL_BUS_s_axi_U_n_246}),
        .\int_cols_reg[11]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_197),
        .\int_cols_reg[11]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_229),
        .\int_cols_reg[2]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_207,filter2D_hls_CONTROL_BUS_s_axi_U_n_208,filter2D_hls_CONTROL_BUS_s_axi_U_n_209}),
        .\int_cols_reg[31]_0 (cols),
        .\int_cols_reg[6]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_210,filter2D_hls_CONTROL_BUS_s_axi_U_n_211,filter2D_hls_CONTROL_BUS_s_axi_U_n_212,filter2D_hls_CONTROL_BUS_s_axi_U_n_213}),
        .\int_cols_reg[7]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_192,filter2D_hls_CONTROL_BUS_s_axi_U_n_193,filter2D_hls_CONTROL_BUS_s_axi_U_n_194,filter2D_hls_CONTROL_BUS_s_axi_U_n_195}),
        .\int_cols_reg[7]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_214),
        .\int_cols_reg[9]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_196),
        .\int_isr_reg[0]_0 (Loop_2_proc_U0_n_3),
        .\int_r1_V_reg[23]_0 (r1_V),
        .\int_r2_V_reg[23]_0 (r2_V),
        .\int_rows_reg[0]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_204),
        .\int_rows_reg[0]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_255),
        .\int_rows_reg[0]_2 (filter2D_hls_CONTROL_BUS_s_axi_U_n_256),
        .\int_rows_reg[10]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_183,filter2D_hls_CONTROL_BUS_s_axi_U_n_184,filter2D_hls_CONTROL_BUS_s_axi_U_n_185}),
        .\int_rows_reg[10]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_199),
        .\int_rows_reg[10]_2 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_205,filter2D_hls_CONTROL_BUS_s_axi_U_n_206}),
        .\int_rows_reg[10]_3 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_223,filter2D_hls_CONTROL_BUS_s_axi_U_n_224}),
        .\int_rows_reg[10]_4 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_225,filter2D_hls_CONTROL_BUS_s_axi_U_n_226}),
        .\int_rows_reg[10]_5 (filter2D_hls_CONTROL_BUS_s_axi_U_n_252),
        .\int_rows_reg[11]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_230),
        .\int_rows_reg[11]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_231),
        .\int_rows_reg[11]_2 (filter2D_hls_CONTROL_BUS_s_axi_U_n_232),
        .\int_rows_reg[1]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_186),
        .\int_rows_reg[1]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_187),
        .\int_rows_reg[1]_2 (filter2D_hls_CONTROL_BUS_s_axi_U_n_239),
        .\int_rows_reg[2]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_238),
        .\int_rows_reg[31]_0 (rows),
        .\int_rows_reg[3]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_254),
        .\int_rows_reg[4]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_198),
        .\int_rows_reg[4]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_242),
        .\int_rows_reg[5]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_237),
        .\int_rows_reg[7]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_180,filter2D_hls_CONTROL_BUS_s_axi_U_n_181,filter2D_hls_CONTROL_BUS_s_axi_U_n_182}),
        .\int_rows_reg[7]_1 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_200,filter2D_hls_CONTROL_BUS_s_axi_U_n_201,filter2D_hls_CONTROL_BUS_s_axi_U_n_202,filter2D_hls_CONTROL_BUS_s_axi_U_n_203}),
        .\int_rows_reg[7]_2 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_215,filter2D_hls_CONTROL_BUS_s_axi_U_n_216,filter2D_hls_CONTROL_BUS_s_axi_U_n_217,filter2D_hls_CONTROL_BUS_s_axi_U_n_218}),
        .\int_rows_reg[7]_3 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_219,filter2D_hls_CONTROL_BUS_s_axi_U_n_220,filter2D_hls_CONTROL_BUS_s_axi_U_n_221,filter2D_hls_CONTROL_BUS_s_axi_U_n_222}),
        .\int_rows_reg[7]_4 (filter2D_hls_CONTROL_BUS_s_axi_U_n_241),
        .\int_rows_reg[7]_5 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_249,filter2D_hls_CONTROL_BUS_s_axi_U_n_250,filter2D_hls_CONTROL_BUS_s_axi_U_n_251}),
        .\int_rows_reg[8]_0 (filter2D_hls_CONTROL_BUS_s_axi_U_n_240),
        .\int_rows_reg[8]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_253),
        .\int_rows_reg[9]_0 ({filter2D_hls_CONTROL_BUS_s_axi_U_n_233,filter2D_hls_CONTROL_BUS_s_axi_U_n_234,filter2D_hls_CONTROL_BUS_s_axi_U_n_235}),
        .\int_rows_reg[9]_1 (filter2D_hls_CONTROL_BUS_s_axi_U_n_236),
        .interrupt(interrupt),
        .kernel_val_0_V_0_c_empty_n(kernel_val_0_V_0_c_empty_n),
        .kernel_val_0_V_1_c_empty_n(kernel_val_0_V_1_c_empty_n),
        .kernel_val_1_V_0_c_empty_n(kernel_val_1_V_0_c_empty_n),
        .kernel_val_1_V_1_c_empty_n(kernel_val_1_V_1_c_empty_n),
        .kernel_val_2_V_1_c_empty_n(kernel_val_2_V_1_c_empty_n),
        .\p_p2_i_i_i_reg_1906_reg[10] ({filter2D_hls_CONTROL_BUS_s_axi_U_n_227,filter2D_hls_CONTROL_BUS_s_axi_U_n_228}),
        .\row_assign_8_1_t_i_reg_1875_reg[1] (tmp_3_reg_1855),
        .row_assign_8_2_t_i_fu_974_p2(row_assign_8_2_t_i_fu_974_p2),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID),
        .\tmp_115_i_reg_1789_reg[0] ({Filter2D_U0_n_13,Filter2D_U0_n_14,Filter2D_U0_n_15,Filter2D_U0_n_16,Filter2D_U0_n_17,Filter2D_U0_n_18,Filter2D_U0_n_19,Filter2D_U0_n_20,Filter2D_U0_n_21,Filter2D_U0_n_22,Filter2D_U0_n_23}),
        .tmp_120_1_i_fu_819_p2_carry(Filter2D_U0_n_10),
        .tmp_120_1_i_fu_819_p2_carry__0({Filter2D_U0_n_61,Filter2D_U0_n_62,Filter2D_U0_n_63,Filter2D_U0_n_64,Filter2D_U0_n_65,Filter2D_U0_n_66,Filter2D_U0_n_67,Filter2D_U0_n_68,Filter2D_U0_n_69}),
        .tmp_120_2_i_fu_856_p2_carry__0({Filter2D_U0_n_70,Filter2D_U0_n_71,Filter2D_U0_n_72,Filter2D_U0_n_73,Filter2D_U0_n_74,Filter2D_U0_n_75,Filter2D_U0_n_76,Filter2D_U0_n_77,Filter2D_U0_n_78,Filter2D_U0_n_79}),
        .tmp_120_i_fu_777_p2_carry(p_assign_7_1_i_reg_1827),
        .tmp_120_i_fu_777_p2_carry__0({Filter2D_U0_n_80,Filter2D_U0_n_81,Filter2D_U0_n_82,Filter2D_U0_n_83,Filter2D_U0_n_84,Filter2D_U0_n_85,Filter2D_U0_n_86,Filter2D_U0_n_87,Filter2D_U0_n_88}),
        .tmp_31_fu_764_p3(tmp_31_fu_764_p3),
        .tmp_33_fu_806_p3(tmp_33_fu_806_p3),
        .tmp_37_fu_843_p3(tmp_37_fu_843_p3),
        .\tmp_3_reg_1855_reg[1] (tmp_3_fu_923_p3),
        .tmp_40_i_i3_fu_231_p2_carry(Loop_2_proc_U0_n_13),
        .tmp_40_i_i3_fu_231_p2_carry_0(Loop_2_proc_U0_n_14),
        .tmp_40_i_i3_fu_231_p2_carry_i_2_0(Loop_2_proc_U0_n_12),
        .tmp_40_i_i3_fu_231_p2_carry_i_2_1(Loop_2_proc_U0_n_16),
        .tmp_40_i_i_mid1_fu_226_p2_carry(Loop_2_proc_U0_n_19),
        .tmp_40_i_i_mid1_fu_226_p2_carry_0(Loop_2_proc_U0_n_18),
        .tmp_40_i_i_mid1_fu_226_p2_carry_1(Loop_2_proc_U0_n_20),
        .tmp_40_i_i_mid1_fu_226_p2_carry_i_1(r4_i_i_mid2_reg_382),
        .tmp_40_i_i_mid1_fu_226_p2_carry_i_1_0(Loop_2_proc_U0_n_8),
        .tmp_40_i_i_mid1_fu_226_p2_carry_i_1_1(r4_i_i_reg_150),
        .tmp_40_i_i_mid1_fu_226_p2_carry_i_1_2(Loop_2_proc_U0_n_11),
        .tmp_40_i_i_mid1_fu_226_p2_carry_i_3(Loop_2_proc_U0_n_15),
        .tmp_40_i_i_mid1_fu_226_p2_carry_i_3_0(Loop_2_proc_U0_n_17),
        .tmp_45_reg_1850(tmp_45_reg_1850),
        .tmp_46_fu_965_p2(tmp_46_fu_965_p2),
        .tmp_50_reg_1900(tmp_50_reg_1900),
        .tmp_6_i_fu_1058_p2_carry__0({Filter2D_U0_n_31,Filter2D_U0_n_32,Filter2D_U0_n_33,Filter2D_U0_n_34,Filter2D_U0_n_35,Filter2D_U0_n_36,Filter2D_U0_n_37,Filter2D_U0_n_38,Filter2D_U0_n_39,Filter2D_U0_n_40}),
        .tmp_7_reg_1860(tmp_7_reg_1860),
        .\tmp_7_reg_1860_reg[1] (tmp_7_fu_947_p3),
        .tmp_8_i_fu_1071_p2_carry(Filter2D_U0_n_9),
        .tmp_8_i_fu_1071_p2_carry_0(Filter2D_U0_n_25),
        .tmp_8_i_fu_1071_p2_carry_1(Filter2D_U0_n_41),
        .tmp_8_i_fu_1071_p2_carry_2(Filter2D_U0_n_42),
        .tmp_8_i_fu_1071_p2_carry_3(Filter2D_U0_n_43),
        .tmp_8_i_fu_1071_p2_carry_4(Filter2D_U0_n_44),
        .tmp_8_i_fu_1071_p2_carry_5(Filter2D_U0_n_45),
        .tmp_8_i_fu_1071_p2_carry_6(Filter2D_U0_n_46),
        .tmp_8_i_fu_1071_p2_carry__0(Filter2D_U0_n_47),
        .tmp_8_i_fu_1071_p2_carry__0_0(Filter2D_U0_n_48),
        .tmp_8_i_fu_1071_p2_carry__0_1(Filter2D_U0_n_49));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A g_img_0_data_stream_s_U
       (.D(Loop_1_proc_U0_g_img_0_data_stream_0_V_din),
        .Filter2D_U0_p_src_data_stream_V_read(Filter2D_U0_p_src_data_stream_V_read),
        .\SRL_SIG_reg[0][7] (g_img_0_data_stream_s_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_0_data_stream_s_full_n(g_img_0_data_stream_s_full_n),
        .\mOutPtr_reg[0]_0 (g_img_0_data_stream_s_U_n_0),
        .\mOutPtr_reg[0]_1 (Filter2D_U0_n_27),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0 g_img_1_data_stream_s_U
       (.D(g_img_1_data_stream_s_dout),
        .\SRL_SIG_reg[0][0] (Filter2D_U0_n_97),
        .\SRL_SIG_reg[0][1] (Filter2D_U0_n_96),
        .\SRL_SIG_reg[0][2] (Filter2D_U0_n_95),
        .\SRL_SIG_reg[0][3] (Filter2D_U0_n_94),
        .\SRL_SIG_reg[0][4] (Filter2D_U0_n_93),
        .\SRL_SIG_reg[0][5] (Filter2D_U0_n_92),
        .\SRL_SIG_reg[0][6] (Filter2D_U0_n_91),
        .\SRL_SIG_reg[0][7] (Filter2D_U0_n_90),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .g_img_1_data_stream_s_empty_n(g_img_1_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .\mOutPtr_reg[0]_0 (g_img_1_data_stream_s_U_n_0),
        .\mOutPtr_reg[0]_1 (Loop_2_proc_U0_n_1),
        .\mOutPtr_reg[1]_0 (Loop_2_proc_U0_n_5),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A kernel_val_0_V_0_c_U
       (.E(kernel_val_1_V_0_c_U_n_4),
        .Filter2D_U0_p_kernel_val_2_V_2_read(Filter2D_U0_p_kernel_val_2_V_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Block_proc_U0_ap_ready(ap_sync_reg_Block_proc_U0_ap_ready),
        .in(r1_V[7:0]),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(kernel_val_0_V_0_c_U_n_1),
        .internal_full_n_reg_1(Filter2D_U0_n_89),
        .kernel_val_0_V_0_c_empty_n(kernel_val_0_V_0_c_empty_n),
        .kernel_val_1_V_2_c_full_n(kernel_val_1_V_2_c_full_n),
        .kernel_val_2_V_0_c_full_n(kernel_val_2_V_0_c_full_n),
        .out(kernel_val_0_V_0_c_dout),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1 kernel_val_0_V_1_c_U
       (.E(kernel_val_1_V_0_c_U_n_4),
        .Filter2D_U0_p_kernel_val_2_V_2_read(Filter2D_U0_p_kernel_val_2_V_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(r1_V[15:8]),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(Filter2D_U0_n_89),
        .kernel_val_0_V_1_c_empty_n(kernel_val_0_V_1_c_empty_n),
        .kernel_val_0_V_1_c_full_n(kernel_val_0_V_1_c_full_n),
        .out(kernel_val_0_V_1_c_dout),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 kernel_val_0_V_2_c_U
       (.E(kernel_val_1_V_0_c_U_n_4),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Filter2D_U0_p_kernel_val_2_V_2_read(Filter2D_U0_p_kernel_val_2_V_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(r1_V[23:16]),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(kernel_val_0_V_2_c_U_n_1),
        .internal_full_n_reg_1(Filter2D_U0_n_89),
        .kernel_val_0_V_2_c_empty_n(kernel_val_0_V_2_c_empty_n),
        .kernel_val_1_V_1_c_full_n(kernel_val_1_V_1_c_full_n),
        .kernel_val_2_V_1_c_full_n(kernel_val_2_V_1_c_full_n),
        .out(kernel_val_0_V_2_c_dout),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 kernel_val_1_V_0_c_U
       (.E(kernel_val_1_V_0_c_U_n_4),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Filter2D_U0_p_kernel_val_2_V_2_read(Filter2D_U0_p_kernel_val_2_V_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_Mat_exit38794_U0_ap_ready(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready),
        .ap_sync_reg_Block_proc_U0_ap_ready(ap_sync_reg_Block_proc_U0_ap_ready),
        .ap_sync_reg_Block_proc_U0_ap_ready_reg(kernel_val_1_V_0_c_U_n_5),
        .in(r2_V[7:0]),
        .int_ap_ready_reg(Loop_1_proc_U0_ap_ready),
        .int_ap_ready_reg_0(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0),
        .int_ap_ready_reg_1(Block_Mat_exit38794_U0_ap_ready),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(Filter2D_U0_n_89),
        .kernel_val_0_V_1_c_full_n(kernel_val_0_V_1_c_full_n),
        .kernel_val_1_V_0_c_empty_n(kernel_val_1_V_0_c_empty_n),
        .kernel_val_2_V_2_c_full_n(kernel_val_2_V_2_c_full_n),
        .out(kernel_val_1_V_0_c_dout),
        .r_V_2_1_i_reg_2037_reg(kernel_val_0_V_2_c_U_n_1),
        .r_V_2_1_i_reg_2037_reg_0(kernel_val_0_V_0_c_U_n_1),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 kernel_val_1_V_1_c_U
       (.E(kernel_val_1_V_0_c_U_n_4),
        .Filter2D_U0_p_kernel_val_2_V_2_read(Filter2D_U0_p_kernel_val_2_V_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(r2_V[15:8]),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(Filter2D_U0_n_89),
        .kernel_val_1_V_1_c_empty_n(kernel_val_1_V_1_c_empty_n),
        .kernel_val_1_V_1_c_full_n(kernel_val_1_V_1_c_full_n),
        .out(kernel_val_1_V_1_c_dout),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5 kernel_val_1_V_2_c_U
       (.E(kernel_val_1_V_0_c_U_n_4),
        .Filter2D_U0_p_kernel_val_2_V_2_read(Filter2D_U0_p_kernel_val_2_V_2_read),
        .\ap_CS_fsm_reg[0] (filter2D_hls_CONTROL_BUS_s_axi_U_n_175),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(r2_V[23:16]),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(kernel_val_1_V_2_c_U_n_2),
        .internal_full_n_reg_0(Filter2D_U0_n_89),
        .kernel_val_0_V_2_c_empty_n(kernel_val_0_V_2_c_empty_n),
        .kernel_val_1_V_2_c_empty_n(kernel_val_1_V_2_c_empty_n),
        .kernel_val_1_V_2_c_full_n(kernel_val_1_V_2_c_full_n),
        .kernel_val_2_V_0_c_empty_n(kernel_val_2_V_0_c_empty_n),
        .kernel_val_2_V_2_c_empty_n(kernel_val_2_V_2_c_empty_n),
        .out(kernel_val_1_V_2_c_dout),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6 kernel_val_2_V_0_c_U
       (.E(kernel_val_1_V_0_c_U_n_4),
        .Filter2D_U0_p_kernel_val_2_V_2_read(Filter2D_U0_p_kernel_val_2_V_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(r3_V[7:0]),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(Filter2D_U0_n_89),
        .kernel_val_2_V_0_c_empty_n(kernel_val_2_V_0_c_empty_n),
        .kernel_val_2_V_0_c_full_n(kernel_val_2_V_0_c_full_n),
        .out(kernel_val_2_V_0_c_dout),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7 kernel_val_2_V_1_c_U
       (.E(kernel_val_1_V_0_c_U_n_4),
        .Filter2D_U0_p_kernel_val_2_V_2_read(Filter2D_U0_p_kernel_val_2_V_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(r3_V[15:8]),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(Filter2D_U0_n_89),
        .kernel_val_2_V_1_c_empty_n(kernel_val_2_V_1_c_empty_n),
        .kernel_val_2_V_1_c_full_n(kernel_val_2_V_1_c_full_n),
        .out(kernel_val_2_V_1_c_dout),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8 kernel_val_2_V_2_c_U
       (.E(kernel_val_1_V_0_c_U_n_4),
        .Filter2D_U0_p_kernel_val_2_V_2_read(Filter2D_U0_p_kernel_val_2_V_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(r3_V[23:16]),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(Filter2D_U0_n_89),
        .kernel_val_2_V_2_c_empty_n(kernel_val_2_V_2_c_empty_n),
        .kernel_val_2_V_2_c_full_n(kernel_val_2_V_2_c_full_n),
        .out(kernel_val_2_V_2_c_dout),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A packets_loc_channel_U
       (.Block_Mat_exit38794_U0_ap_continue(Block_Mat_exit38794_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_Mat_exit38794_U0_ap_return),
        .internal_full_n_reg_0(Loop_1_proc_U0_n_12),
        .\mOutPtr_reg[0]_0 (Block_Mat_exit38794_U0_ap_ready),
        .\mOutPtr_reg[2]_0 (Loop_1_proc_U0_ap_ready),
        .out(packets_loc_channel_dout),
        .packets_loc_channel_empty_n(packets_loc_channel_empty_n),
        .shiftReg_ce(shiftReg_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_CONTROL_BUS_s_axi
   (\FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CONTROL_BUS_RVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CONTROL_BUS_BVALID,
    Q,
    \int_r2_V_reg[23]_0 ,
    \int_r1_V_reg[23]_0 ,
    \int_cols_reg[31]_0 ,
    \int_rows_reg[31]_0 ,
    \int_channels_reg[31]_0 ,
    Filter2D_U0_ap_start,
    interrupt,
    int_ap_start_reg_0,
    S,
    \int_rows_reg[7]_0 ,
    \int_rows_reg[10]_0 ,
    \int_rows_reg[1]_0 ,
    \int_rows_reg[1]_1 ,
    DI,
    \int_cols_reg[7]_0 ,
    \int_cols_reg[9]_0 ,
    \int_cols_reg[11]_0 ,
    \int_rows_reg[4]_0 ,
    \int_rows_reg[10]_1 ,
    \int_rows_reg[7]_1 ,
    \int_rows_reg[0]_0 ,
    \int_rows_reg[10]_2 ,
    \int_cols_reg[2]_0 ,
    \int_cols_reg[6]_0 ,
    \int_cols_reg[7]_1 ,
    \int_rows_reg[7]_2 ,
    \int_rows_reg[7]_3 ,
    \int_rows_reg[10]_3 ,
    \int_rows_reg[10]_4 ,
    \p_p2_i_i_i_reg_1906_reg[10] ,
    \int_cols_reg[11]_1 ,
    \int_rows_reg[11]_0 ,
    \int_rows_reg[11]_1 ,
    \int_rows_reg[11]_2 ,
    \int_rows_reg[9]_0 ,
    \int_rows_reg[9]_1 ,
    \int_rows_reg[5]_0 ,
    \int_rows_reg[2]_0 ,
    \int_rows_reg[1]_2 ,
    \int_rows_reg[8]_0 ,
    \int_rows_reg[7]_4 ,
    \int_rows_reg[4]_1 ,
    D,
    \int_cols_reg[0]_0 ,
    row_assign_8_2_t_i_fu_974_p2,
    tmp_46_fu_965_p2,
    \int_rows_reg[7]_5 ,
    \int_rows_reg[10]_5 ,
    \int_rows_reg[8]_1 ,
    \int_rows_reg[3]_0 ,
    \int_rows_reg[0]_1 ,
    \int_rows_reg[0]_2 ,
    s_axi_CONTROL_BUS_RDATA,
    ap_clk,
    ap_rst_n_inv,
    ap_idle,
    ap_sync_ready,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WDATA,
    kernel_val_1_V_0_c_empty_n,
    kernel_val_2_V_1_c_empty_n,
    kernel_val_0_V_0_c_empty_n,
    kernel_val_1_V_1_c_empty_n,
    kernel_val_0_V_1_c_empty_n,
    exitcond388_i_i_fu_982_p2_carry,
    \tmp_115_i_reg_1789_reg[0] ,
    tmp_6_i_fu_1058_p2_carry__0,
    tmp_8_i_fu_1071_p2_carry,
    tmp_8_i_fu_1071_p2_carry_0,
    tmp_50_reg_1900,
    tmp_120_1_i_fu_819_p2_carry,
    \tmp_3_reg_1855_reg[1] ,
    tmp_120_1_i_fu_819_p2_carry__0,
    tmp_33_fu_806_p3,
    tmp_8_i_fu_1071_p2_carry_1,
    tmp_8_i_fu_1071_p2_carry_2,
    tmp_8_i_fu_1071_p2_carry_3,
    tmp_8_i_fu_1071_p2_carry_4,
    tmp_8_i_fu_1071_p2_carry_5,
    tmp_8_i_fu_1071_p2_carry_6,
    tmp_8_i_fu_1071_p2_carry__0,
    tmp_120_2_i_fu_856_p2_carry__0,
    \tmp_7_reg_1860_reg[1] ,
    tmp_120_i_fu_777_p2_carry,
    tmp_37_fu_843_p3,
    tmp_120_i_fu_777_p2_carry__0,
    tmp_31_fu_764_p3,
    tmp_8_i_fu_1071_p2_carry__0_0,
    tmp_8_i_fu_1071_p2_carry__0_1,
    tmp_40_i_i_mid1_fu_226_p2_carry_i_1,
    tmp_40_i_i_mid1_fu_226_p2_carry_i_1_0,
    tmp_40_i_i_mid1_fu_226_p2_carry_i_1_1,
    tmp_40_i_i3_fu_231_p2_carry,
    tmp_40_i_i3_fu_231_p2_carry_i_2_0,
    tmp_40_i_i3_fu_231_p2_carry_i_2_1,
    tmp_40_i_i3_fu_231_p2_carry_0,
    tmp_40_i_i_mid1_fu_226_p2_carry_i_3,
    tmp_40_i_i_mid1_fu_226_p2_carry_i_3_0,
    tmp_40_i_i_mid1_fu_226_p2_carry,
    tmp_40_i_i_mid1_fu_226_p2_carry_0,
    tmp_40_i_i_mid1_fu_226_p2_carry_1,
    \row_assign_8_1_t_i_reg_1875_reg[1] ,
    ADDRBWRADDR,
    tmp_7_reg_1860,
    tmp_45_reg_1850,
    \int_isr_reg[0]_0 ,
    ap_rst_n_AXI_LITE_clk,
    tmp_40_i_i_mid1_fu_226_p2_carry_i_1_2,
    AXI_LITE_clk,
    s_axi_CONTROL_BUS_AWADDR);
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CONTROL_BUS_RVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CONTROL_BUS_BVALID;
  output [23:0]Q;
  output [23:0]\int_r2_V_reg[23]_0 ;
  output [23:0]\int_r1_V_reg[23]_0 ;
  output [31:0]\int_cols_reg[31]_0 ;
  output [31:0]\int_rows_reg[31]_0 ;
  output [31:0]\int_channels_reg[31]_0 ;
  output Filter2D_U0_ap_start;
  output interrupt;
  output int_ap_start_reg_0;
  output [3:0]S;
  output [2:0]\int_rows_reg[7]_0 ;
  output [2:0]\int_rows_reg[10]_0 ;
  output [0:0]\int_rows_reg[1]_0 ;
  output \int_rows_reg[1]_1 ;
  output [3:0]DI;
  output [3:0]\int_cols_reg[7]_0 ;
  output [0:0]\int_cols_reg[9]_0 ;
  output [0:0]\int_cols_reg[11]_0 ;
  output [0:0]\int_rows_reg[4]_0 ;
  output [0:0]\int_rows_reg[10]_1 ;
  output [3:0]\int_rows_reg[7]_1 ;
  output \int_rows_reg[0]_0 ;
  output [1:0]\int_rows_reg[10]_2 ;
  output [2:0]\int_cols_reg[2]_0 ;
  output [3:0]\int_cols_reg[6]_0 ;
  output [0:0]\int_cols_reg[7]_1 ;
  output [3:0]\int_rows_reg[7]_2 ;
  output [3:0]\int_rows_reg[7]_3 ;
  output [1:0]\int_rows_reg[10]_3 ;
  output [1:0]\int_rows_reg[10]_4 ;
  output [1:0]\p_p2_i_i_i_reg_1906_reg[10] ;
  output [0:0]\int_cols_reg[11]_1 ;
  output [0:0]\int_rows_reg[11]_0 ;
  output [0:0]\int_rows_reg[11]_1 ;
  output [0:0]\int_rows_reg[11]_2 ;
  output [2:0]\int_rows_reg[9]_0 ;
  output \int_rows_reg[9]_1 ;
  output \int_rows_reg[5]_0 ;
  output \int_rows_reg[2]_0 ;
  output [0:0]\int_rows_reg[1]_2 ;
  output \int_rows_reg[8]_0 ;
  output \int_rows_reg[7]_4 ;
  output \int_rows_reg[4]_1 ;
  output [1:0]D;
  output [1:0]\int_cols_reg[0]_0 ;
  output [0:0]row_assign_8_2_t_i_fu_974_p2;
  output [0:0]tmp_46_fu_965_p2;
  output [2:0]\int_rows_reg[7]_5 ;
  output [0:0]\int_rows_reg[10]_5 ;
  output \int_rows_reg[8]_1 ;
  output \int_rows_reg[3]_0 ;
  output \int_rows_reg[0]_1 ;
  output \int_rows_reg[0]_2 ;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_idle;
  input ap_sync_ready;
  input [6:0]s_axi_CONTROL_BUS_ARADDR;
  input s_axi_CONTROL_BUS_ARVALID;
  input s_axi_CONTROL_BUS_RREADY;
  input s_axi_CONTROL_BUS_AWVALID;
  input s_axi_CONTROL_BUS_WVALID;
  input s_axi_CONTROL_BUS_BREADY;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input kernel_val_1_V_0_c_empty_n;
  input kernel_val_2_V_1_c_empty_n;
  input kernel_val_0_V_0_c_empty_n;
  input kernel_val_1_V_1_c_empty_n;
  input kernel_val_0_V_1_c_empty_n;
  input [10:0]exitcond388_i_i_fu_982_p2_carry;
  input [10:0]\tmp_115_i_reg_1789_reg[0] ;
  input [9:0]tmp_6_i_fu_1058_p2_carry__0;
  input tmp_8_i_fu_1071_p2_carry;
  input tmp_8_i_fu_1071_p2_carry_0;
  input tmp_50_reg_1900;
  input tmp_120_1_i_fu_819_p2_carry;
  input [0:0]\tmp_3_reg_1855_reg[1] ;
  input [8:0]tmp_120_1_i_fu_819_p2_carry__0;
  input tmp_33_fu_806_p3;
  input tmp_8_i_fu_1071_p2_carry_1;
  input tmp_8_i_fu_1071_p2_carry_2;
  input tmp_8_i_fu_1071_p2_carry_3;
  input tmp_8_i_fu_1071_p2_carry_4;
  input tmp_8_i_fu_1071_p2_carry_5;
  input tmp_8_i_fu_1071_p2_carry_6;
  input tmp_8_i_fu_1071_p2_carry__0;
  input [9:0]tmp_120_2_i_fu_856_p2_carry__0;
  input [0:0]\tmp_7_reg_1860_reg[1] ;
  input [0:0]tmp_120_i_fu_777_p2_carry;
  input tmp_37_fu_843_p3;
  input [8:0]tmp_120_i_fu_777_p2_carry__0;
  input tmp_31_fu_764_p3;
  input tmp_8_i_fu_1071_p2_carry__0_0;
  input [0:0]tmp_8_i_fu_1071_p2_carry__0_1;
  input [1:0]tmp_40_i_i_mid1_fu_226_p2_carry_i_1;
  input tmp_40_i_i_mid1_fu_226_p2_carry_i_1_0;
  input [1:0]tmp_40_i_i_mid1_fu_226_p2_carry_i_1_1;
  input tmp_40_i_i3_fu_231_p2_carry;
  input tmp_40_i_i3_fu_231_p2_carry_i_2_0;
  input tmp_40_i_i3_fu_231_p2_carry_i_2_1;
  input tmp_40_i_i3_fu_231_p2_carry_0;
  input tmp_40_i_i_mid1_fu_226_p2_carry_i_3;
  input tmp_40_i_i_mid1_fu_226_p2_carry_i_3_0;
  input tmp_40_i_i_mid1_fu_226_p2_carry;
  input tmp_40_i_i_mid1_fu_226_p2_carry_0;
  input tmp_40_i_i_mid1_fu_226_p2_carry_1;
  input [1:0]\row_assign_8_1_t_i_reg_1875_reg[1] ;
  input [1:0]ADDRBWRADDR;
  input [1:0]tmp_7_reg_1860;
  input [0:0]tmp_45_reg_1850;
  input \int_isr_reg[0]_0 ;
  input ap_rst_n_AXI_LITE_clk;
  input tmp_40_i_i_mid1_fu_226_p2_carry_i_1_2;
  input AXI_LITE_clk;
  input [6:0]s_axi_CONTROL_BUS_AWADDR;

  wire [1:0]ADDRBWRADDR;
  wire AXI_LITE_clk;
  wire [1:0]D;
  wire [3:0]DI;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire Filter2D_U0_ap_start;
  wire [23:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_done_ext;
  wire ap_done_ext_i_2_n_0;
  wire ap_done_get;
  wire ap_idle;
  wire ap_rst_n_AXI_LITE_clk;
  wire ap_rst_n_AXI_LITE_clk_inv;
  wire ap_rst_n_inv;
  wire ap_start_mask;
  wire ap_start_mask_i_3_n_0;
  wire ap_start_mask_i_4_n_0;
  wire ap_start_set;
  wire ap_sync_ready;
  wire ar_hs;
  wire [7:1]data0;
  wire [10:0]exitcond388_i_i_fu_982_p2_carry;
  wire exitcond388_i_i_fu_982_p2_carry_i_10_n_0;
  wire exitcond388_i_i_fu_982_p2_carry_i_5_n_0;
  wire exitcond388_i_i_fu_982_p2_carry_i_6_n_0;
  wire exitcond388_i_i_fu_982_p2_carry_i_7_n_0;
  wire exitcond388_i_i_fu_982_p2_carry_i_8_n_0;
  wire exitcond388_i_i_fu_982_p2_carry_i_9_n_0;
  wire exitcond389_i_i_fu_650_p2_carry_i_10_n_0;
  wire exitcond389_i_i_fu_650_p2_carry_i_5_n_0;
  wire exitcond389_i_i_fu_650_p2_carry_i_6_n_0;
  wire exitcond389_i_i_fu_650_p2_carry_i_7_n_0;
  wire int_ap_done_i_1_n_0;
  wire int_ap_start0;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_channels0;
  wire \int_channels[31]_i_1_n_0 ;
  wire [31:0]\int_channels_reg[31]_0 ;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire [1:0]\int_cols_reg[0]_0 ;
  wire [0:0]\int_cols_reg[11]_0 ;
  wire [0:0]\int_cols_reg[11]_1 ;
  wire [2:0]\int_cols_reg[2]_0 ;
  wire [31:0]\int_cols_reg[31]_0 ;
  wire [3:0]\int_cols_reg[6]_0 ;
  wire [3:0]\int_cols_reg[7]_0 ;
  wire [0:0]\int_cols_reg[7]_1 ;
  wire [0:0]\int_cols_reg[9]_0 ;
  wire int_gie;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire int_isr_reg02_out;
  wire \int_isr_reg[0]_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_mode0;
  wire \int_mode[31]_i_1_n_0 ;
  wire \int_mode_reg_n_0_[0] ;
  wire \int_mode_reg_n_0_[10] ;
  wire \int_mode_reg_n_0_[11] ;
  wire \int_mode_reg_n_0_[12] ;
  wire \int_mode_reg_n_0_[13] ;
  wire \int_mode_reg_n_0_[14] ;
  wire \int_mode_reg_n_0_[15] ;
  wire \int_mode_reg_n_0_[16] ;
  wire \int_mode_reg_n_0_[17] ;
  wire \int_mode_reg_n_0_[18] ;
  wire \int_mode_reg_n_0_[19] ;
  wire \int_mode_reg_n_0_[1] ;
  wire \int_mode_reg_n_0_[20] ;
  wire \int_mode_reg_n_0_[21] ;
  wire \int_mode_reg_n_0_[22] ;
  wire \int_mode_reg_n_0_[23] ;
  wire \int_mode_reg_n_0_[24] ;
  wire \int_mode_reg_n_0_[25] ;
  wire \int_mode_reg_n_0_[26] ;
  wire \int_mode_reg_n_0_[27] ;
  wire \int_mode_reg_n_0_[28] ;
  wire \int_mode_reg_n_0_[29] ;
  wire \int_mode_reg_n_0_[2] ;
  wire \int_mode_reg_n_0_[30] ;
  wire \int_mode_reg_n_0_[31] ;
  wire \int_mode_reg_n_0_[3] ;
  wire \int_mode_reg_n_0_[4] ;
  wire \int_mode_reg_n_0_[5] ;
  wire \int_mode_reg_n_0_[6] ;
  wire \int_mode_reg_n_0_[7] ;
  wire \int_mode_reg_n_0_[8] ;
  wire \int_mode_reg_n_0_[9] ;
  wire [31:0]int_r1_V0;
  wire \int_r1_V[31]_i_1_n_0 ;
  wire [23:0]\int_r1_V_reg[23]_0 ;
  wire [31:0]int_r2_V0;
  wire \int_r2_V[31]_i_1_n_0 ;
  wire [23:0]\int_r2_V_reg[23]_0 ;
  wire [31:0]int_r3_V0;
  wire \int_r3_V[31]_i_1_n_0 ;
  wire \int_r3_V[31]_i_3_n_0 ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_0 ;
  wire \int_rows_reg[0]_0 ;
  wire \int_rows_reg[0]_1 ;
  wire \int_rows_reg[0]_2 ;
  wire [2:0]\int_rows_reg[10]_0 ;
  wire [0:0]\int_rows_reg[10]_1 ;
  wire [1:0]\int_rows_reg[10]_2 ;
  wire [1:0]\int_rows_reg[10]_3 ;
  wire [1:0]\int_rows_reg[10]_4 ;
  wire [0:0]\int_rows_reg[10]_5 ;
  wire [0:0]\int_rows_reg[11]_0 ;
  wire [0:0]\int_rows_reg[11]_1 ;
  wire [0:0]\int_rows_reg[11]_2 ;
  wire [0:0]\int_rows_reg[1]_0 ;
  wire \int_rows_reg[1]_1 ;
  wire [0:0]\int_rows_reg[1]_2 ;
  wire \int_rows_reg[2]_0 ;
  wire [31:0]\int_rows_reg[31]_0 ;
  wire \int_rows_reg[3]_0 ;
  wire [0:0]\int_rows_reg[4]_0 ;
  wire \int_rows_reg[4]_1 ;
  wire \int_rows_reg[5]_0 ;
  wire [2:0]\int_rows_reg[7]_0 ;
  wire [3:0]\int_rows_reg[7]_1 ;
  wire [3:0]\int_rows_reg[7]_2 ;
  wire [3:0]\int_rows_reg[7]_3 ;
  wire \int_rows_reg[7]_4 ;
  wire [2:0]\int_rows_reg[7]_5 ;
  wire \int_rows_reg[8]_0 ;
  wire \int_rows_reg[8]_1 ;
  wire [2:0]\int_rows_reg[9]_0 ;
  wire \int_rows_reg[9]_1 ;
  wire interrupt;
  wire isr_mask;
  wire isr_mask_i_2_n_0;
  wire isr_toggle;
  wire kernel_val_0_V_0_c_empty_n;
  wire kernel_val_0_V_1_c_empty_n;
  wire kernel_val_1_V_0_c_empty_n;
  wire kernel_val_1_V_1_c_empty_n;
  wire kernel_val_2_V_1_c_empty_n;
  wire p_0_in;
  wire p_1_in;
  wire [1:0]\p_p2_i_i_i_reg_1906_reg[10] ;
  wire [31:24]r1_V;
  wire [31:24]r2_V;
  wire [31:24]r3_V;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [1:0]\row_assign_8_1_t_i_reg_1875_reg[1] ;
  wire [0:0]row_assign_8_2_t_i_fu_974_p2;
  wire [6:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [6:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire [10:0]\tmp_115_i_reg_1789_reg[0] ;
  wire tmp_120_1_i_fu_819_p2_carry;
  wire [8:0]tmp_120_1_i_fu_819_p2_carry__0;
  wire [9:0]tmp_120_2_i_fu_856_p2_carry__0;
  wire [0:0]tmp_120_i_fu_777_p2_carry;
  wire [8:0]tmp_120_i_fu_777_p2_carry__0;
  wire tmp_31_fu_764_p3;
  wire tmp_33_fu_806_p3;
  wire tmp_37_fu_843_p3;
  wire [0:0]\tmp_3_reg_1855_reg[1] ;
  wire tmp_40_i_i3_fu_231_p2_carry;
  wire tmp_40_i_i3_fu_231_p2_carry_0;
  wire tmp_40_i_i3_fu_231_p2_carry_i_2_0;
  wire tmp_40_i_i3_fu_231_p2_carry_i_2_1;
  wire tmp_40_i_i3_fu_231_p2_carry_i_5_n_0;
  wire tmp_40_i_i3_fu_231_p2_carry_i_7_n_0;
  wire tmp_40_i_i3_fu_231_p2_carry_i_8_n_0;
  wire tmp_40_i_i_mid1_fu_226_p2_carry;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_0;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_1;
  wire [1:0]tmp_40_i_i_mid1_fu_226_p2_carry_i_1;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_i_1_0;
  wire [1:0]tmp_40_i_i_mid1_fu_226_p2_carry_i_1_1;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_i_1_2;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_i_3;
  wire tmp_40_i_i_mid1_fu_226_p2_carry_i_3_0;
  wire [0:0]tmp_45_reg_1850;
  wire [0:0]tmp_46_fu_965_p2;
  wire tmp_50_reg_1900;
  wire [9:0]tmp_6_i_fu_1058_p2_carry__0;
  wire [1:0]tmp_7_reg_1860;
  wire [0:0]\tmp_7_reg_1860_reg[1] ;
  wire tmp_8_i_fu_1071_p2_carry;
  wire tmp_8_i_fu_1071_p2_carry_0;
  wire tmp_8_i_fu_1071_p2_carry_1;
  wire tmp_8_i_fu_1071_p2_carry_2;
  wire tmp_8_i_fu_1071_p2_carry_3;
  wire tmp_8_i_fu_1071_p2_carry_4;
  wire tmp_8_i_fu_1071_p2_carry_5;
  wire tmp_8_i_fu_1071_p2_carry_6;
  wire tmp_8_i_fu_1071_p2_carry__0;
  wire tmp_8_i_fu_1071_p2_carry__0_0;
  wire [0:0]tmp_8_i_fu_1071_p2_carry__0_1;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_RREADY),
        .I1(s_axi_CONTROL_BUS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CONTROL_BUS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_RREADY),
        .I3(s_axi_CONTROL_BUS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CONTROL_BUS_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_AWVALID),
        .I3(s_axi_CONTROL_BUS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CONTROL_BUS_BREADY),
        .I3(s_axi_CONTROL_BUS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ap_done_ext_i_1
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[0]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(ap_done_ext_i_2_n_0),
        .O(ap_done_get));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ap_done_ext_i_2
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[6]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .O(ap_done_ext_i_2_n_0));
  FDRE ap_done_ext_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_get),
        .Q(ap_done_ext),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ap_start_mask_i_1
       (.I0(ap_rst_n_AXI_LITE_clk),
        .O(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ap_start_mask_i_2
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_CONTROL_BUS_WSTRB[0]),
        .I3(ap_start_mask_i_3_n_0),
        .O(ap_start_set));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ap_start_mask_i_3
       (.I0(ap_start_mask_i_4_n_0),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(ap_start_mask_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ap_start_mask_i_4
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(ap_start_mask_i_4_n_0));
  FDRE ap_start_mask_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_start_set),
        .Q(ap_start_mask),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \col_assign_1_t_i_reg_1943[0]_i_1 
       (.I0(\int_cols_reg[31]_0 [0]),
        .I1(ADDRBWRADDR[0]),
        .O(\int_cols_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \col_assign_1_t_i_reg_1943[1]_i_2 
       (.I0(\int_cols_reg[31]_0 [0]),
        .I1(ADDRBWRADDR[0]),
        .I2(ADDRBWRADDR[1]),
        .I3(\int_cols_reg[31]_0 [1]),
        .O(\int_cols_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h09906009)) 
    exitcond388_i_i_fu_982_p2_carry_i_1
       (.I0(\int_cols_reg[31]_0 [10]),
        .I1(exitcond388_i_i_fu_982_p2_carry[10]),
        .I2(\int_cols_reg[31]_0 [9]),
        .I3(exitcond388_i_i_fu_982_p2_carry_i_5_n_0),
        .I4(exitcond388_i_i_fu_982_p2_carry[9]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    exitcond388_i_i_fu_982_p2_carry_i_10
       (.I0(\int_cols_reg[31]_0 [4]),
        .I1(\int_cols_reg[31]_0 [2]),
        .I2(\int_cols_reg[31]_0 [1]),
        .I3(\int_cols_reg[31]_0 [3]),
        .I4(\int_cols_reg[31]_0 [5]),
        .O(exitcond388_i_i_fu_982_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h0000A659)) 
    exitcond388_i_i_fu_982_p2_carry_i_2
       (.I0(\int_cols_reg[31]_0 [8]),
        .I1(\int_cols_reg[31]_0 [7]),
        .I2(exitcond388_i_i_fu_982_p2_carry_i_6_n_0),
        .I3(exitcond388_i_i_fu_982_p2_carry[8]),
        .I4(exitcond388_i_i_fu_982_p2_carry_i_7_n_0),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h0096)) 
    exitcond388_i_i_fu_982_p2_carry_i_3
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(exitcond388_i_i_fu_982_p2_carry_i_8_n_0),
        .I2(exitcond388_i_i_fu_982_p2_carry[5]),
        .I3(exitcond388_i_i_fu_982_p2_carry_i_9_n_0),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090090009000090)) 
    exitcond388_i_i_fu_982_p2_carry_i_4
       (.I0(\int_cols_reg[31]_0 [0]),
        .I1(exitcond388_i_i_fu_982_p2_carry[0]),
        .I2(exitcond388_i_i_fu_982_p2_carry[1]),
        .I3(\int_cols_reg[31]_0 [1]),
        .I4(exitcond388_i_i_fu_982_p2_carry[2]),
        .I5(\int_cols_reg[31]_0 [2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h08)) 
    exitcond388_i_i_fu_982_p2_carry_i_5
       (.I0(\int_cols_reg[31]_0 [8]),
        .I1(\int_cols_reg[31]_0 [7]),
        .I2(exitcond388_i_i_fu_982_p2_carry_i_6_n_0),
        .O(exitcond388_i_i_fu_982_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    exitcond388_i_i_fu_982_p2_carry_i_6
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(\int_cols_reg[31]_0 [3]),
        .I2(\int_cols_reg[31]_0 [1]),
        .I3(\int_cols_reg[31]_0 [2]),
        .I4(\int_cols_reg[31]_0 [4]),
        .I5(\int_cols_reg[31]_0 [6]),
        .O(exitcond388_i_i_fu_982_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h7BE7DEBD)) 
    exitcond388_i_i_fu_982_p2_carry_i_7
       (.I0(exitcond388_i_i_fu_982_p2_carry[6]),
        .I1(\int_cols_reg[31]_0 [7]),
        .I2(\int_cols_reg[31]_0 [6]),
        .I3(exitcond388_i_i_fu_982_p2_carry_i_10_n_0),
        .I4(exitcond388_i_i_fu_982_p2_carry[7]),
        .O(exitcond388_i_i_fu_982_p2_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    exitcond388_i_i_fu_982_p2_carry_i_8
       (.I0(\int_cols_reg[31]_0 [3]),
        .I1(\int_cols_reg[31]_0 [1]),
        .I2(\int_cols_reg[31]_0 [2]),
        .I3(\int_cols_reg[31]_0 [4]),
        .O(exitcond388_i_i_fu_982_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hE77B7B7BBDDEDEDE)) 
    exitcond388_i_i_fu_982_p2_carry_i_9
       (.I0(exitcond388_i_i_fu_982_p2_carry[3]),
        .I1(\int_cols_reg[31]_0 [4]),
        .I2(\int_cols_reg[31]_0 [3]),
        .I3(\int_cols_reg[31]_0 [1]),
        .I4(\int_cols_reg[31]_0 [2]),
        .I5(exitcond388_i_i_fu_982_p2_carry[4]),
        .O(exitcond388_i_i_fu_982_p2_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'h09906009)) 
    exitcond389_i_i_fu_650_p2_carry_i_1
       (.I0(\int_rows_reg[31]_0 [10]),
        .I1(\tmp_115_i_reg_1789_reg[0] [10]),
        .I2(\int_rows_reg[31]_0 [9]),
        .I3(exitcond389_i_i_fu_650_p2_carry_i_5_n_0),
        .I4(\tmp_115_i_reg_1789_reg[0] [9]),
        .O(\int_rows_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    exitcond389_i_i_fu_650_p2_carry_i_10
       (.I0(\int_rows_reg[31]_0 [6]),
        .I1(\int_rows_reg[31]_0 [5]),
        .I2(\int_rows_reg[31]_0 [3]),
        .I3(\int_rows_reg[31]_0 [1]),
        .I4(\int_rows_reg[31]_0 [2]),
        .I5(\int_rows_reg[31]_0 [4]),
        .O(exitcond389_i_i_fu_650_p2_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h8228)) 
    exitcond389_i_i_fu_650_p2_carry_i_2
       (.I0(exitcond389_i_i_fu_650_p2_carry_i_6_n_0),
        .I1(\int_rows_reg[31]_0 [6]),
        .I2(exitcond389_i_i_fu_650_p2_carry_i_7_n_0),
        .I3(\tmp_115_i_reg_1789_reg[0] [6]),
        .O(\int_rows_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h0090090009000090)) 
    exitcond389_i_i_fu_650_p2_carry_i_4
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(\tmp_115_i_reg_1789_reg[0] [0]),
        .I2(\tmp_115_i_reg_1789_reg[0] [1]),
        .I3(\int_rows_reg[31]_0 [1]),
        .I4(\int_rows_reg[31]_0 [2]),
        .I5(\tmp_115_i_reg_1789_reg[0] [2]),
        .O(\int_rows_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h80)) 
    exitcond389_i_i_fu_650_p2_carry_i_5
       (.I0(\int_rows_reg[31]_0 [8]),
        .I1(exitcond389_i_i_fu_650_p2_carry_i_10_n_0),
        .I2(\int_rows_reg[31]_0 [7]),
        .O(exitcond389_i_i_fu_650_p2_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h09906009)) 
    exitcond389_i_i_fu_650_p2_carry_i_6
       (.I0(\int_rows_reg[31]_0 [8]),
        .I1(\tmp_115_i_reg_1789_reg[0] [8]),
        .I2(\int_rows_reg[31]_0 [7]),
        .I3(exitcond389_i_i_fu_650_p2_carry_i_10_n_0),
        .I4(\tmp_115_i_reg_1789_reg[0] [7]),
        .O(exitcond389_i_i_fu_650_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    exitcond389_i_i_fu_650_p2_carry_i_7
       (.I0(\int_rows_reg[31]_0 [4]),
        .I1(\int_rows_reg[31]_0 [2]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(\int_rows_reg[31]_0 [3]),
        .I4(\int_rows_reg[31]_0 [5]),
        .O(exitcond389_i_i_fu_650_p2_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h7)) 
    exitcond389_i_i_fu_650_p2_carry_i_8
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(\int_rows_reg[31]_0 [2]),
        .O(\int_rows_reg[1]_1 ));
  LUT4 #(
    .INIT(16'hFBF0)) 
    int_ap_done_i_1
       (.I0(ap_done_get),
        .I1(ap_done_ext),
        .I2(\int_isr_reg[0]_0 ),
        .I3(data0[1]),
        .O(int_ap_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start0),
        .I3(Filter2D_U0_ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    int_ap_start_i_2
       (.I0(ap_start_mask_i_3_n_0),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_CONTROL_BUS_WDATA[0]),
        .I4(ap_start_mask),
        .O(int_ap_start0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(Filter2D_U0_ap_start),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_auto_restart_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(ap_start_mask_i_3_n_0),
        .I2(s_axi_CONTROL_BUS_WSTRB[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [0]),
        .O(int_channels0[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [10]),
        .O(int_channels0[10]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [11]),
        .O(int_channels0[11]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [12]),
        .O(int_channels0[12]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [13]),
        .O(int_channels0[13]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [14]),
        .O(int_channels0[14]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [15]),
        .O(int_channels0[15]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [16]),
        .O(int_channels0[16]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [17]),
        .O(int_channels0[17]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [18]),
        .O(int_channels0[18]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [19]),
        .O(int_channels0[19]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [1]),
        .O(int_channels0[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [20]),
        .O(int_channels0[20]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [21]),
        .O(int_channels0[21]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [22]),
        .O(int_channels0[22]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [23]),
        .O(int_channels0[23]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [24]),
        .O(int_channels0[24]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [25]),
        .O(int_channels0[25]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [26]),
        .O(int_channels0[26]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [27]),
        .O(int_channels0[27]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [28]),
        .O(int_channels0[28]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [29]),
        .O(int_channels0[29]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [2]),
        .O(int_channels0[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [30]),
        .O(int_channels0[30]));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_channels[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(isr_mask_i_2_n_0),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_channels[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [31]),
        .O(int_channels0[31]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [3]),
        .O(int_channels0[3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [4]),
        .O(int_channels0[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [5]),
        .O(int_channels0[5]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [6]),
        .O(int_channels0[6]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [7]),
        .O(int_channels0[7]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [8]),
        .O(int_channels0[8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [9]),
        .O(int_channels0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[0] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[0]),
        .Q(\int_channels_reg[31]_0 [0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[10] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[10]),
        .Q(\int_channels_reg[31]_0 [10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[11] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[11]),
        .Q(\int_channels_reg[31]_0 [11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[12] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[12]),
        .Q(\int_channels_reg[31]_0 [12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[13] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[13]),
        .Q(\int_channels_reg[31]_0 [13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[14] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[14]),
        .Q(\int_channels_reg[31]_0 [14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[15] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[15]),
        .Q(\int_channels_reg[31]_0 [15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[16] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[16]),
        .Q(\int_channels_reg[31]_0 [16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[17] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[17]),
        .Q(\int_channels_reg[31]_0 [17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[18] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[18]),
        .Q(\int_channels_reg[31]_0 [18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[19] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[19]),
        .Q(\int_channels_reg[31]_0 [19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[1] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[1]),
        .Q(\int_channels_reg[31]_0 [1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[20] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[20]),
        .Q(\int_channels_reg[31]_0 [20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[21] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[21]),
        .Q(\int_channels_reg[31]_0 [21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[22] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[22]),
        .Q(\int_channels_reg[31]_0 [22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[23] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[23]),
        .Q(\int_channels_reg[31]_0 [23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[24] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[24]),
        .Q(\int_channels_reg[31]_0 [24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[25] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[25]),
        .Q(\int_channels_reg[31]_0 [25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[26] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[26]),
        .Q(\int_channels_reg[31]_0 [26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[27] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[27]),
        .Q(\int_channels_reg[31]_0 [27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[28] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[28]),
        .Q(\int_channels_reg[31]_0 [28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[29] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[29]),
        .Q(\int_channels_reg[31]_0 [29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[2] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[2]),
        .Q(\int_channels_reg[31]_0 [2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[30] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[30]),
        .Q(\int_channels_reg[31]_0 [30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[31] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[31]),
        .Q(\int_channels_reg[31]_0 [31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[3] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[3]),
        .Q(\int_channels_reg[31]_0 [3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[4] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[4]),
        .Q(\int_channels_reg[31]_0 [4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[5] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[5]),
        .Q(\int_channels_reg[31]_0 [5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[6] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[6]),
        .Q(\int_channels_reg[31]_0 [6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[7] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[7]),
        .Q(\int_channels_reg[31]_0 [7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[8] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[8]),
        .Q(\int_channels_reg[31]_0 [8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[9] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[9]),
        .Q(\int_channels_reg[31]_0 [9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [30]),
        .O(int_cols0[30]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(isr_mask_i_2_n_0),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [8]),
        .O(int_cols0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[31]_0 [0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[31]_0 [10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[31]_0 [11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg[31]_0 [12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg[31]_0 [13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg[31]_0 [14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg[31]_0 [15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg[31]_0 [16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg[31]_0 [17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg[31]_0 [18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg[31]_0 [19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[31]_0 [1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg[31]_0 [20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg[31]_0 [21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg[31]_0 [22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg[31]_0 [23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg[31]_0 [24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg[31]_0 [25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg[31]_0 [26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg[31]_0 [27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg[31]_0 [28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg[31]_0 [29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[31]_0 [2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg[31]_0 [30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg[31]_0 [31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[31]_0 [3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[31]_0 [4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[31]_0 [5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[31]_0 [6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[31]_0 [7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[31]_0 [8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[31]_0 [9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    int_gie_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(isr_mask_i_2_n_0),
        .I4(int_gie_i_2_n_0),
        .I5(int_gie),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(ap_start_mask_i_3_n_0),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_CONTROL_BUS_WSTRB[0]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(ap_start_mask_i_3_n_0),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_CONTROL_BUS_WSTRB[0]),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_isr_reg02_out),
        .I2(\int_isr_reg[0]_0 ),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(isr_mask_i_2_n_0),
        .I5(isr_mask),
        .O(int_isr_reg02_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_isr_reg02_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_mode_reg_n_0_[0] ),
        .O(int_mode0[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_mode_reg_n_0_[10] ),
        .O(int_mode0[10]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_mode_reg_n_0_[11] ),
        .O(int_mode0[11]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_mode_reg_n_0_[12] ),
        .O(int_mode0[12]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_mode_reg_n_0_[13] ),
        .O(int_mode0[13]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_mode_reg_n_0_[14] ),
        .O(int_mode0[14]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_mode_reg_n_0_[15] ),
        .O(int_mode0[15]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_mode_reg_n_0_[16] ),
        .O(int_mode0[16]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_mode_reg_n_0_[17] ),
        .O(int_mode0[17]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_mode_reg_n_0_[18] ),
        .O(int_mode0[18]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_mode_reg_n_0_[19] ),
        .O(int_mode0[19]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_mode_reg_n_0_[1] ),
        .O(int_mode0[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_mode_reg_n_0_[20] ),
        .O(int_mode0[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_mode_reg_n_0_[21] ),
        .O(int_mode0[21]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_mode_reg_n_0_[22] ),
        .O(int_mode0[22]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_mode_reg_n_0_[23] ),
        .O(int_mode0[23]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_mode_reg_n_0_[24] ),
        .O(int_mode0[24]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_mode_reg_n_0_[25] ),
        .O(int_mode0[25]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_mode_reg_n_0_[26] ),
        .O(int_mode0[26]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_mode_reg_n_0_[27] ),
        .O(int_mode0[27]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_mode_reg_n_0_[28] ),
        .O(int_mode0[28]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_mode_reg_n_0_[29] ),
        .O(int_mode0[29]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_mode_reg_n_0_[2] ),
        .O(int_mode0[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_mode_reg_n_0_[30] ),
        .O(int_mode0[30]));
  LUT4 #(
    .INIT(16'h0020)) 
    \int_mode[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(isr_mask_i_2_n_0),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_mode[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_mode_reg_n_0_[31] ),
        .O(int_mode0[31]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_mode_reg_n_0_[3] ),
        .O(int_mode0[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_mode_reg_n_0_[4] ),
        .O(int_mode0[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_mode_reg_n_0_[5] ),
        .O(int_mode0[5]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_mode_reg_n_0_[6] ),
        .O(int_mode0[6]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_mode_reg_n_0_[7] ),
        .O(int_mode0[7]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_mode_reg_n_0_[8] ),
        .O(int_mode0[8]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_mode_reg_n_0_[9] ),
        .O(int_mode0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[0] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[0]),
        .Q(\int_mode_reg_n_0_[0] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[10] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[10]),
        .Q(\int_mode_reg_n_0_[10] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[11] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[11]),
        .Q(\int_mode_reg_n_0_[11] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[12] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[12]),
        .Q(\int_mode_reg_n_0_[12] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[13] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[13]),
        .Q(\int_mode_reg_n_0_[13] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[14] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[14]),
        .Q(\int_mode_reg_n_0_[14] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[15] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[15]),
        .Q(\int_mode_reg_n_0_[15] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[16] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[16]),
        .Q(\int_mode_reg_n_0_[16] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[17] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[17]),
        .Q(\int_mode_reg_n_0_[17] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[18] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[18]),
        .Q(\int_mode_reg_n_0_[18] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[19] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[19]),
        .Q(\int_mode_reg_n_0_[19] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[1] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[1]),
        .Q(\int_mode_reg_n_0_[1] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[20] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[20]),
        .Q(\int_mode_reg_n_0_[20] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[21] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[21]),
        .Q(\int_mode_reg_n_0_[21] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[22] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[22]),
        .Q(\int_mode_reg_n_0_[22] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[23] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[23]),
        .Q(\int_mode_reg_n_0_[23] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[24] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[24]),
        .Q(\int_mode_reg_n_0_[24] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[25] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[25]),
        .Q(\int_mode_reg_n_0_[25] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[26] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[26]),
        .Q(\int_mode_reg_n_0_[26] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[27] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[27]),
        .Q(\int_mode_reg_n_0_[27] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[28] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[28]),
        .Q(\int_mode_reg_n_0_[28] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[29] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[29]),
        .Q(\int_mode_reg_n_0_[29] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[2] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[2]),
        .Q(\int_mode_reg_n_0_[2] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[30] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[30]),
        .Q(\int_mode_reg_n_0_[30] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[31] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[31]),
        .Q(\int_mode_reg_n_0_[31] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[3] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[3]),
        .Q(\int_mode_reg_n_0_[3] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[4] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[4]),
        .Q(\int_mode_reg_n_0_[4] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[5] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[5]),
        .Q(\int_mode_reg_n_0_[5] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[6] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[6]),
        .Q(\int_mode_reg_n_0_[6] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[7] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[7]),
        .Q(\int_mode_reg_n_0_[7] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[8] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[8]),
        .Q(\int_mode_reg_n_0_[8] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[9] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[9]),
        .Q(\int_mode_reg_n_0_[9] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r1_V_reg[23]_0 [0]),
        .O(int_r1_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r1_V_reg[23]_0 [10]),
        .O(int_r1_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r1_V_reg[23]_0 [11]),
        .O(int_r1_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r1_V_reg[23]_0 [12]),
        .O(int_r1_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r1_V_reg[23]_0 [13]),
        .O(int_r1_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r1_V_reg[23]_0 [14]),
        .O(int_r1_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r1_V_reg[23]_0 [15]),
        .O(int_r1_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r1_V_reg[23]_0 [16]),
        .O(int_r1_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r1_V_reg[23]_0 [17]),
        .O(int_r1_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r1_V_reg[23]_0 [18]),
        .O(int_r1_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r1_V_reg[23]_0 [19]),
        .O(int_r1_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r1_V_reg[23]_0 [1]),
        .O(int_r1_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r1_V_reg[23]_0 [20]),
        .O(int_r1_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r1_V_reg[23]_0 [21]),
        .O(int_r1_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r1_V_reg[23]_0 [22]),
        .O(int_r1_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r1_V_reg[23]_0 [23]),
        .O(int_r1_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r1_V[24]),
        .O(int_r1_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r1_V[25]),
        .O(int_r1_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r1_V[26]),
        .O(int_r1_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r1_V[27]),
        .O(int_r1_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r1_V[28]),
        .O(int_r1_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r1_V[29]),
        .O(int_r1_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r1_V_reg[23]_0 [2]),
        .O(int_r1_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r1_V[30]),
        .O(int_r1_V0[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_r1_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(isr_mask_i_2_n_0),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\int_r1_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r1_V[31]),
        .O(int_r1_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r1_V_reg[23]_0 [3]),
        .O(int_r1_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r1_V_reg[23]_0 [4]),
        .O(int_r1_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r1_V_reg[23]_0 [5]),
        .O(int_r1_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r1_V_reg[23]_0 [6]),
        .O(int_r1_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r1_V_reg[23]_0 [7]),
        .O(int_r1_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r1_V_reg[23]_0 [8]),
        .O(int_r1_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r1_V[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r1_V_reg[23]_0 [9]),
        .O(int_r1_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[0]),
        .Q(\int_r1_V_reg[23]_0 [0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[10]),
        .Q(\int_r1_V_reg[23]_0 [10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[11]),
        .Q(\int_r1_V_reg[23]_0 [11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[12]),
        .Q(\int_r1_V_reg[23]_0 [12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[13]),
        .Q(\int_r1_V_reg[23]_0 [13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[14]),
        .Q(\int_r1_V_reg[23]_0 [14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[15]),
        .Q(\int_r1_V_reg[23]_0 [15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[16]),
        .Q(\int_r1_V_reg[23]_0 [16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[17]),
        .Q(\int_r1_V_reg[23]_0 [17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[18]),
        .Q(\int_r1_V_reg[23]_0 [18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[19]),
        .Q(\int_r1_V_reg[23]_0 [19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[1]),
        .Q(\int_r1_V_reg[23]_0 [1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[20]),
        .Q(\int_r1_V_reg[23]_0 [20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[21]),
        .Q(\int_r1_V_reg[23]_0 [21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[22]),
        .Q(\int_r1_V_reg[23]_0 [22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[23]),
        .Q(\int_r1_V_reg[23]_0 [23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[24]),
        .Q(r1_V[24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[25]),
        .Q(r1_V[25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[26]),
        .Q(r1_V[26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[27]),
        .Q(r1_V[27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[28]),
        .Q(r1_V[28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[29]),
        .Q(r1_V[29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[2]),
        .Q(\int_r1_V_reg[23]_0 [2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[30]),
        .Q(r1_V[30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[31]),
        .Q(r1_V[31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[3]),
        .Q(\int_r1_V_reg[23]_0 [3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[4]),
        .Q(\int_r1_V_reg[23]_0 [4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[5]),
        .Q(\int_r1_V_reg[23]_0 [5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[6]),
        .Q(\int_r1_V_reg[23]_0 [6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[7]),
        .Q(\int_r1_V_reg[23]_0 [7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[8]),
        .Q(\int_r1_V_reg[23]_0 [8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r1_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_r1_V[31]_i_1_n_0 ),
        .D(int_r1_V0[9]),
        .Q(\int_r1_V_reg[23]_0 [9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r2_V_reg[23]_0 [0]),
        .O(int_r2_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r2_V_reg[23]_0 [10]),
        .O(int_r2_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r2_V_reg[23]_0 [11]),
        .O(int_r2_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r2_V_reg[23]_0 [12]),
        .O(int_r2_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r2_V_reg[23]_0 [13]),
        .O(int_r2_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r2_V_reg[23]_0 [14]),
        .O(int_r2_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r2_V_reg[23]_0 [15]),
        .O(int_r2_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r2_V_reg[23]_0 [16]),
        .O(int_r2_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r2_V_reg[23]_0 [17]),
        .O(int_r2_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r2_V_reg[23]_0 [18]),
        .O(int_r2_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r2_V_reg[23]_0 [19]),
        .O(int_r2_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r2_V_reg[23]_0 [1]),
        .O(int_r2_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r2_V_reg[23]_0 [20]),
        .O(int_r2_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r2_V_reg[23]_0 [21]),
        .O(int_r2_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r2_V_reg[23]_0 [22]),
        .O(int_r2_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_r2_V_reg[23]_0 [23]),
        .O(int_r2_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r2_V[24]),
        .O(int_r2_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r2_V[25]),
        .O(int_r2_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r2_V[26]),
        .O(int_r2_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r2_V[27]),
        .O(int_r2_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r2_V[28]),
        .O(int_r2_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r2_V[29]),
        .O(int_r2_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r2_V_reg[23]_0 [2]),
        .O(int_r2_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r2_V[30]),
        .O(int_r2_V0[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_r2_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(isr_mask_i_2_n_0),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\int_r2_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r2_V[31]),
        .O(int_r2_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r2_V_reg[23]_0 [3]),
        .O(int_r2_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r2_V_reg[23]_0 [4]),
        .O(int_r2_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r2_V_reg[23]_0 [5]),
        .O(int_r2_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r2_V_reg[23]_0 [6]),
        .O(int_r2_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_r2_V_reg[23]_0 [7]),
        .O(int_r2_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r2_V_reg[23]_0 [8]),
        .O(int_r2_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r2_V[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_r2_V_reg[23]_0 [9]),
        .O(int_r2_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[0]),
        .Q(\int_r2_V_reg[23]_0 [0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[10]),
        .Q(\int_r2_V_reg[23]_0 [10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[11]),
        .Q(\int_r2_V_reg[23]_0 [11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[12]),
        .Q(\int_r2_V_reg[23]_0 [12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[13]),
        .Q(\int_r2_V_reg[23]_0 [13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[14]),
        .Q(\int_r2_V_reg[23]_0 [14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[15]),
        .Q(\int_r2_V_reg[23]_0 [15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[16]),
        .Q(\int_r2_V_reg[23]_0 [16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[17]),
        .Q(\int_r2_V_reg[23]_0 [17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[18]),
        .Q(\int_r2_V_reg[23]_0 [18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[19]),
        .Q(\int_r2_V_reg[23]_0 [19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[1]),
        .Q(\int_r2_V_reg[23]_0 [1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[20]),
        .Q(\int_r2_V_reg[23]_0 [20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[21]),
        .Q(\int_r2_V_reg[23]_0 [21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[22]),
        .Q(\int_r2_V_reg[23]_0 [22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[23]),
        .Q(\int_r2_V_reg[23]_0 [23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[24]),
        .Q(r2_V[24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[25]),
        .Q(r2_V[25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[26]),
        .Q(r2_V[26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[27]),
        .Q(r2_V[27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[28]),
        .Q(r2_V[28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[29]),
        .Q(r2_V[29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[2]),
        .Q(\int_r2_V_reg[23]_0 [2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[30]),
        .Q(r2_V[30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[31]),
        .Q(r2_V[31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[3]),
        .Q(\int_r2_V_reg[23]_0 [3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[4]),
        .Q(\int_r2_V_reg[23]_0 [4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[5]),
        .Q(\int_r2_V_reg[23]_0 [5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[6]),
        .Q(\int_r2_V_reg[23]_0 [6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[7]),
        .Q(\int_r2_V_reg[23]_0 [7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[8]),
        .Q(\int_r2_V_reg[23]_0 [8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r2_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_r2_V[31]_i_1_n_0 ),
        .D(int_r2_V0[9]),
        .Q(\int_r2_V_reg[23]_0 [9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_r3_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_r3_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_r3_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_r3_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[13]),
        .O(int_r3_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[14]),
        .O(int_r3_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[15]),
        .O(int_r3_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[16]),
        .O(int_r3_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[17]),
        .O(int_r3_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[18]),
        .O(int_r3_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[19]),
        .O(int_r3_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_r3_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[20]),
        .O(int_r3_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[21]),
        .O(int_r3_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[22]),
        .O(int_r3_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[23]),
        .O(int_r3_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r3_V[24]),
        .O(int_r3_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r3_V[25]),
        .O(int_r3_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r3_V[26]),
        .O(int_r3_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r3_V[27]),
        .O(int_r3_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r3_V[28]),
        .O(int_r3_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r3_V[29]),
        .O(int_r3_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_r3_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r3_V[30]),
        .O(int_r3_V0[30]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \int_r3_V[31]_i_1 
       (.I0(\int_r3_V[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_r3_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(r3_V[31]),
        .O(int_r3_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_r3_V[31]_i_3 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .O(\int_r3_V[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_r3_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_r3_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[5]),
        .O(int_r3_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[6]),
        .O(int_r3_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[7]),
        .O(int_r3_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_r3_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_r3_V[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_r3_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[24]),
        .Q(r3_V[24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[25]),
        .Q(r3_V[25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[26]),
        .Q(r3_V[26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[27]),
        .Q(r3_V[27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[28]),
        .Q(r3_V[28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[29]),
        .Q(r3_V[29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[30]),
        .Q(r3_V[30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[31]),
        .Q(r3_V[31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_r3_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_r3_V[31]_i_1_n_0 ),
        .D(int_r3_V0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [30]),
        .O(int_rows0[30]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(isr_mask_i_2_n_0),
        .O(\int_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[0]),
        .Q(\int_rows_reg[31]_0 [0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[10]),
        .Q(\int_rows_reg[31]_0 [10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[11]),
        .Q(\int_rows_reg[31]_0 [11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[12]),
        .Q(\int_rows_reg[31]_0 [12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[13]),
        .Q(\int_rows_reg[31]_0 [13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[14]),
        .Q(\int_rows_reg[31]_0 [14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[15]),
        .Q(\int_rows_reg[31]_0 [15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[16]),
        .Q(\int_rows_reg[31]_0 [16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[17]),
        .Q(\int_rows_reg[31]_0 [17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[18]),
        .Q(\int_rows_reg[31]_0 [18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[19]),
        .Q(\int_rows_reg[31]_0 [19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[1]),
        .Q(\int_rows_reg[31]_0 [1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[20]),
        .Q(\int_rows_reg[31]_0 [20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[21]),
        .Q(\int_rows_reg[31]_0 [21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[22]),
        .Q(\int_rows_reg[31]_0 [22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[23]),
        .Q(\int_rows_reg[31]_0 [23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[24]),
        .Q(\int_rows_reg[31]_0 [24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[25]),
        .Q(\int_rows_reg[31]_0 [25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[26]),
        .Q(\int_rows_reg[31]_0 [26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[27]),
        .Q(\int_rows_reg[31]_0 [27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[28]),
        .Q(\int_rows_reg[31]_0 [28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[29]),
        .Q(\int_rows_reg[31]_0 [29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[2]),
        .Q(\int_rows_reg[31]_0 [2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[30]),
        .Q(\int_rows_reg[31]_0 [30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[31]),
        .Q(\int_rows_reg[31]_0 [31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[3]),
        .Q(\int_rows_reg[31]_0 [3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[4]),
        .Q(\int_rows_reg[31]_0 [4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[5]),
        .Q(\int_rows_reg[31]_0 [5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[6]),
        .Q(\int_rows_reg[31]_0 [6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[7]),
        .Q(\int_rows_reg[31]_0 [7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[8]),
        .Q(\int_rows_reg[31]_0 [8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[9]),
        .Q(\int_rows_reg[31]_0 [9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h01000000)) 
    isr_mask_i_1
       (.I0(isr_mask_i_2_n_0),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .O(isr_toggle));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    isr_mask_i_2
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(isr_mask_i_2_n_0));
  FDRE isr_mask_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(isr_toggle),
        .Q(isr_mask),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_1075_p2_carry__0_i_1
       (.I0(\int_cols_reg[31]_0 [6]),
        .I1(tmp_8_i_fu_1071_p2_carry_6),
        .O(\int_cols_reg[6]_0 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_1075_p2_carry__0_i_2
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(tmp_8_i_fu_1071_p2_carry_5),
        .O(\int_cols_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_1075_p2_carry__0_i_3
       (.I0(\int_cols_reg[31]_0 [4]),
        .I1(tmp_8_i_fu_1071_p2_carry_4),
        .O(\int_cols_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_1075_p2_carry__0_i_4
       (.I0(\int_cols_reg[31]_0 [3]),
        .I1(tmp_8_i_fu_1071_p2_carry_3),
        .O(\int_cols_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_1075_p2_carry__1_i_1
       (.I0(\int_cols_reg[31]_0 [7]),
        .I1(tmp_8_i_fu_1071_p2_carry__0),
        .O(\int_cols_reg[7]_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_1075_p2_carry_i_2
       (.I0(\int_cols_reg[31]_0 [2]),
        .I1(tmp_8_i_fu_1071_p2_carry_2),
        .O(\int_cols_reg[2]_0 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_1075_p2_carry_i_3
       (.I0(\int_cols_reg[31]_0 [1]),
        .I1(tmp_8_i_fu_1071_p2_carry_1),
        .O(\int_cols_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_assign_2_fu_1075_p2_carry_i_4
       (.I0(\int_cols_reg[31]_0 [1]),
        .I1(tmp_8_i_fu_1071_p2_carry_1),
        .O(\int_cols_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    r_V_2_1_i_reg_2037_reg_i_5
       (.I0(Filter2D_U0_ap_start),
        .I1(kernel_val_1_V_0_c_empty_n),
        .I2(kernel_val_2_V_1_c_empty_n),
        .I3(kernel_val_0_V_0_c_empty_n),
        .I4(kernel_val_1_V_1_c_empty_n),
        .I5(kernel_val_0_V_1_c_empty_n),
        .O(int_ap_start_reg_0));
  LUT5 #(
    .INIT(32'h8B8B88BB)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[7]_i_5_n_0 ),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(\rdata[0]_i_4_n_0 ),
        .I4(\rdata[31]_i_4_n_0 ),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_r1_V_reg[23]_0 [0]),
        .I1(\int_r2_V_reg[23]_0 [0]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(Q[0]),
        .I4(\rdata[31]_i_7_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \rdata[0]_i_3 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(\int_cols_reg[31]_0 [0]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_mode_reg_n_0_[0] ),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_channels_reg[31]_0 [0]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \rdata[0]_i_4 
       (.I0(Filter2D_U0_ap_start),
        .I1(int_gie),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_isr_reg_n_0_[0] ),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[10]_i_3_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[10]_i_2 
       (.I0(\int_rows_reg[31]_0 [10]),
        .I1(\int_cols_reg[31]_0 [10]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [10]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[10] ),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[10]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[10]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [10]),
        .I5(\int_r1_V_reg[23]_0 [10]),
        .O(\rdata[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[11]_i_3_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[11]_i_2 
       (.I0(\int_rows_reg[31]_0 [11]),
        .I1(\int_cols_reg[31]_0 [11]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [11]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[11] ),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[11]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[11]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [11]),
        .I5(\int_r1_V_reg[23]_0 [11]),
        .O(\rdata[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[12]_i_3_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[12]_i_2 
       (.I0(\int_rows_reg[31]_0 [12]),
        .I1(\int_cols_reg[31]_0 [12]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [12]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[12] ),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[12]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[12]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [12]),
        .I5(\int_r1_V_reg[23]_0 [12]),
        .O(\rdata[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[13]_i_3_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[13]_i_2 
       (.I0(\int_rows_reg[31]_0 [13]),
        .I1(\int_cols_reg[31]_0 [13]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [13]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[13] ),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[13]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[13]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [13]),
        .I5(\int_r1_V_reg[23]_0 [13]),
        .O(\rdata[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[14]_i_3_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[14]_i_2 
       (.I0(\int_rows_reg[31]_0 [14]),
        .I1(\int_cols_reg[31]_0 [14]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [14]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[14] ),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[14]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[14]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [14]),
        .I5(\int_r1_V_reg[23]_0 [14]),
        .O(\rdata[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[15]_i_3_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[15]_i_2 
       (.I0(\int_rows_reg[31]_0 [15]),
        .I1(\int_cols_reg[31]_0 [15]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [15]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[15] ),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[15]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[15]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [15]),
        .I5(\int_r1_V_reg[23]_0 [15]),
        .O(\rdata[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[16]_i_3_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[16]_i_2 
       (.I0(\int_rows_reg[31]_0 [16]),
        .I1(\int_cols_reg[31]_0 [16]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [16]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[16] ),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[16]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[16]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [16]),
        .I5(\int_r1_V_reg[23]_0 [16]),
        .O(\rdata[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[17]_i_3_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[17]_i_2 
       (.I0(\int_rows_reg[31]_0 [17]),
        .I1(\int_cols_reg[31]_0 [17]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [17]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[17] ),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[17]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[17]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [17]),
        .I5(\int_r1_V_reg[23]_0 [17]),
        .O(\rdata[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[18]_i_3_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[18]_i_2 
       (.I0(\int_rows_reg[31]_0 [18]),
        .I1(\int_cols_reg[31]_0 [18]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [18]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[18] ),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[18]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[18]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [18]),
        .I5(\int_r1_V_reg[23]_0 [18]),
        .O(\rdata[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[19]_i_3_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[19]_i_2 
       (.I0(\int_rows_reg[31]_0 [19]),
        .I1(\int_cols_reg[31]_0 [19]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [19]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[19] ),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[19]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[19]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [19]),
        .I5(\int_r1_V_reg[23]_0 [19]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B88BB)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[7]_i_5_n_0 ),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(\rdata[1]_i_4_n_0 ),
        .I4(\rdata[31]_i_4_n_0 ),
        .O(rdata[1]));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(\int_r1_V_reg[23]_0 [1]),
        .I1(\int_r2_V_reg[23]_0 [1]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(Q[1]),
        .I4(\rdata[31]_i_7_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \rdata[1]_i_3 
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(\int_cols_reg[31]_0 [1]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_mode_reg_n_0_[1] ),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_channels_reg[31]_0 [1]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h47CC47FF)) 
    \rdata[1]_i_4 
       (.I0(data0[1]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(p_0_in),
        .I3(\rdata[31]_i_7_n_0 ),
        .I4(p_1_in),
        .O(\rdata[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[20]_i_3_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[20]_i_2 
       (.I0(\int_rows_reg[31]_0 [20]),
        .I1(\int_cols_reg[31]_0 [20]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [20]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[20] ),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[20]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[20]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [20]),
        .I5(\int_r1_V_reg[23]_0 [20]),
        .O(\rdata[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[21]_i_3_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[21]_i_2 
       (.I0(\int_rows_reg[31]_0 [21]),
        .I1(\int_cols_reg[31]_0 [21]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [21]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[21] ),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[21]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[21]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [21]),
        .I5(\int_r1_V_reg[23]_0 [21]),
        .O(\rdata[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[22]_i_3_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[22]_i_2 
       (.I0(\int_rows_reg[31]_0 [22]),
        .I1(\int_cols_reg[31]_0 [22]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [22]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[22] ),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[22]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[22]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [22]),
        .I5(\int_r1_V_reg[23]_0 [22]),
        .O(\rdata[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[23]_i_3_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[23]_i_2 
       (.I0(\int_rows_reg[31]_0 [23]),
        .I1(\int_cols_reg[31]_0 [23]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [23]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[23] ),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[23]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[23]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [23]),
        .I5(\int_r1_V_reg[23]_0 [23]),
        .O(\rdata[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[24]_i_3_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[24]_i_2 
       (.I0(\int_rows_reg[31]_0 [24]),
        .I1(\int_cols_reg[31]_0 [24]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [24]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[24] ),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[24]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(r3_V[24]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(r2_V[24]),
        .I5(r1_V[24]),
        .O(\rdata[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[25]_i_3_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[25]_i_2 
       (.I0(\int_rows_reg[31]_0 [25]),
        .I1(\int_cols_reg[31]_0 [25]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [25]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[25] ),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[25]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(r3_V[25]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(r2_V[25]),
        .I5(r1_V[25]),
        .O(\rdata[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[26]_i_3_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[26]_i_2 
       (.I0(\int_rows_reg[31]_0 [26]),
        .I1(\int_cols_reg[31]_0 [26]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [26]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[26] ),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[26]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(r3_V[26]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(r2_V[26]),
        .I5(r1_V[26]),
        .O(\rdata[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[27]_i_3_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[27]_i_2 
       (.I0(\int_rows_reg[31]_0 [27]),
        .I1(\int_cols_reg[31]_0 [27]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [27]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[27] ),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[27]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(r3_V[27]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(r2_V[27]),
        .I5(r1_V[27]),
        .O(\rdata[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[28]_i_3_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[28]_i_2 
       (.I0(\int_rows_reg[31]_0 [28]),
        .I1(\int_cols_reg[31]_0 [28]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [28]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[28] ),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[28]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(r3_V[28]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(r2_V[28]),
        .I5(r1_V[28]),
        .O(\rdata[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[29]_i_3_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[29]_i_2 
       (.I0(\int_rows_reg[31]_0 [29]),
        .I1(\int_cols_reg[31]_0 [29]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [29]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[29] ),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[29]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(r3_V[29]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(r2_V[29]),
        .I5(r1_V[29]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000040EA40EA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(data0[2]),
        .I2(\rdata[7]_i_2_n_0 ),
        .I3(\rdata[2]_i_2_n_0 ),
        .I4(\rdata[2]_i_3_n_0 ),
        .I5(\rdata[7]_i_5_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[2]_i_2 
       (.I0(\int_rows_reg[31]_0 [2]),
        .I1(\int_cols_reg[31]_0 [2]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [2]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[2] ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[2]_i_3 
       (.I0(\int_r1_V_reg[23]_0 [2]),
        .I1(\int_r2_V_reg[23]_0 [2]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(Q[2]),
        .I4(\rdata[31]_i_7_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[30]_i_3_n_0 ),
        .O(rdata[30]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[30]_i_2 
       (.I0(\int_rows_reg[31]_0 [30]),
        .I1(\int_cols_reg[31]_0 [30]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [30]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[30] ),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[30]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(r3_V[30]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(r2_V[30]),
        .I5(r1_V[30]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .O(ar_hs));
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[31]_i_3 
       (.I0(\int_rows_reg[31]_0 [31]),
        .I1(\int_cols_reg[31]_0 [31]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [31]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[31] ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000010001000000)) 
    \rdata[31]_i_4 
       (.I0(s_axi_CONTROL_BUS_ARADDR[6]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(s_axi_CONTROL_BUS_ARADDR[5]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[31]_i_5 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(r3_V[31]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(r2_V[31]),
        .I5(r1_V[31]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000400051)) 
    \rdata[31]_i_6 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(s_axi_CONTROL_BUS_ARADDR[6]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(s_axi_CONTROL_BUS_ARADDR[5]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000015601)) 
    \rdata[31]_i_7 
       (.I0(s_axi_CONTROL_BUS_ARADDR[6]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[31]_i_8 
       (.I0(s_axi_CONTROL_BUS_ARADDR[0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[1]),
        .O(\rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000040EA40EA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(data0[3]),
        .I2(\rdata[7]_i_2_n_0 ),
        .I3(\rdata[3]_i_2_n_0 ),
        .I4(\rdata[3]_i_3_n_0 ),
        .I5(\rdata[7]_i_5_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[3]_i_2 
       (.I0(\int_rows_reg[31]_0 [3]),
        .I1(\int_cols_reg[31]_0 [3]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [3]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[3] ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[3]_i_3 
       (.I0(\int_r1_V_reg[23]_0 [3]),
        .I1(\int_r2_V_reg[23]_0 [3]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(Q[3]),
        .I4(\rdata[31]_i_7_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[4]_i_3_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[4]_i_2 
       (.I0(\int_rows_reg[31]_0 [4]),
        .I1(\int_cols_reg[31]_0 [4]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [4]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[4] ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[4]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[4]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [4]),
        .I5(\int_r1_V_reg[23]_0 [4]),
        .O(\rdata[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[5]_i_3_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[5]_i_2 
       (.I0(\int_rows_reg[31]_0 [5]),
        .I1(\int_cols_reg[31]_0 [5]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [5]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[5] ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[5]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[5]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [5]),
        .I5(\int_r1_V_reg[23]_0 [5]),
        .O(\rdata[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[6]_i_3_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'h303F5050303F5F5F)) 
    \rdata[6]_i_2 
       (.I0(\int_cols_reg[31]_0 [6]),
        .I1(\int_rows_reg[31]_0 [6]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [6]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[6] ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[6]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[6]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [6]),
        .I5(\int_r1_V_reg[23]_0 [6]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000040EA40EA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(data0[7]),
        .I2(\rdata[7]_i_2_n_0 ),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(\rdata[7]_i_4_n_0 ),
        .I5(\rdata[7]_i_5_n_0 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\rdata[31]_i_6_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[7]_i_3 
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(\int_cols_reg[31]_0 [7]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [7]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[7] ),
        .O(\rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[7]_i_4 
       (.I0(\int_r1_V_reg[23]_0 [7]),
        .I1(\int_r2_V_reg[23]_0 [7]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(Q[7]),
        .I4(\rdata[31]_i_7_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEFFFFFFFE)) 
    \rdata[7]_i_5 
       (.I0(s_axi_CONTROL_BUS_ARADDR[6]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(\rdata[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[8]_i_3_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h303F5050303F5F5F)) 
    \rdata[8]_i_2 
       (.I0(\int_cols_reg[31]_0 [8]),
        .I1(\int_rows_reg[31]_0 [8]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [8]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[8] ),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[8]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[8]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [8]),
        .I5(\int_r1_V_reg[23]_0 [8]),
        .O(\rdata[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[9]_i_3_n_0 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[9]_i_2 
       (.I0(\int_rows_reg[31]_0 [9]),
        .I1(\int_cols_reg[31]_0 [9]),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\int_channels_reg[31]_0 [9]),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_mode_reg_n_0_[9] ),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[9]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(Q[9]),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\int_r2_V_reg[23]_0 [9]),
        .I5(\int_r1_V_reg[23]_0 [9]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CONTROL_BUS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_CONTROL_BUS_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_CONTROL_BUS_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_CONTROL_BUS_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_CONTROL_BUS_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_CONTROL_BUS_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_CONTROL_BUS_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_CONTROL_BUS_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_CONTROL_BUS_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_CONTROL_BUS_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_CONTROL_BUS_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CONTROL_BUS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_CONTROL_BUS_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_CONTROL_BUS_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_CONTROL_BUS_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_CONTROL_BUS_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_CONTROL_BUS_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_CONTROL_BUS_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_CONTROL_BUS_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_CONTROL_BUS_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_CONTROL_BUS_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_CONTROL_BUS_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CONTROL_BUS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_CONTROL_BUS_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_CONTROL_BUS_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CONTROL_BUS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_CONTROL_BUS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_CONTROL_BUS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_CONTROL_BUS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CONTROL_BUS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_CONTROL_BUS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CONTROL_BUS_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_8_1_t_i_reg_1875[0]_i_1 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(\row_assign_8_1_t_i_reg_1875_reg[1] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \row_assign_8_1_t_i_reg_1875[1]_i_2 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(\row_assign_8_1_t_i_reg_1875_reg[1] [0]),
        .I2(\row_assign_8_1_t_i_reg_1875_reg[1] [1]),
        .I3(\int_rows_reg[31]_0 [1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_8_2_t_i_reg_1880[0]_i_1 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(tmp_7_reg_1860[0]),
        .O(\int_rows_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \row_assign_8_2_t_i_reg_1880[1]_i_1 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(tmp_7_reg_1860[0]),
        .I2(tmp_7_reg_1860[1]),
        .I3(\int_rows_reg[31]_0 [1]),
        .O(row_assign_8_2_t_i_fu_974_p2));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_115_i_fu_699_p2_carry__0_i_3
       (.I0(\int_rows_reg[31]_0 [10]),
        .I1(\tmp_115_i_reg_1789_reg[0] [10]),
        .O(\int_rows_reg[10]_5 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_115_i_fu_699_p2_carry_i_2
       (.I0(\int_rows_reg[31]_0 [4]),
        .I1(\tmp_115_i_reg_1789_reg[0] [4]),
        .I2(\tmp_115_i_reg_1789_reg[0] [5]),
        .I3(\int_rows_reg[31]_0 [5]),
        .O(\int_rows_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_115_i_fu_699_p2_carry_i_5
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(\tmp_115_i_reg_1789_reg[0] [7]),
        .I2(\int_rows_reg[31]_0 [6]),
        .I3(\tmp_115_i_reg_1789_reg[0] [6]),
        .O(\int_rows_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_115_i_fu_699_p2_carry_i_6
       (.I0(\int_rows_reg[31]_0 [4]),
        .I1(\tmp_115_i_reg_1789_reg[0] [4]),
        .I2(\int_rows_reg[31]_0 [5]),
        .I3(\tmp_115_i_reg_1789_reg[0] [5]),
        .O(\int_rows_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_115_i_fu_699_p2_carry_i_7
       (.I0(\int_rows_reg[31]_0 [2]),
        .I1(\tmp_115_i_reg_1789_reg[0] [2]),
        .I2(\int_rows_reg[31]_0 [3]),
        .I3(\tmp_115_i_reg_1789_reg[0] [3]),
        .O(\int_rows_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_120_1_i_fu_819_p2_carry__0_i_1
       (.I0(\int_rows_reg[31]_0 [10]),
        .I1(tmp_120_1_i_fu_819_p2_carry__0[8]),
        .I2(tmp_33_fu_806_p3),
        .I3(\int_rows_reg[31]_0 [11]),
        .O(\int_rows_reg[10]_2 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_1_i_fu_819_p2_carry__0_i_2
       (.I0(\int_rows_reg[31]_0 [9]),
        .I1(tmp_120_1_i_fu_819_p2_carry__0[7]),
        .I2(\int_rows_reg[31]_0 [8]),
        .I3(tmp_120_1_i_fu_819_p2_carry__0[6]),
        .O(\int_rows_reg[10]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_1_i_fu_819_p2_carry__0_i_3
       (.I0(\int_rows_reg[31]_0 [11]),
        .I1(tmp_33_fu_806_p3),
        .I2(tmp_120_1_i_fu_819_p2_carry__0[8]),
        .I3(\int_rows_reg[31]_0 [10]),
        .O(\int_rows_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_1_i_fu_819_p2_carry_i_1
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(tmp_120_1_i_fu_819_p2_carry__0[5]),
        .I2(\int_rows_reg[31]_0 [6]),
        .I3(tmp_120_1_i_fu_819_p2_carry__0[4]),
        .O(\int_rows_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_1_i_fu_819_p2_carry_i_2
       (.I0(\int_rows_reg[31]_0 [5]),
        .I1(tmp_120_1_i_fu_819_p2_carry__0[3]),
        .I2(\int_rows_reg[31]_0 [4]),
        .I3(tmp_120_1_i_fu_819_p2_carry__0[2]),
        .O(\int_rows_reg[7]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_1_i_fu_819_p2_carry_i_3
       (.I0(\int_rows_reg[31]_0 [3]),
        .I1(tmp_120_1_i_fu_819_p2_carry__0[1]),
        .I2(\int_rows_reg[31]_0 [2]),
        .I3(tmp_120_1_i_fu_819_p2_carry__0[0]),
        .O(\int_rows_reg[7]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_1_i_fu_819_p2_carry_i_4
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(tmp_120_1_i_fu_819_p2_carry),
        .I2(\int_rows_reg[31]_0 [0]),
        .I3(\tmp_3_reg_1855_reg[1] ),
        .O(\int_rows_reg[7]_1 [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_120_2_i_fu_856_p2_carry__0_i_1
       (.I0(\int_rows_reg[31]_0 [10]),
        .I1(tmp_120_2_i_fu_856_p2_carry__0[9]),
        .I2(tmp_37_fu_843_p3),
        .I3(\int_rows_reg[31]_0 [11]),
        .O(\int_rows_reg[10]_3 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_2_i_fu_856_p2_carry__0_i_2
       (.I0(\int_rows_reg[31]_0 [9]),
        .I1(tmp_120_2_i_fu_856_p2_carry__0[8]),
        .I2(\int_rows_reg[31]_0 [8]),
        .I3(tmp_120_2_i_fu_856_p2_carry__0[7]),
        .O(\int_rows_reg[10]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_2_i_fu_856_p2_carry__0_i_3
       (.I0(\int_rows_reg[31]_0 [11]),
        .I1(tmp_37_fu_843_p3),
        .I2(tmp_120_2_i_fu_856_p2_carry__0[9]),
        .I3(\int_rows_reg[31]_0 [10]),
        .O(\int_rows_reg[11]_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_2_i_fu_856_p2_carry_i_1
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(tmp_120_2_i_fu_856_p2_carry__0[6]),
        .I2(\int_rows_reg[31]_0 [6]),
        .I3(tmp_120_2_i_fu_856_p2_carry__0[5]),
        .O(\int_rows_reg[7]_2 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_2_i_fu_856_p2_carry_i_2
       (.I0(\int_rows_reg[31]_0 [5]),
        .I1(tmp_120_2_i_fu_856_p2_carry__0[4]),
        .I2(\int_rows_reg[31]_0 [4]),
        .I3(tmp_120_2_i_fu_856_p2_carry__0[3]),
        .O(\int_rows_reg[7]_2 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_2_i_fu_856_p2_carry_i_3
       (.I0(\int_rows_reg[31]_0 [3]),
        .I1(tmp_120_2_i_fu_856_p2_carry__0[2]),
        .I2(\int_rows_reg[31]_0 [2]),
        .I3(tmp_120_2_i_fu_856_p2_carry__0[1]),
        .O(\int_rows_reg[7]_2 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_2_i_fu_856_p2_carry_i_4
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(tmp_120_2_i_fu_856_p2_carry__0[0]),
        .I2(\int_rows_reg[31]_0 [0]),
        .I3(\tmp_7_reg_1860_reg[1] ),
        .O(\int_rows_reg[7]_2 [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_120_i_fu_777_p2_carry__0_i_1
       (.I0(\int_rows_reg[31]_0 [10]),
        .I1(tmp_120_i_fu_777_p2_carry__0[8]),
        .I2(tmp_31_fu_764_p3),
        .I3(\int_rows_reg[31]_0 [11]),
        .O(\int_rows_reg[10]_4 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_i_fu_777_p2_carry__0_i_2
       (.I0(\int_rows_reg[31]_0 [9]),
        .I1(tmp_120_i_fu_777_p2_carry__0[7]),
        .I2(\int_rows_reg[31]_0 [8]),
        .I3(tmp_120_i_fu_777_p2_carry__0[6]),
        .O(\int_rows_reg[10]_4 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_120_i_fu_777_p2_carry__0_i_3
       (.I0(\int_rows_reg[31]_0 [11]),
        .I1(tmp_31_fu_764_p3),
        .I2(tmp_120_i_fu_777_p2_carry__0[8]),
        .I3(\int_rows_reg[31]_0 [10]),
        .O(\int_rows_reg[11]_1 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_i_fu_777_p2_carry_i_1
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(tmp_120_i_fu_777_p2_carry__0[5]),
        .I2(\int_rows_reg[31]_0 [6]),
        .I3(tmp_120_i_fu_777_p2_carry__0[4]),
        .O(\int_rows_reg[7]_3 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_i_fu_777_p2_carry_i_2
       (.I0(\int_rows_reg[31]_0 [5]),
        .I1(tmp_120_i_fu_777_p2_carry__0[3]),
        .I2(\int_rows_reg[31]_0 [4]),
        .I3(tmp_120_i_fu_777_p2_carry__0[2]),
        .O(\int_rows_reg[7]_3 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_i_fu_777_p2_carry_i_3
       (.I0(\int_rows_reg[31]_0 [3]),
        .I1(tmp_120_i_fu_777_p2_carry__0[1]),
        .I2(\int_rows_reg[31]_0 [2]),
        .I3(tmp_120_i_fu_777_p2_carry__0[0]),
        .O(\int_rows_reg[7]_3 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_120_i_fu_777_p2_carry_i_4
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(tmp_120_i_fu_777_p2_carry),
        .I2(\int_rows_reg[31]_0 [0]),
        .I3(\tmp_7_reg_1860_reg[1] ),
        .O(\int_rows_reg[7]_3 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_2_i_fu_661_p2_carry__0_i_1
       (.I0(\int_rows_reg[31]_0 [10]),
        .I1(\tmp_115_i_reg_1789_reg[0] [10]),
        .O(\int_rows_reg[10]_1 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    tmp_2_i_fu_661_p2_carry_i_4
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(\tmp_115_i_reg_1789_reg[0] [1]),
        .I2(\tmp_115_i_reg_1789_reg[0] [0]),
        .I3(\int_rows_reg[31]_0 [0]),
        .O(\int_rows_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_i_fu_661_p2_carry_i_5
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(\tmp_115_i_reg_1789_reg[0] [7]),
        .I2(\int_rows_reg[31]_0 [6]),
        .I3(\tmp_115_i_reg_1789_reg[0] [6]),
        .O(\int_rows_reg[7]_5 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_i_fu_661_p2_carry_i_6
       (.I0(\int_rows_reg[31]_0 [4]),
        .I1(\tmp_115_i_reg_1789_reg[0] [4]),
        .I2(\int_rows_reg[31]_0 [5]),
        .I3(\tmp_115_i_reg_1789_reg[0] [5]),
        .O(\int_rows_reg[7]_5 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_i_fu_661_p2_carry_i_7
       (.I0(\int_rows_reg[31]_0 [2]),
        .I1(\tmp_115_i_reg_1789_reg[0] [2]),
        .I2(\int_rows_reg[31]_0 [3]),
        .I3(\tmp_115_i_reg_1789_reg[0] [3]),
        .O(\int_rows_reg[7]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_3_reg_1855[1]_i_3 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(\tmp_3_reg_1855_reg[1] ),
        .O(\int_rows_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8228828282282828)) 
    tmp_40_i_i3_fu_231_p2_carry_i_1
       (.I0(\int_rows_reg[9]_1 ),
        .I1(\int_rows_reg[31]_0 [9]),
        .I2(tmp_40_i_i3_fu_231_p2_carry_i_5_n_0),
        .I3(tmp_40_i_i_mid1_fu_226_p2_carry_i_1[0]),
        .I4(tmp_40_i_i_mid1_fu_226_p2_carry_i_1_0),
        .I5(tmp_40_i_i_mid1_fu_226_p2_carry_i_1_1[0]),
        .O(\int_rows_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h00000000AAA95556)) 
    tmp_40_i_i3_fu_231_p2_carry_i_2
       (.I0(\int_rows_reg[31]_0 [8]),
        .I1(\int_rows_reg[31]_0 [6]),
        .I2(\int_rows_reg[5]_0 ),
        .I3(\int_rows_reg[31]_0 [7]),
        .I4(tmp_40_i_i3_fu_231_p2_carry),
        .I5(tmp_40_i_i3_fu_231_p2_carry_i_7_n_0),
        .O(\int_rows_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h0660600900000000)) 
    tmp_40_i_i3_fu_231_p2_carry_i_3
       (.I0(tmp_40_i_i3_fu_231_p2_carry_0),
        .I1(\int_rows_reg[31]_0 [5]),
        .I2(tmp_40_i_i3_fu_231_p2_carry_i_8_n_0),
        .I3(\int_rows_reg[31]_0 [4]),
        .I4(tmp_40_i_i_mid1_fu_226_p2_carry_i_3),
        .I5(\int_rows_reg[2]_0 ),
        .O(\int_rows_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_40_i_i3_fu_231_p2_carry_i_5
       (.I0(\int_rows_reg[31]_0 [8]),
        .I1(\int_rows_reg[31]_0 [6]),
        .I2(\int_rows_reg[5]_0 ),
        .I3(\int_rows_reg[31]_0 [7]),
        .O(tmp_40_i_i3_fu_231_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_40_i_i3_fu_231_p2_carry_i_6
       (.I0(\int_rows_reg[31]_0 [5]),
        .I1(\int_rows_reg[31]_0 [3]),
        .I2(\int_rows_reg[31]_0 [0]),
        .I3(\int_rows_reg[31]_0 [1]),
        .I4(\int_rows_reg[31]_0 [2]),
        .I5(\int_rows_reg[31]_0 [4]),
        .O(\int_rows_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h6FF9F66F)) 
    tmp_40_i_i3_fu_231_p2_carry_i_7
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(tmp_40_i_i3_fu_231_p2_carry_i_2_0),
        .I2(\int_rows_reg[31]_0 [6]),
        .I3(\int_rows_reg[5]_0 ),
        .I4(tmp_40_i_i3_fu_231_p2_carry_i_2_1),
        .O(tmp_40_i_i3_fu_231_p2_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_40_i_i3_fu_231_p2_carry_i_8
       (.I0(\int_rows_reg[31]_0 [3]),
        .I1(\int_rows_reg[31]_0 [0]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(\int_rows_reg[31]_0 [2]),
        .O(tmp_40_i_i3_fu_231_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_10
       (.I0(\int_rows_reg[31]_0 [8]),
        .I1(\int_rows_reg[31]_0 [6]),
        .I2(\int_rows_reg[5]_0 ),
        .I3(\int_rows_reg[31]_0 [7]),
        .O(\int_rows_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0001FFFEFFFE0001)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_12
       (.I0(\int_rows_reg[31]_0 [3]),
        .I1(\int_rows_reg[31]_0 [0]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(\int_rows_reg[31]_0 [2]),
        .I4(\int_rows_reg[31]_0 [4]),
        .I5(tmp_40_i_i_mid1_fu_226_p2_carry_i_3),
        .O(\int_rows_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_15
       (.I0(tmp_40_i_i_mid1_fu_226_p2_carry_i_3_0),
        .I1(\int_rows_reg[31]_0 [2]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(\int_rows_reg[31]_0 [0]),
        .I4(\int_rows_reg[31]_0 [3]),
        .O(\int_rows_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_17
       (.I0(\int_rows_reg[31]_0 [4]),
        .I1(\int_rows_reg[31]_0 [2]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(\int_rows_reg[31]_0 [0]),
        .I4(\int_rows_reg[31]_0 [3]),
        .O(\int_rows_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000188118810000)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_4
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(tmp_40_i_i_mid1_fu_226_p2_carry),
        .I2(\int_rows_reg[31]_0 [2]),
        .I3(tmp_40_i_i_mid1_fu_226_p2_carry_0),
        .I4(tmp_40_i_i_mid1_fu_226_p2_carry_1),
        .I5(\int_rows_reg[31]_0 [0]),
        .O(\int_rows_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_5
       (.I0(tmp_40_i_i_mid1_fu_226_p2_carry_i_1_2),
        .I1(\int_rows_reg[31]_0 [8]),
        .I2(\int_rows_reg[31]_0 [6]),
        .I3(\int_rows_reg[5]_0 ),
        .I4(\int_rows_reg[31]_0 [7]),
        .I5(\int_rows_reg[31]_0 [9]),
        .O(\int_rows_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hE1EEE1111E111EEE)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_6
       (.I0(tmp_40_i_i3_fu_231_p2_carry_i_5_n_0),
        .I1(\int_rows_reg[31]_0 [9]),
        .I2(tmp_40_i_i_mid1_fu_226_p2_carry_i_1[1]),
        .I3(tmp_40_i_i_mid1_fu_226_p2_carry_i_1_0),
        .I4(tmp_40_i_i_mid1_fu_226_p2_carry_i_1_1[1]),
        .I5(\int_rows_reg[31]_0 [10]),
        .O(\int_rows_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h56)) 
    tmp_40_i_i_mid1_fu_226_p2_carry_i_8
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(\int_rows_reg[5]_0 ),
        .I2(\int_rows_reg[31]_0 [6]),
        .O(\int_rows_reg[7]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \tmp_46_reg_1870[1]_i_1 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(tmp_7_reg_1860[0]),
        .I2(tmp_45_reg_1850),
        .I3(\int_rows_reg[31]_0 [1]),
        .O(tmp_46_fu_965_p2));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_6_i_fu_1058_p2_carry__0_i_2
       (.I0(\int_cols_reg[31]_0 [9]),
        .I1(tmp_6_i_fu_1058_p2_carry__0[8]),
        .I2(\int_cols_reg[31]_0 [8]),
        .I3(tmp_6_i_fu_1058_p2_carry__0[7]),
        .O(\int_cols_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_6_i_fu_1058_p2_carry__0_i_3
       (.I0(\int_cols_reg[31]_0 [11]),
        .I1(tmp_50_reg_1900),
        .I2(tmp_6_i_fu_1058_p2_carry__0[9]),
        .I3(\int_cols_reg[31]_0 [10]),
        .O(\int_cols_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_6_i_fu_1058_p2_carry_i_1
       (.I0(\int_cols_reg[31]_0 [7]),
        .I1(tmp_6_i_fu_1058_p2_carry__0[6]),
        .I2(\int_cols_reg[31]_0 [6]),
        .I3(tmp_6_i_fu_1058_p2_carry__0[5]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_6_i_fu_1058_p2_carry_i_2
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(tmp_6_i_fu_1058_p2_carry__0[4]),
        .I2(\int_cols_reg[31]_0 [4]),
        .I3(tmp_6_i_fu_1058_p2_carry__0[3]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_6_i_fu_1058_p2_carry_i_3
       (.I0(\int_cols_reg[31]_0 [3]),
        .I1(tmp_6_i_fu_1058_p2_carry__0[2]),
        .I2(\int_cols_reg[31]_0 [2]),
        .I3(tmp_6_i_fu_1058_p2_carry__0[1]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_6_i_fu_1058_p2_carry_i_4
       (.I0(\int_cols_reg[31]_0 [1]),
        .I1(tmp_6_i_fu_1058_p2_carry__0[0]),
        .I2(\int_cols_reg[31]_0 [0]),
        .I3(tmp_8_i_fu_1071_p2_carry),
        .O(DI[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_7_reg_1860[1]_i_2 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(\tmp_7_reg_1860_reg[1] ),
        .O(\int_rows_reg[0]_2 ));
  LUT3 #(
    .INIT(8'h04)) 
    tmp_8_i_fu_1071_p2_carry__0_i_1
       (.I0(tmp_8_i_fu_1071_p2_carry__0_1),
        .I1(\int_cols_reg[31]_0 [10]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(\p_p2_i_i_i_reg_1906_reg[10] [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_8_i_fu_1071_p2_carry__0_i_2
       (.I0(\int_cols_reg[31]_0 [9]),
        .I1(tmp_8_i_fu_1071_p2_carry__0_0),
        .I2(\int_cols_reg[31]_0 [8]),
        .I3(tmp_8_i_fu_1071_p2_carry__0),
        .O(\p_p2_i_i_i_reg_1906_reg[10] [0]));
  LUT3 #(
    .INIT(8'h41)) 
    tmp_8_i_fu_1071_p2_carry__0_i_3
       (.I0(\int_cols_reg[31]_0 [11]),
        .I1(tmp_8_i_fu_1071_p2_carry__0_1),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(\int_cols_reg[11]_1 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_8_i_fu_1071_p2_carry_i_1
       (.I0(\int_cols_reg[31]_0 [7]),
        .I1(tmp_8_i_fu_1071_p2_carry_6),
        .I2(\int_cols_reg[31]_0 [6]),
        .I3(tmp_8_i_fu_1071_p2_carry_5),
        .O(\int_cols_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_8_i_fu_1071_p2_carry_i_2
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(tmp_8_i_fu_1071_p2_carry_4),
        .I2(\int_cols_reg[31]_0 [4]),
        .I3(tmp_8_i_fu_1071_p2_carry_3),
        .O(\int_cols_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_8_i_fu_1071_p2_carry_i_3
       (.I0(\int_cols_reg[31]_0 [3]),
        .I1(tmp_8_i_fu_1071_p2_carry_2),
        .I2(\int_cols_reg[31]_0 [2]),
        .I3(tmp_8_i_fu_1071_p2_carry_1),
        .O(\int_cols_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_8_i_fu_1071_p2_carry_i_4
       (.I0(\int_cols_reg[31]_0 [1]),
        .I1(tmp_8_i_fu_1071_p2_carry_0),
        .I2(\int_cols_reg[31]_0 [0]),
        .I3(tmp_8_i_fu_1071_p2_carry),
        .O(\int_cols_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CONTROL_BUS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mac_ibs
   (D,
    src_kernel_win_0_va_1_fu_2980,
    grp_fu_1543_ce,
    \ap_CS_fsm_reg[0] ,
    internal_empty_n_reg,
    ap_clk,
    p,
    Q,
    P,
    p_0,
    p_1,
    kernel_val_0_V_2_c_empty_n,
    kernel_val_2_V_0_c_empty_n,
    kernel_val_2_V_2_c_empty_n,
    kernel_val_1_V_2_c_empty_n,
    ap_enable_reg_pp0_iter5,
    ap_reg_pp0_iter4_exitcond388_i_i_reg_1885,
    g_img_0_data_stream_s_empty_n,
    ap_enable_reg_pp0_iter2,
    g_img_1_data_stream_s_full_n,
    p_2,
    ap_reg_pp0_iter9_or_cond_i_i_reg_1912,
    ap_reg_pp0_iter1_exitcond388_i_i_reg_1885,
    or_cond_i_i_i_reg_1916,
    ult_reg_1771,
    ram_reg_i_3);
  output [17:0]D;
  output src_kernel_win_0_va_1_fu_2980;
  output grp_fu_1543_ce;
  output \ap_CS_fsm_reg[0] ;
  output internal_empty_n_reg;
  input ap_clk;
  input [7:0]p;
  input [7:0]Q;
  input [16:0]P;
  input [1:0]p_0;
  input p_1;
  input kernel_val_0_V_2_c_empty_n;
  input kernel_val_2_V_0_c_empty_n;
  input kernel_val_2_V_2_c_empty_n;
  input kernel_val_1_V_2_c_empty_n;
  input ap_enable_reg_pp0_iter5;
  input ap_reg_pp0_iter4_exitcond388_i_i_reg_1885;
  input g_img_0_data_stream_s_empty_n;
  input ap_enable_reg_pp0_iter2;
  input g_img_1_data_stream_s_full_n;
  input p_2;
  input ap_reg_pp0_iter9_or_cond_i_i_reg_1912;
  input ap_reg_pp0_iter1_exitcond388_i_i_reg_1885;
  input or_cond_i_i_i_reg_1916;
  input ult_reg_1771;
  input ram_reg_i_3;

  wire [17:0]D;
  wire [16:0]P;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5;
  wire ap_reg_pp0_iter1_exitcond388_i_i_reg_1885;
  wire ap_reg_pp0_iter4_exitcond388_i_i_reg_1885;
  wire ap_reg_pp0_iter9_or_cond_i_i_reg_1912;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire grp_fu_1543_ce;
  wire internal_empty_n_reg;
  wire kernel_val_0_V_2_c_empty_n;
  wire kernel_val_1_V_2_c_empty_n;
  wire kernel_val_2_V_0_c_empty_n;
  wire kernel_val_2_V_2_c_empty_n;
  wire or_cond_i_i_i_reg_1916;
  wire [7:0]p;
  wire [1:0]p_0;
  wire p_1;
  wire p_2;
  wire ram_reg_i_3;
  wire src_kernel_win_0_va_1_fu_2980;
  wire ult_reg_1771;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mac_ibs_DSP48_1 filter2D_hls_mac_ibs_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[4] (grp_fu_1543_ce),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_reg_pp0_iter1_exitcond388_i_i_reg_1885(ap_reg_pp0_iter1_exitcond388_i_i_reg_1885),
        .ap_reg_pp0_iter4_exitcond388_i_i_reg_1885(ap_reg_pp0_iter4_exitcond388_i_i_reg_1885),
        .ap_reg_pp0_iter9_or_cond_i_i_reg_1912(ap_reg_pp0_iter9_or_cond_i_i_reg_1912),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .kernel_val_0_V_2_c_empty_n(kernel_val_0_V_2_c_empty_n),
        .kernel_val_1_V_2_c_empty_n(kernel_val_1_V_2_c_empty_n),
        .kernel_val_2_V_0_c_empty_n(kernel_val_2_V_0_c_empty_n),
        .kernel_val_2_V_2_c_empty_n(kernel_val_2_V_2_c_empty_n),
        .or_cond_i_i_i_reg_1916(or_cond_i_i_i_reg_1916),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .ram_reg_i_3_0(ram_reg_i_3),
        .src_kernel_win_0_va_1_fu_2980(src_kernel_win_0_va_1_fu_2980),
        .ult_reg_1771(ult_reg_1771));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mac_ibs_DSP48_1
   (D,
    src_kernel_win_0_va_1_fu_2980,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[0] ,
    internal_empty_n_reg,
    ap_clk,
    p_0,
    Q,
    P,
    p_1,
    p_2,
    kernel_val_0_V_2_c_empty_n,
    kernel_val_2_V_0_c_empty_n,
    kernel_val_2_V_2_c_empty_n,
    kernel_val_1_V_2_c_empty_n,
    ap_enable_reg_pp0_iter5,
    ap_reg_pp0_iter4_exitcond388_i_i_reg_1885,
    g_img_0_data_stream_s_empty_n,
    ap_enable_reg_pp0_iter2,
    g_img_1_data_stream_s_full_n,
    p_3,
    ap_reg_pp0_iter9_or_cond_i_i_reg_1912,
    ap_reg_pp0_iter1_exitcond388_i_i_reg_1885,
    or_cond_i_i_i_reg_1916,
    ult_reg_1771,
    ram_reg_i_3_0);
  output [17:0]D;
  output src_kernel_win_0_va_1_fu_2980;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[0] ;
  output internal_empty_n_reg;
  input ap_clk;
  input [7:0]p_0;
  input [7:0]Q;
  input [16:0]P;
  input [1:0]p_1;
  input p_2;
  input kernel_val_0_V_2_c_empty_n;
  input kernel_val_2_V_0_c_empty_n;
  input kernel_val_2_V_2_c_empty_n;
  input kernel_val_1_V_2_c_empty_n;
  input ap_enable_reg_pp0_iter5;
  input ap_reg_pp0_iter4_exitcond388_i_i_reg_1885;
  input g_img_0_data_stream_s_empty_n;
  input ap_enable_reg_pp0_iter2;
  input g_img_1_data_stream_s_full_n;
  input p_3;
  input ap_reg_pp0_iter9_or_cond_i_i_reg_1912;
  input ap_reg_pp0_iter1_exitcond388_i_i_reg_1885;
  input or_cond_i_i_i_reg_1916;
  input ult_reg_1771;
  input ram_reg_i_3_0;

  wire [17:0]D;
  wire [16:0]P;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5;
  wire ap_reg_pp0_iter1_exitcond388_i_i_reg_1885;
  wire ap_reg_pp0_iter4_exitcond388_i_i_reg_1885;
  wire ap_reg_pp0_iter9_or_cond_i_i_reg_1912;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire internal_empty_n_reg;
  wire kernel_val_0_V_2_c_empty_n;
  wire kernel_val_1_V_2_c_empty_n;
  wire kernel_val_2_V_0_c_empty_n;
  wire kernel_val_2_V_2_c_empty_n;
  wire or_cond_i_i_i_reg_1916;
  wire [7:0]p_0;
  wire [1:0]p_1;
  wire p_2;
  wire p_3;
  wire ram_reg_i_3_0;
  wire ram_reg_i_4_n_0;
  wire src_kernel_win_0_va_1_fu_2980;
  wire ult_reg_1771;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2980),
        .CEA2(\ap_CS_fsm_reg[4] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[0] ),
        .CEB2(\ap_CS_fsm_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[4] ),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    r_V_2_1_i_reg_2037_reg_i_2
       (.I0(internal_empty_n_reg),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_reg_pp0_iter4_exitcond388_i_i_reg_1885),
        .O(src_kernel_win_0_va_1_fu_2980));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    r_V_2_1_i_reg_2037_reg_i_3
       (.I0(p_1[0]),
        .I1(p_2),
        .I2(kernel_val_0_V_2_c_empty_n),
        .I3(kernel_val_2_V_0_c_empty_n),
        .I4(kernel_val_2_V_2_c_empty_n),
        .I5(kernel_val_1_V_2_c_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    ram_reg_i_3
       (.I0(g_img_0_data_stream_s_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_i_4_n_0),
        .I3(g_img_1_data_stream_s_full_n),
        .I4(p_3),
        .I5(ap_reg_pp0_iter9_or_cond_i_i_reg_1912),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h4044)) 
    ram_reg_i_4
       (.I0(ap_reg_pp0_iter1_exitcond388_i_i_reg_1885),
        .I1(or_cond_i_i_i_reg_1916),
        .I2(ult_reg_1771),
        .I3(ram_reg_i_3_0),
        .O(ram_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp21_reg_2058_reg_i_1
       (.I0(p_1[1]),
        .I1(internal_empty_n_reg),
        .O(\ap_CS_fsm_reg[4] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_bkb
   (buff2_reg,
    ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg,
    in,
    S,
    \buff2_reg[7] ,
    \buff2_reg[11] ,
    \buff2_reg[15] ,
    buff2_reg_0,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    Q,
    buff2_reg_4,
    ap_clk,
    buff2_reg_5,
    ap_sync_reg_Block_Mat_exit38794_U0_ap_ready,
    Filter2D_U0_ap_start,
    buff2_reg_6,
    CO);
  output [30:0]buff2_reg;
  output ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg;
  output [0:0]in;
  output [2:0]S;
  output [3:0]\buff2_reg[7] ;
  output [3:0]\buff2_reg[11] ;
  output [3:0]\buff2_reg[15] ;
  output [3:0]buff2_reg_0;
  output [3:0]buff2_reg_1;
  output [3:0]buff2_reg_2;
  output [3:0]buff2_reg_3;
  input [31:0]Q;
  input [31:0]buff2_reg_4;
  input ap_clk;
  input [4:0]buff2_reg_5;
  input ap_sync_reg_Block_Mat_exit38794_U0_ap_ready;
  input Filter2D_U0_ap_start;
  input buff2_reg_6;
  input [0:0]CO;

  wire [0:0]CO;
  wire Filter2D_U0_ap_start;
  wire [31:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire ap_sync_reg_Block_Mat_exit38794_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg;
  wire [30:0]buff2_reg;
  wire [3:0]\buff2_reg[11] ;
  wire [3:0]\buff2_reg[15] ;
  wire [3:0]\buff2_reg[7] ;
  wire [3:0]buff2_reg_0;
  wire [3:0]buff2_reg_1;
  wire [3:0]buff2_reg_2;
  wire [3:0]buff2_reg_3;
  wire [31:0]buff2_reg_4;
  wire [4:0]buff2_reg_5;
  wire buff2_reg_6;
  wire [0:0]in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_bkb_MulnS_0 filter2D_hls_mul_bkb_MulnS_0_U
       (.CO(CO),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_sync_reg_Block_Mat_exit38794_U0_ap_ready(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg),
        .\buff2_reg[11]_0 (\buff2_reg[11] ),
        .\buff2_reg[15]_0 (\buff2_reg[15] ),
        .\buff2_reg[7]_0 (\buff2_reg[7] ),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .buff2_reg_2(buff2_reg_1),
        .buff2_reg_3(buff2_reg_2),
        .buff2_reg_4(buff2_reg_3),
        .buff2_reg_5(buff2_reg_4),
        .buff2_reg_6(buff2_reg_5),
        .buff2_reg_7(buff2_reg_6),
        .in(in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_bkb_MulnS_0
   (buff2_reg_0,
    ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg,
    in,
    S,
    \buff2_reg[7]_0 ,
    \buff2_reg[11]_0 ,
    \buff2_reg[15]_0 ,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    buff2_reg_4,
    Q,
    buff2_reg_5,
    ap_clk,
    buff2_reg_6,
    ap_sync_reg_Block_Mat_exit38794_U0_ap_ready,
    Filter2D_U0_ap_start,
    buff2_reg_7,
    CO);
  output [30:0]buff2_reg_0;
  output ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg;
  output [0:0]in;
  output [2:0]S;
  output [3:0]\buff2_reg[7]_0 ;
  output [3:0]\buff2_reg[11]_0 ;
  output [3:0]\buff2_reg[15]_0 ;
  output [3:0]buff2_reg_1;
  output [3:0]buff2_reg_2;
  output [3:0]buff2_reg_3;
  output [3:0]buff2_reg_4;
  input [31:0]Q;
  input [31:0]buff2_reg_5;
  input ap_clk;
  input [4:0]buff2_reg_6;
  input ap_sync_reg_Block_Mat_exit38794_U0_ap_ready;
  input Filter2D_U0_ap_start;
  input buff2_reg_7;
  input [0:0]CO;

  wire [0:0]CO;
  wire Filter2D_U0_ap_start;
  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire ap_sync_reg_Block_Mat_exit38794_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [3:0]\buff2_reg[11]_0 ;
  wire [3:0]\buff2_reg[15]_0 ;
  wire [3:0]\buff2_reg[7]_0 ;
  wire [30:0]buff2_reg_0;
  wire [3:0]buff2_reg_1;
  wire [3:0]buff2_reg_2;
  wire [3:0]buff2_reg_3;
  wire [3:0]buff2_reg_4;
  (* RTL_KEEP = "true" *) wire [31:0]buff2_reg_5;
  wire [4:0]buff2_reg_6;
  wire buff2_reg_7;
  wire [1:1]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_90_ce;
  wire [0:0]in;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready),
        .I1(Filter2D_U0_ap_start),
        .I2(buff2_reg_6[0]),
        .I3(buff2_reg_7),
        .O(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg));
  LUT2 #(
    .INIT(4'h2)) 
    b_inferred_i_1
       (.I0(buff2_reg_0[30]),
        .I1(CO),
        .O(in));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_5[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_90_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_90_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_90_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_1
       (.I0(buff2_reg_6[3]),
        .I1(buff2_reg_6[4]),
        .I2(buff2_reg_6[2]),
        .I3(ap_sync_reg_Block_Mat_exit38794_U0_ap_ready_reg),
        .I4(buff2_reg_6[1]),
        .O(grp_fu_90_ce));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_90_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_90_ce),
        .CEP(grp_fu_90_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_5[31],buff2_reg_5[31],buff2_reg_5[31],buff2_reg_5[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_90_ce),
        .CEA2(grp_fu_90_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_90_ce),
        .CEB2(grp_fu_90_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_90_ce),
        .CEP(grp_fu_90_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_0[30:16]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg_0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg_0[9]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg_0[10]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg_0[11]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg_0[12]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg_0[13]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg_0[14]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg_0[15]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg_0[1]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg_0[2]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg_0[3]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg_0[4]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg_0[5]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg_0[6]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg_0[7]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg_0[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__0_i_1
       (.I0(buff2_reg_0[6]),
        .O(\buff2_reg[7]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__0_i_2
       (.I0(buff2_reg_0[5]),
        .O(\buff2_reg[7]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__0_i_3
       (.I0(buff2_reg_0[4]),
        .O(\buff2_reg[7]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__0_i_4
       (.I0(buff2_reg_0[3]),
        .O(\buff2_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__1_i_1
       (.I0(buff2_reg_0[10]),
        .O(\buff2_reg[11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__1_i_2
       (.I0(buff2_reg_0[9]),
        .O(\buff2_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__1_i_3
       (.I0(buff2_reg_0[8]),
        .O(\buff2_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__1_i_4
       (.I0(buff2_reg_0[7]),
        .O(\buff2_reg[11]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__2_i_1
       (.I0(buff2_reg_0[14]),
        .O(\buff2_reg[15]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__2_i_2
       (.I0(buff2_reg_0[13]),
        .O(\buff2_reg[15]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__2_i_3
       (.I0(buff2_reg_0[12]),
        .O(\buff2_reg[15]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__2_i_4
       (.I0(buff2_reg_0[11]),
        .O(\buff2_reg[15]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__3_i_1
       (.I0(buff2_reg_0[18]),
        .O(buff2_reg_1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__3_i_2
       (.I0(buff2_reg_0[17]),
        .O(buff2_reg_1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__3_i_3
       (.I0(buff2_reg_0[16]),
        .O(buff2_reg_1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__3_i_4
       (.I0(buff2_reg_0[15]),
        .O(buff2_reg_1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__4_i_1
       (.I0(buff2_reg_0[22]),
        .O(buff2_reg_2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__4_i_2
       (.I0(buff2_reg_0[21]),
        .O(buff2_reg_2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__4_i_3
       (.I0(buff2_reg_0[20]),
        .O(buff2_reg_2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__4_i_4
       (.I0(buff2_reg_0[19]),
        .O(buff2_reg_2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__5_i_1
       (.I0(buff2_reg_0[26]),
        .O(buff2_reg_3[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__5_i_2
       (.I0(buff2_reg_0[25]),
        .O(buff2_reg_3[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__5_i_3
       (.I0(buff2_reg_0[24]),
        .O(buff2_reg_3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__5_i_4
       (.I0(buff2_reg_0[23]),
        .O(buff2_reg_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__6_i_1
       (.I0(buff2_reg_0[30]),
        .O(buff2_reg_4[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__6_i_2
       (.I0(buff2_reg_0[29]),
        .O(buff2_reg_4[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__6_i_3
       (.I0(buff2_reg_0[28]),
        .O(buff2_reg_4[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__6_i_4
       (.I0(buff2_reg_0[27]),
        .O(buff2_reg_4[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry_i_1
       (.I0(buff2_reg_0[2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry_i_2
       (.I0(buff2_reg_0[1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry_i_3
       (.I0(buff2_reg__0),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_cud
   (P,
    buff2_reg,
    \buff2_reg[16] ,
    in,
    buff2_reg_0,
    ap_clk,
    Q,
    ap_return_preg);
  output [14:0]P;
  output [31:0]buff2_reg;
  output [16:0]\buff2_reg[16] ;
  input [30:0]in;
  input [31:0]buff2_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [31:0]ap_return_preg;

  wire [14:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]ap_return_preg;
  wire [31:0]buff2_reg;
  wire [16:0]\buff2_reg[16] ;
  wire [31:0]buff2_reg_0;
  wire [30:0]in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_cud_MulnS_1 filter2D_hls_mul_cud_MulnS_1_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .\buff2_reg[16]_0 (\buff2_reg[16] ),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .in(in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_cud_MulnS_1
   (P,
    buff2_reg_0,
    \buff2_reg[16]_0 ,
    in,
    buff2_reg_1,
    ap_clk,
    Q,
    ap_return_preg);
  output [14:0]P;
  output [31:0]buff2_reg_0;
  output [16:0]\buff2_reg[16]_0 ;
  input [30:0]in;
  input [31:0]buff2_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [31:0]ap_return_preg;

  wire [14:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]ap_return_preg;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [16:0]\buff2_reg[16]_0 ;
  wire [31:0]buff2_reg_0;
  (* RTL_KEEP = "true" *) wire [31:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  (* RTL_KEEP = "true" *) wire [30:0]in;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(\buff2_reg[16]_0 [0]),
        .I1(Q),
        .I2(ap_return_preg[0]),
        .O(buff2_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][10]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [10]),
        .I1(Q),
        .I2(ap_return_preg[10]),
        .O(buff2_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][11]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [11]),
        .I1(Q),
        .I2(ap_return_preg[11]),
        .O(buff2_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][12]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [12]),
        .I1(Q),
        .I2(ap_return_preg[12]),
        .O(buff2_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][13]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [13]),
        .I1(Q),
        .I2(ap_return_preg[13]),
        .O(buff2_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][14]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [14]),
        .I1(Q),
        .I2(ap_return_preg[14]),
        .O(buff2_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][15]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [15]),
        .I1(Q),
        .I2(ap_return_preg[15]),
        .O(buff2_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][16]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [16]),
        .I1(Q),
        .I2(ap_return_preg[16]),
        .O(buff2_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][17]_srl3_i_1 
       (.I0(P[0]),
        .I1(Q),
        .I2(ap_return_preg[17]),
        .O(buff2_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][18]_srl3_i_1 
       (.I0(P[1]),
        .I1(Q),
        .I2(ap_return_preg[18]),
        .O(buff2_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][19]_srl3_i_1 
       (.I0(P[2]),
        .I1(Q),
        .I2(ap_return_preg[19]),
        .O(buff2_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][1]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [1]),
        .I1(Q),
        .I2(ap_return_preg[1]),
        .O(buff2_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][20]_srl3_i_1 
       (.I0(P[3]),
        .I1(Q),
        .I2(ap_return_preg[20]),
        .O(buff2_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][21]_srl3_i_1 
       (.I0(P[4]),
        .I1(Q),
        .I2(ap_return_preg[21]),
        .O(buff2_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][22]_srl3_i_1 
       (.I0(P[5]),
        .I1(Q),
        .I2(ap_return_preg[22]),
        .O(buff2_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][23]_srl3_i_1 
       (.I0(P[6]),
        .I1(Q),
        .I2(ap_return_preg[23]),
        .O(buff2_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][24]_srl3_i_1 
       (.I0(P[7]),
        .I1(Q),
        .I2(ap_return_preg[24]),
        .O(buff2_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][25]_srl3_i_1 
       (.I0(P[8]),
        .I1(Q),
        .I2(ap_return_preg[25]),
        .O(buff2_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][26]_srl3_i_1 
       (.I0(P[9]),
        .I1(Q),
        .I2(ap_return_preg[26]),
        .O(buff2_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][27]_srl3_i_1 
       (.I0(P[10]),
        .I1(Q),
        .I2(ap_return_preg[27]),
        .O(buff2_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][28]_srl3_i_1 
       (.I0(P[11]),
        .I1(Q),
        .I2(ap_return_preg[28]),
        .O(buff2_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][29]_srl3_i_1 
       (.I0(P[12]),
        .I1(Q),
        .I2(ap_return_preg[29]),
        .O(buff2_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][2]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [2]),
        .I1(Q),
        .I2(ap_return_preg[2]),
        .O(buff2_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][30]_srl3_i_1 
       (.I0(P[13]),
        .I1(Q),
        .I2(ap_return_preg[30]),
        .O(buff2_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][31]_srl3_i_1 
       (.I0(P[14]),
        .I1(Q),
        .I2(ap_return_preg[31]),
        .O(buff2_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][3]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [3]),
        .I1(Q),
        .I2(ap_return_preg[3]),
        .O(buff2_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][4]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [4]),
        .I1(Q),
        .I2(ap_return_preg[4]),
        .O(buff2_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][5]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [5]),
        .I1(Q),
        .I2(ap_return_preg[5]),
        .O(buff2_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][6]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [6]),
        .I1(Q),
        .I2(ap_return_preg[6]),
        .O(buff2_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][7]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [7]),
        .I1(Q),
        .I2(ap_return_preg[7]),
        .O(buff2_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][8]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [8]),
        .I1(Q),
        .I2(ap_return_preg[8]),
        .O(buff2_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][9]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [9]),
        .I1(Q),
        .I2(ap_return_preg[9]),
        .O(buff2_reg_0[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in[30],in[30],in[30],in[30],in[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_1[31],buff2_reg_1[31],buff2_reg_1[31],buff2_reg_1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,P}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(\buff2_reg[16]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(\buff2_reg[16]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(\buff2_reg[16]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(\buff2_reg[16]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(\buff2_reg[16]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(\buff2_reg[16]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(\buff2_reg[16]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(\buff2_reg[16]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(\buff2_reg[16]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(\buff2_reg[16]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(\buff2_reg[16]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(\buff2_reg[16]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(\buff2_reg[16]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(\buff2_reg[16]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(\buff2_reg[16]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(\buff2_reg[16]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(\buff2_reg[16]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_jbC
   (D,
    Q,
    buff2_reg,
    ap_clk);
  output [41:0]D;
  input [10:0]Q;
  input [30:0]buff2_reg;
  input ap_clk;

  wire [41:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire [30:0]buff2_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_jbC_MulnS_2 filter2D_hls_mul_jbC_MulnS_2_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff2_reg_0(buff2_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_mul_jbC_MulnS_2
   (D,
    Q,
    buff2_reg_0,
    ap_clk);
  output [41:0]D;
  input [10:0]Q;
  input [30:0]buff2_reg_0;
  input ap_clk;

  wire [41:0]D;
  (* RTL_KEEP = "true" *) wire [10:0]Q;
  wire ap_clk;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  (* RTL_KEEP = "true" *) wire [30:0]buff2_reg_0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0[30:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,D[41:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_89),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_96),
        .Q(D[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
