<stg><name>Ext_KWTA16k</name>


<trans_list>

<trans id="794" from="1" to="2">
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="2" to="3">
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="3" to="13">
<condition id="744">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="3" to="4">
<condition id="746">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="3" to="14">
<condition id="745">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="3" to="25">
<condition id="784">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="3" to="40">
<condition id="783">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="4" to="5">
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="5" to="6">
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="6" to="7">
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="7" to="8">
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="8" to="9">
<condition id="873">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="8" to="8">
<condition id="874">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="9" to="10">
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="10" to="11">
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="11" to="12">
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="12" to="13">
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="13" to="39">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="14" to="15">
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="15" to="16">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="16" to="17">
<condition id="767">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="16" to="22">
<condition id="766">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="17" to="18">
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="18" to="19">
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="19" to="20">
<condition id="773">
<or_exp><and_exp><literal name="cond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="19" to="21">
<condition id="774">
<or_exp><and_exp><literal name="cond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="20" to="21">
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="21" to="24">
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="22" to="23">
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="23" to="24">
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="24" to="13">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="25" to="26">
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="26" to="27">
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="27" to="28">
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="28" to="29">
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="29" to="30">
<condition id="822">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="29" to="39">
<condition id="854">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="30" to="31">
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="31" to="32">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="32" to="33">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="33" to="34">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="34" to="35">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="35" to="36">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="36" to="37">
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="37" to="38">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="38" to="39">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="40" to="41">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="41" to="42">
<condition id="858">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="41" to="47">
<condition id="857">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="41" to="39">
<condition id="872">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="42" to="43">
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="43" to="44">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="44" to="45">
<condition id="864">
<or_exp><and_exp><literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="44" to="46">
<condition id="865">
<or_exp><and_exp><literal name="cond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="45" to="46">
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="46" to="39">
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="47" to="48">
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="48" to="39">
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_size), !map !242

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_free_target), !map !246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_addr), !map !250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_cmd), !map !254

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %com_port_layer_V), !map !258

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %com_port_target_V), !map !262

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %com_port_allocated_addr_V), !map !266

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %com_port_cmd), !map !270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Ext_KWTA16k_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([64 x i32]* @heap_tree_V_0, [64 x i32]* @heap_tree_V_1, [64 x i32]* @heap_tree_V_2, [1 x i8]* @p_str, [13 x i8]* @p_str16, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_size, i32* %alloc_free_target, i32* %alloc_addr, i8* %alloc_cmd, [6 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i8* %com_port_layer_V, i16* %com_port_target_V, i16* %com_port_allocated_addr_V, i8* %com_port_cmd, [6 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:12  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %alloc_cmd_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_cmd)

]]></Node>
<StgValue><ssdm name="alloc_cmd_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %alloc_size_read = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_size)

]]></Node>
<StgValue><ssdm name="alloc_size_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
:16  %size_V = trunc i32 %alloc_size_read to i16

]]></Node>
<StgValue><ssdm name="size_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %alloc_free_target_re = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_free_target)

]]></Node>
<StgValue><ssdm name="alloc_free_target_re"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="20" op_0_bw="32">
<![CDATA[
:18  %free_target_V = trunc i32 %alloc_free_target_re to i20

]]></Node>
<StgValue><ssdm name="free_target_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %tmp_size_V = add i16 -1, %size_V

]]></Node>
<StgValue><ssdm name="tmp_size_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %p_Result_18 = call i16 @llvm.part.select.i16(i16 %tmp_size_V, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:21  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp = icmp eq i16 %size_V, 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %tmp, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %p_1 = sub i16 0, %p_Result_18

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %TMP_1_V = and i16 %p_Result_18, %p_1

]]></Node>
<StgValue><ssdm name="TMP_1_V"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:2  switch i16 %TMP_1_V, label %._crit_edge [
    i16 -32768, label %16
    i16 2, label %2
    i16 4, label %3
    i16 8, label %4
    i16 16, label %5
    i16 32, label %6
    i16 64, label %7
    i16 128, label %8
    i16 256, label %9
    i16 512, label %10
    i16 1024, label %11
    i16 2048, label %12
    i16 4096, label %13
    i16 8192, label %14
    i16 16384, label %15
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
._crit_edge:0  %layer0_V = phi i5 [ 14, %0 ], [ 13, %16 ], [ 12, %15 ], [ 11, %14 ], [ 10, %13 ], [ 9, %12 ], [ 8, %11 ], [ 7, %10 ], [ 6, %9 ], [ 5, %8 ], [ 4, %7 ], [ 3, %6 ], [ 2, %5 ], [ 1, %4 ], [ 0, %3 ], [ -1, %2 ], [ -2, %1 ]

]]></Node>
<StgValue><ssdm name="layer0_V"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:4  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str20, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:5  %tmp_4 = icmp eq i8 %alloc_cmd_read, 2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:6  br i1 %tmp_4, label %17, label %169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_6 = icmp eq i8 %alloc_cmd_read, 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_6, label %170, label %178

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_3 = icmp ult i5 %layer0_V, 12

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92, label %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:1  %layer_V = add i5 -12, %layer0_V

]]></Node>
<StgValue><ssdm name="layer_V"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:14  %tmp_23 = zext i5 %layer_V to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:15  %extra_mask_V_addr = getelementptr [5 x i5]* @extra_mask_V, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="extra_mask_V_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %extra_mask_V_load = load i5* %extra_mask_V_addr, align 1

]]></Node>
<StgValue><ssdm name="extra_mask_V_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:20  %shift_constant_V_add_1 = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="shift_constant_V_add_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  %shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:0  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:1  %p_3 = zext i5 %layer0_V to i8

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:2  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 %p_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:3  %addr_HTA_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %alloc_free_target_re, i32 3, i32 18)

]]></Node>
<StgValue><ssdm name="addr_HTA_V"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:4  %loc2_V_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %alloc_free_target_re, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="loc2_V_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:5  %phitmp2 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %alloc_free_target_re, i32 8, i32 18)

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_5 = icmp ult i5 %layer0_V, 12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_5, label %18, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="2" op_0_bw="5">
<![CDATA[
:0  %tmp_60 = trunc i5 %layer0_V to i2

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64">
<![CDATA[
:3  %p_Val2_42 = load i64* @top_heap_V_2, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64">
<![CDATA[
:4  %p_Val2_38 = load i64* @top_heap_V_0, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
:5  %p_Val2_40 = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %sel_tmp_i = icmp eq i2 %tmp_60, 0

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sel_tmp1_i = select i1 %sel_tmp_i, i64 %p_Val2_38, i64 %p_Val2_42

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8  %sel_tmp2_i = icmp eq i2 %tmp_60, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %TMP_0_V = select i1 %sel_tmp2_i, i64 %p_Val2_40, i64 %sel_tmp1_i

]]></Node>
<StgValue><ssdm name="TMP_0_V"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %p_not = sub i64 0, %TMP_0_V

]]></Node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="5">
<![CDATA[
:1  %p_2 = zext i5 %layer0_V to i8

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 %p_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:3  %rhs_V_12_cast = zext i5 %layer_V to i6

]]></Node>
<StgValue><ssdm name="rhs_V_12_cast"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:4  %r_V_30 = sub i6 2, %rhs_V_12_cast

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:5  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %r_V_30, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:6  %tmp_41_cast = sext i6 %r_V_30 to i20

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:7  %tmp_13 = zext i20 %free_target_V to i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:8  %tmp_14 = sub i6 0, %r_V_30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:9  %tmp_44_cast = sext i6 %tmp_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:10  %tmp_15 = shl i32 %tmp_13, %tmp_44_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="20" op_0_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %tmp_101 = trunc i32 %tmp_15 to i20

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:12  %tmp_22 = lshr i20 %free_target_V, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %r_V_31 = select i1 %tmp_100, i20 %tmp_101, i20 %tmp_22

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %extra_mask_V_load = load i5* %extra_mask_V_addr, align 1

]]></Node>
<StgValue><ssdm name="extra_mask_V_load"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  %shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  %tmp_30 = add i6 1, %rhs_V_12_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  %tmp_106 = trunc i20 %r_V_31 to i5

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:18  %tmp_25 = and i5 %tmp_106, %extra_mask_V_load

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:19  %tmp_56_cast = zext i5 %tmp_25 to i6

]]></Node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  %shift_constant_V_loa_2 = zext i5 %shift_constant_V_loa_1 to i6

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  %loc_in_group_tree_V_3 = add i6 %shift_constant_V_loa_2, %tmp_56_cast

]]></Node>
<StgValue><ssdm name="loc_in_group_tree_V_3"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="20" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:26  %tmp_63_cast = zext i6 %tmp_30 to i20

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:27  %tmp_37 = lshr i20 %r_V_31, %tmp_63_cast

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:28  %tree_offset_V_2 = trunc i20 %tmp_37 to i16

]]></Node>
<StgValue><ssdm name="tree_offset_V_2"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:29  %loc2_V_2 = trunc i20 %tmp_37 to i5

]]></Node>
<StgValue><ssdm name="loc2_V_2"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:30  %r_V_9 = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_37, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:31  %tmp_38 = zext i16 %tree_offset_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:32  %group_tree_V_addr = getelementptr [2048 x i16]* @group_tree_V, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="group_tree_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="11">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:33  %group_tree_V_load = load i16* %group_tree_V_addr, align 2

]]></Node>
<StgValue><ssdm name="group_tree_V_load"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:36  %rhs_V_cast = zext i6 %loc_in_group_tree_V_3 to i7

]]></Node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:37  %r_V_10 = add i7 62, %rhs_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:38  %tmp_41 = zext i7 %r_V_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:39  %mark_mask_V_addr = getelementptr [128 x i16]* @mark_mask_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="mark_mask_V_addr"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:40  %mark_mask_V_load = load i16* %mark_mask_V_addr, align 2

]]></Node>
<StgValue><ssdm name="mark_mask_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:0  %tmp_99 = trunc i5 %layer0_V to i4

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:2  %addr_HTA_V_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %alloc_free_target_re, i32 3, i32 18)

]]></Node>
<StgValue><ssdm name="addr_HTA_V_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="11">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:33  %group_tree_V_load = load i16* %group_tree_V_addr, align 2

]]></Node>
<StgValue><ssdm name="group_tree_V_load"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:40  %mark_mask_V_load = load i16* %mark_mask_V_addr, align 2

]]></Node>
<StgValue><ssdm name="mark_mask_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  %loc_in_group_tree_V_s = zext i6 %loc_in_group_tree_V_3 to i16

]]></Node>
<StgValue><ssdm name="loc_in_group_tree_V_s"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:34  %tmp_39 = zext i16 %group_tree_V_load to i32

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:35  %lhs_V_1 = xor i32 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:41  %tmp_42 = xor i16 %group_tree_V_load, -1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:42  %tmp_44 = or i16 %mark_mask_V_load, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:43  %tmp_46 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %lhs_V_1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:44  %r_V_11 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_46, i16 %tmp_44)

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:45  %tmp0_V = sext i32 %r_V_11 to i64

]]></Node>
<StgValue><ssdm name="tmp0_V"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:46  %p_Result_19 = call i16 @_ssdm_op_BitSet.i16.i16.i32.i1(i16 %loc_in_group_tree_V_s, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:47  %tmp_47 = zext i16 %p_Result_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:48  %r_V_12 = lshr i64 %tmp0_V, %tmp_47

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:49  %now1_V = add i4 4, %tmp_99

]]></Node>
<StgValue><ssdm name="now1_V"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:50  br label %174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %p_4 = phi i4 [ %now1_V, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %now1_V_1, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %p_02307_0_in = phi i64 [ %r_V_12, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %r_V_16, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_02307_0_in"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %p_02178_0_in_in = phi i16 [ %p_Result_19, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %p_Result_21, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_02178_0_in_in"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %p_Val2_43 = phi i64 [ %tmp0_V, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %p_Result_20, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="64">
<![CDATA[
:4  %rec_bits_V = trunc i64 %p_02307_0_in to i2

]]></Node>
<StgValue><ssdm name="rec_bits_V"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tmp_53 = icmp eq i2 %rec_bits_V, -1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %not_s = icmp ne i4 %p_4, 0

]]></Node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_54 = and i1 %tmp_53, %not_s

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_54, label %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %p_02178_0_in = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_02178_0_in_in, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="p_02178_0_in"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_55 = zext i15 %p_02178_0_in to i16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %loc_in_group_tree_V = add i16 %tmp_55, -1

]]></Node>
<StgValue><ssdm name="loc_in_group_tree_V"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %i_assign_2 = zext i16 %loc_in_group_tree_V to i32

]]></Node>
<StgValue><ssdm name="i_assign_2"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %p_Result_20 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_43, i32 %i_assign_2, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %p_Result_21 = call i16 @_ssdm_op_BitSet.i16.i16.i32.i1(i16 %loc_in_group_tree_V, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %tmp_57 = zext i16 %p_Result_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %r_V_16 = lshr i64 %p_Result_20, %tmp_57

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_56)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %now1_V_1 = add i4 %p_4, -1

]]></Node>
<StgValue><ssdm name="now1_V_1"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  br label %174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="64">
<![CDATA[
:1  %tmp_120 = trunc i64 %p_Val2_43 to i16

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %p_5 = xor i16 %tmp_120, -1

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:3  store i16 %p_5, i16* %group_tree_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %arrayNo3 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %tmp_37, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %newIndex_trunc3 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %tmp_37, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex_trunc3"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="6">
<![CDATA[
:9  %newIndex4 = zext i6 %newIndex_trunc3 to i64

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %heap_tree_V_0_addr_2 = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr_2"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %heap_tree_V_1_addr_2 = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %heap_tree_V_2_addr_2 = getelementptr [64 x i32]* @heap_tree_V_2, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_addr_2"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
:13  %heap_tree_V_0_load_2 = load i32* %heap_tree_V_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_2"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="6">
<![CDATA[
:14  %heap_tree_V_1_load_6 = load i32* %heap_tree_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_6"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
:15  %heap_tree_V_2_load_8 = load i32* %heap_tree_V_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="64">
<![CDATA[
:0  %tmp_119 = trunc i64 %p_Val2_43 to i2

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
:4  %i_assign_3 = zext i5 %loc2_V_2 to i32

]]></Node>
<StgValue><ssdm name="i_assign_3"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %p_Repl2_s = icmp ne i2 %tmp_119, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="5">
<![CDATA[
:7  %tmp_58 = zext i5 %arrayNo3 to i16

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
:13  %heap_tree_V_0_load_2 = load i32* %heap_tree_V_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_2"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="6">
<![CDATA[
:14  %heap_tree_V_1_load_6 = load i32* %heap_tree_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_6"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
:15  %heap_tree_V_2_load_8 = load i32* %heap_tree_V_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_8"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16">
<![CDATA[
:16  %p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.3i32.i16(i32 %heap_tree_V_0_load_2, i32 %heap_tree_V_1_load_6, i32 %heap_tree_V_2_load_8, i16 %tmp_58)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:17  %p_Result_s = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_s, i32 %i_assign_3, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
:18  switch i5 %arrayNo3, label %_ifconv2 [
    i5 0, label %branch45
    i5 1, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch46:0  store i32 %p_Result_s, i32* %heap_tree_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %_ifconv2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch45:0  store i32 %p_Result_s, i32* %heap_tree_V_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %_ifconv2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv2:0  %heap_tree_V_2_load_4 = phi i32 [ %heap_tree_V_2_load_8, %branch45 ], [ %heap_tree_V_2_load_8, %branch46 ], [ %p_Result_s, %175 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_4"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv2:1  %heap_tree_V_1_load_2 = phi i32 [ %heap_tree_V_1_load_6, %branch45 ], [ %p_Result_s, %branch46 ], [ %heap_tree_V_1_load_6, %175 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_2"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="11">
<![CDATA[
_ifconv2:2  %i_assign_4 = zext i11 %r_V_9 to i32

]]></Node>
<StgValue><ssdm name="i_assign_4"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:3  %p_Repl2_7 = icmp ne i32 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_7"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64">
<![CDATA[
_ifconv2:4  %p_Val2_29 = load i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv2:5  %p_Result_7 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_29, i32 %i_assign_4, i1 %p_Repl2_7)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:6  store i64 %p_Result_7, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="11">
<![CDATA[
_ifconv2:7  %rhs_V_6_cast = zext i11 %r_V_9 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_6_cast"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv2:8  %r_V_18 = add i12 64, %rhs_V_6_cast

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:9  %tmp_129 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %p_Val2_43, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv2:10  %p_Repl2_8 = icmp ne i4 %tmp_129, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_8"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:11  %tmp_84 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %r_V_18, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv2:12  %arrayNo4_mask = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_84, i6 0)

]]></Node>
<StgValue><ssdm name="arrayNo4_mask"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv2:13  %cond = icmp eq i12 %arrayNo4_mask, 64

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:14  %p_Val2_30 = select i1 %cond, i32 %heap_tree_V_1_load_2, i32 %heap_tree_V_2_load_4

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv2:15  %p_Result_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_30, i32 %i_assign_3, i1 %p_Repl2_8)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:16  br i1 %cond, label %branch52, label %branch56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="244" st_id="12" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch52:0  store i32 %p_Result_8, i32* %heap_tree_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch56:5  %tmp_132 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_43, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch56:6  %p_Repl2_10 = icmp ne i8 %tmp_132, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_10"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch56:13  %tmp_62 = icmp eq i2 %tmp_119, -1

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch56:0  %p_Val2_32 = phi i32 [ %heap_tree_V_2_load_4, %branch52 ], [ %p_Result_8, %_ifconv2 ]

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch56:1  %p_Repl2_9 = icmp ne i32 %p_Result_8, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_9"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64">
<![CDATA[
branch56:2  %p_Val2_31 = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch56:3  %p_Result_9 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_31, i32 %i_assign_4, i1 %p_Repl2_9)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch56:4  store i64 %p_Result_9, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch56:7  %p_Result_10 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_32, i32 %i_assign_3, i1 %p_Repl2_10)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch56:8  store i32 %p_Result_10, i32* %heap_tree_V_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch56:9  %p_Repl2_11 = icmp ne i32 %p_Result_10, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_11"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64">
<![CDATA[
branch56:10  %p_Val2_33 = load i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch56:11  %p_Result_11 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_33, i32 %i_assign_4, i1 %p_Repl2_11)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch56:12  store i64 %p_Result_11, i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch56:14  br i1 %tmp_62, label %176, label %._crit_edge3675

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %com_port_target_V, i16 %addr_HTA_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge3675

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3675:0  br label %177

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:6  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:7  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:8  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %com_port_target_V, i16 %addr_HTA_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:10  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str27, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="273" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:11  %tmp_12 = icmp ult i5 %layer0_V, 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:12  %tmp_98 = trunc i5 %layer0_V to i4

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit92:13  br i1 %tmp_12, label %171, label %172

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r_V_14 = sub i4 -5, %tmp_98

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_36 = zext i4 %r_V_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maintain_mask_V_addr_3 = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr_3"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_3 = load i33* %maintain_mask_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_3"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %arrayNo1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %alloc_free_target_re, i32 14, i32 19)

]]></Node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %newIndex_trunc1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %alloc_free_target_re, i32 8, i32 13)

]]></Node>
<StgValue><ssdm name="newIndex_trunc1"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="6">
<![CDATA[
:10  %newIndex = zext i6 %newIndex_trunc1 to i64

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %heap_tree_V_0_addr_1 = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr_1"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %heap_tree_V_1_addr_1 = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr_1"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %heap_tree_V_2_addr_1 = getelementptr [64 x i32]* @heap_tree_V_2, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_addr_1"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="6">
<![CDATA[
:14  %heap_tree_V_0_load_1 = load i32* %heap_tree_V_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_1"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
:15  %heap_tree_V_1_load_5 = load i32* %heap_tree_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_5"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="6">
<![CDATA[
:16  %heap_tree_V_2_load_7 = load i32* %heap_tree_V_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_7"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r_V_8 = sub i4 6, %tmp_98

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_27 = zext i4 %r_V_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maintain_mask_V_addr_2 = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr_2"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_2 = load i33* %maintain_mask_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="293" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_3 = load i33* %maintain_mask_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_3"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="33">
<![CDATA[
:4  %tmp_115 = trunc i33 %maintain_mask_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="5">
<![CDATA[
:5  %tmp_37_cast = zext i5 %loc2_V_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %r_V_29 = shl i32 %tmp_115, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="6">
<![CDATA[
:14  %heap_tree_V_0_load_1 = load i32* %heap_tree_V_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_1"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
:15  %heap_tree_V_1_load_5 = load i32* %heap_tree_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_5"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="6">
<![CDATA[
:16  %heap_tree_V_2_load_7 = load i32* %heap_tree_V_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="20" op_0_bw="6">
<![CDATA[
:8  %tmp_50 = zext i6 %arrayNo1 to i20

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="20">
<![CDATA[
:17  %tmp_51 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i20(i32 %heap_tree_V_0_load_1, i32 %heap_tree_V_1_load_5, i32 %heap_tree_V_2_load_7, i20 %tmp_50)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_40 = or i32 %tmp_51, %r_V_29

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
:19  switch i6 %arrayNo1, label %_ifconv1 [
    i6 0, label %branch30
    i6 1, label %branch31
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="arrayNo1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch31:0  store i32 %tmp_40, i32* %heap_tree_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="arrayNo1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="arrayNo1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch30:0  store i32 %tmp_40, i32* %heap_tree_V_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="arrayNo1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv1:0  %heap_tree_V_2_load_1 = phi i32 [ %heap_tree_V_2_load_7, %branch30 ], [ %heap_tree_V_2_load_7, %branch31 ], [ %tmp_40, %172 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_1"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv1:1  %heap_tree_V_1_load_1 = phi i32 [ %heap_tree_V_1_load_5, %branch30 ], [ %tmp_40, %branch31 ], [ %heap_tree_V_1_load_5, %172 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_1"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="11">
<![CDATA[
_ifconv1:2  %i_assign_1 = zext i11 %phitmp2 to i32

]]></Node>
<StgValue><ssdm name="i_assign_1"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:3  %p_Repl2_2 = icmp ne i32 %tmp_40, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:4  %p_Val2_21 = load i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv1:5  %p_Result_2 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_21, i32 %i_assign_1, i1 %p_Repl2_2)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:6  store i64 %p_Result_2, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="11">
<![CDATA[
_ifconv1:7  %rhs_V_5_cast = zext i11 %phitmp2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_5_cast"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:8  %r_V_17 = add i12 %rhs_V_5_cast, 64

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:9  %tmp_80 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %r_V_17, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv1:10  %arrayNo2_mask = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_80, i6 0)

]]></Node>
<StgValue><ssdm name="arrayNo2_mask"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:11  %cond2 = icmp eq i12 %arrayNo2_mask, 64

]]></Node>
<StgValue><ssdm name="cond2"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:12  %heap_tree_V_load_4_p = select i1 %cond2, i32 %heap_tree_V_1_load_1, i32 %heap_tree_V_2_load_1

]]></Node>
<StgValue><ssdm name="heap_tree_V_load_4_p"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:13  %tmp_43 = or i32 %heap_tree_V_load_4_p, %r_V_29

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:14  br i1 %cond2, label %branch37, label %branch41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="323" st_id="20" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch37:0  store i32 %tmp_43, i32* %heap_tree_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %branch41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch41:0  %heap_tree_V_2_load_3 = phi i32 [ %heap_tree_V_2_load_1, %branch37 ], [ %tmp_43, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_3"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch41:1  %p_Repl2_5 = icmp ne i32 %tmp_43, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_5"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
branch41:2  %p_Val2_27 = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch41:3  %p_Result_5 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_27, i32 %i_assign_1, i1 %p_Repl2_5)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch41:4  store i64 %p_Result_5, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch41:5  %tmp_45 = or i32 %heap_tree_V_2_load_3, %r_V_29

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch41:6  store i32 %tmp_45, i32* %heap_tree_V_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch41:7  %p_Repl2_6 = icmp ne i32 %tmp_45, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_6"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
branch41:8  %p_Val2_28 = load i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch41:9  %p_Result_6 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_28, i32 %i_assign_1, i1 %p_Repl2_6)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch41:10  br label %173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="336" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_2 = load i33* %maintain_mask_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="33">
<![CDATA[
:4  %maintain_mask_V_load_6 = sext i33 %maintain_mask_V_load_2 to i64

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_6"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_32 = zext i11 %phitmp2 to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %r_V_28 = shl i64 %maintain_mask_V_load_6, %tmp_32

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64">
<![CDATA[
:7  %top_heap_V_0_load_1 = load i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name="top_heap_V_0_load_1"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_33 = or i64 %top_heap_V_0_load_1, %r_V_28

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  store i64 %tmp_33, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64">
<![CDATA[
:10  %top_heap_V_1_load_1 = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="top_heap_V_1_load_1"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_34 = or i64 %top_heap_V_1_load_1, %r_V_28

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  store i64 %tmp_34, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64">
<![CDATA[
:13  %top_heap_V_2_load_1 = load i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name="top_heap_V_2_load_1"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_35 = or i64 %top_heap_V_2_load_1, %r_V_28

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi i64 [ %tmp_35, %171 ], [ %p_Result_6, %branch41 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 %storemerge, i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %177

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="352" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %layer1_V_1 = add i5 -12, %layer0_V

]]></Node>
<StgValue><ssdm name="layer1_V_1"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_9 = zext i5 %layer1_V_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp0_V_6 = and i64 %TMP_0_V, %p_not

]]></Node>
<StgValue><ssdm name="tmp0_V_6"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="64">
<![CDATA[
:12  %AA_V = trunc i64 %tmp0_V_6 to i16

]]></Node>
<StgValue><ssdm name="AA_V"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %BB_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp0_V_6, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="BB_V"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %CC_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp0_V_6, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="CC_V"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %DD_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp0_V_6, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="DD_V"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %tmp_s = icmp eq i16 %AA_V, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %tmp_s, label %._crit_edge.i3718, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %AA_V, label %._crit_edge.i3718 [
    i16 -32768, label %38
    i16 2, label %24
    i16 4, label %25
    i16 8, label %26
    i16 16, label %27
    i16 32, label %28
    i16 64, label %29
    i16 128, label %30
    i16 256, label %31
    i16 512, label %32
    i16 1024, label %33
    i16 2048, label %34
    i16 4096, label %35
    i16 8192, label %36
    i16 16384, label %37
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4">
<![CDATA[
._crit_edge.i3718:0  %p_0167_0_i1 = phi i4 [ 0, %22 ], [ -1, %38 ], [ -2, %37 ], [ -3, %36 ], [ -4, %35 ], [ -5, %34 ], [ -6, %33 ], [ -7, %32 ], [ -8, %31 ], [ 7, %30 ], [ 6, %29 ], [ 5, %28 ], [ 4, %27 ], [ 3, %26 ], [ 2, %25 ], [ 1, %24 ], [ 0, %23 ]

]]></Node>
<StgValue><ssdm name="p_0167_0_i1"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="4">
<![CDATA[
._crit_edge.i3718:1  %p_0167_0_i1_cast = zext i4 %p_0167_0_i1 to i7

]]></Node>
<StgValue><ssdm name="p_0167_0_i1_cast"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i3718:2  %tmp_52 = icmp eq i16 %BB_V, 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i3718:3  br i1 %tmp_52, label %._crit_edge355.i3723, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %BB_V, label %._crit_edge355.i3723 [
    i16 -32768, label %54
    i16 2, label %40
    i16 4, label %41
    i16 8, label %42
    i16 16, label %43
    i16 32, label %44
    i16 64, label %45
    i16 128, label %46
    i16 256, label %47
    i16 512, label %48
    i16 1024, label %49
    i16 2048, label %50
    i16 4096, label %51
    i16 8192, label %52
    i16 16384, label %53
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="BB_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
._crit_edge355.i3723:0  %p_0252_0_i1 = phi i5 [ 0, %._crit_edge.i3718 ], [ -1, %54 ], [ -2, %53 ], [ -3, %52 ], [ -4, %51 ], [ -5, %50 ], [ -6, %49 ], [ -7, %48 ], [ -8, %47 ], [ -9, %46 ], [ -10, %45 ], [ -11, %44 ], [ -12, %43 ], [ -13, %42 ], [ -14, %41 ], [ -15, %40 ], [ -16, %39 ]

]]></Node>
<StgValue><ssdm name="p_0252_0_i1"/></StgValue>
</operation>

<operation id="398" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge355.i3723:1  %p_0252_0_i1_cast = zext i5 %p_0252_0_i1 to i7

]]></Node>
<StgValue><ssdm name="p_0252_0_i1_cast"/></StgValue>
</operation>

<operation id="399" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge355.i3723:2  %tmp_61 = icmp eq i16 %CC_V, 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge355.i3723:3  br i1 %tmp_61, label %._crit_edge356.i3728, label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %CC_V, label %._crit_edge356.i3728 [
    i16 -32768, label %70
    i16 2, label %56
    i16 4, label %57
    i16 8, label %58
    i16 16, label %59
    i16 32, label %60
    i16 64, label %61
    i16 128, label %62
    i16 256, label %63
    i16 512, label %64
    i16 1024, label %65
    i16 2048, label %66
    i16 4096, label %67
    i16 8192, label %68
    i16 16384, label %69
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="CC_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6">
<![CDATA[
._crit_edge356.i3728:0  %p_0248_0_i1 = phi i6 [ 0, %._crit_edge355.i3723 ], [ -17, %70 ], [ -18, %69 ], [ -19, %68 ], [ -20, %67 ], [ -21, %66 ], [ -22, %65 ], [ -23, %64 ], [ -24, %63 ], [ -25, %62 ], [ -26, %61 ], [ -27, %60 ], [ -28, %59 ], [ -29, %58 ], [ -30, %57 ], [ -31, %56 ], [ -32, %55 ]

]]></Node>
<StgValue><ssdm name="p_0248_0_i1"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge356.i3728:1  %p_0248_0_i1_cast = zext i6 %p_0248_0_i1 to i7

]]></Node>
<StgValue><ssdm name="p_0248_0_i1_cast"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge356.i3728:2  %tmp_63 = icmp eq i16 %DD_V, 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge356.i3728:3  br i1 %tmp_63, label %log_2_64bit.exit3733, label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %DD_V, label %log_2_64bit.exit3733 [
    i16 -32768, label %86
    i16 2, label %72
    i16 4, label %73
    i16 8, label %74
    i16 16, label %75
    i16 32, label %76
    i16 64, label %77
    i16 128, label %78
    i16 256, label %79
    i16 512, label %80
    i16 1024, label %81
    i16 2048, label %82
    i16 4096, label %83
    i16 8192, label %84
    i16 16384, label %85
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="DD_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="437" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
log_2_64bit.exit3733:0  %p_0244_0_i1 = phi i5 [ 0, %._crit_edge356.i3728 ], [ -1, %86 ], [ -2, %85 ], [ -3, %84 ], [ -4, %83 ], [ -5, %82 ], [ -6, %81 ], [ -7, %80 ], [ -8, %79 ], [ -9, %78 ], [ -10, %77 ], [ -11, %76 ], [ -12, %75 ], [ -13, %74 ], [ -14, %73 ], [ -15, %72 ], [ -16, %71 ]

]]></Node>
<StgValue><ssdm name="p_0244_0_i1"/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="6" op_0_bw="5">
<![CDATA[
log_2_64bit.exit3733:1  %p_0244_0_i1_cast = sext i5 %p_0244_0_i1 to i6

]]></Node>
<StgValue><ssdm name="p_0244_0_i1_cast"/></StgValue>
</operation>

<operation id="439" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="7" op_0_bw="6">
<![CDATA[
log_2_64bit.exit3733:2  %p_0244_0_i1_cast1 = zext i6 %p_0244_0_i1_cast to i7

]]></Node>
<StgValue><ssdm name="p_0244_0_i1_cast1"/></StgValue>
</operation>

<operation id="440" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="5">
<![CDATA[
log_2_64bit.exit3733:3  %tmp_64 = zext i5 %p_0252_0_i1 to i6

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="441" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="4">
<![CDATA[
log_2_64bit.exit3733:4  %tmp_65 = zext i4 %p_0167_0_i1 to i6

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="442" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
log_2_64bit.exit3733:5  %tmp16 = add i7 %p_0252_0_i1_cast, %p_0248_0_i1_cast

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="443" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="7">
<![CDATA[
log_2_64bit.exit3733:6  %tmp16_cast = zext i7 %tmp16 to i8

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="444" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
log_2_64bit.exit3733:7  %tmp17 = add i7 %p_0167_0_i1_cast, %p_0244_0_i1_cast1

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="445" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="7">
<![CDATA[
log_2_64bit.exit3733:8  %tmp17_cast = zext i7 %tmp17 to i8

]]></Node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="446" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
log_2_64bit.exit3733:9  %tmp_66 = add i8 %tmp17_cast, %tmp16_cast

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="447" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit3733:13  %tmp18 = add i6 %tmp_64, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="448" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit3733:14  %tmp19 = add i6 %p_0248_0_i1, %p_0244_0_i1_cast

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="449" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit3733:15  %tmp_68 = add i6 %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="450" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="6">
<![CDATA[
log_2_64bit.exit3733:19  %newIndex6 = zext i6 %tmp_68 to i64

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="451" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit3733:20  %heap_tree_V_0_addr_3 = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr_3"/></StgValue>
</operation>

<operation id="452" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit3733:21  %heap_tree_V_0_load_3 = load i32* %heap_tree_V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_3"/></StgValue>
</operation>

<operation id="453" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit3733:22  %heap_tree_V_1_addr_3 = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr_3"/></StgValue>
</operation>

<operation id="454" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit3733:23  %heap_tree_V_1_load_7 = load i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_7"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit3733:24  %heap_tree_V_2_addr_3 = getelementptr [64 x i32]* @heap_tree_V_2, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_addr_3"/></StgValue>
</operation>

<operation id="456" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit3733:25  %heap_tree_V_2_load_9 = load i32* %heap_tree_V_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="457" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
log_2_64bit.exit3733:10  %tmp_67 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %layer1_V_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="458" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="11">
<![CDATA[
log_2_64bit.exit3733:11  %tmp_91_cast = zext i11 %tmp_67 to i12

]]></Node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="459" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="8">
<![CDATA[
log_2_64bit.exit3733:12  %tmp_92_cast1 = zext i8 %tmp_66 to i12

]]></Node>
<StgValue><ssdm name="tmp_92_cast1"/></StgValue>
</operation>

<operation id="460" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
log_2_64bit.exit3733:16  %layer_offset_V = add i12 %tmp_91_cast, %tmp_92_cast1

]]></Node>
<StgValue><ssdm name="layer_offset_V"/></StgValue>
</operation>

<operation id="461" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
log_2_64bit.exit3733:17  %arrayNo5 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %layer_offset_V, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="462" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="6">
<![CDATA[
log_2_64bit.exit3733:18  %arrayNo5_cast = zext i6 %arrayNo5 to i16

]]></Node>
<StgValue><ssdm name="arrayNo5_cast"/></StgValue>
</operation>

<operation id="463" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit3733:21  %heap_tree_V_0_load_3 = load i32* %heap_tree_V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_3"/></StgValue>
</operation>

<operation id="464" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit3733:23  %heap_tree_V_1_load_7 = load i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_7"/></StgValue>
</operation>

<operation id="465" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit3733:25  %heap_tree_V_2_load_9 = load i32* %heap_tree_V_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_9"/></StgValue>
</operation>

<operation id="466" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16">
<![CDATA[
log_2_64bit.exit3733:26  %tmp_69 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i16(i32 %heap_tree_V_0_load_3, i32 %heap_tree_V_1_load_7, i32 %heap_tree_V_2_load_9, i16 %arrayNo5_cast)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="467" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_64bit.exit3733:27  %tmp_70 = add i32 -1, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="468" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_64bit.exit3733:28  %tmp_71 = and i32 %tmp_70, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="469" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_64bit.exit3733:29  %tmp1_V = sub i32 %tmp_69, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="470" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="32">
<![CDATA[
log_2_64bit.exit3733:30  %AA_V_1 = trunc i32 %tmp1_V to i16

]]></Node>
<StgValue><ssdm name="AA_V_1"/></StgValue>
</operation>

<operation id="471" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
log_2_64bit.exit3733:31  %BB_V_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp1_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="BB_V_1"/></StgValue>
</operation>

<operation id="472" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
log_2_64bit.exit3733:32  %tmp_72 = icmp eq i16 %AA_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="473" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
log_2_64bit.exit3733:33  br i1 %tmp_72, label %._crit_edge.i3735, label %87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %AA_V_1, label %._crit_edge.i3735 [
    i16 -32768, label %102
    i16 2, label %88
    i16 4, label %89
    i16 8, label %90
    i16 16, label %91
    i16 32, label %92
    i16 64, label %93
    i16 128, label %94
    i16 256, label %95
    i16 512, label %96
    i16 1024, label %97
    i16 2048, label %98
    i16 4096, label %99
    i16 8192, label %100
    i16 16384, label %101
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="AA_V_1" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4">
<![CDATA[
._crit_edge.i3735:0  %p_061_0_i = phi i4 [ 0, %log_2_64bit.exit3733 ], [ -1, %102 ], [ -2, %101 ], [ -3, %100 ], [ -4, %99 ], [ -5, %98 ], [ -6, %97 ], [ -7, %96 ], [ -8, %95 ], [ 7, %94 ], [ 6, %93 ], [ 5, %92 ], [ 4, %91 ], [ 3, %90 ], [ 2, %89 ], [ 1, %88 ], [ 0, %87 ]

]]></Node>
<StgValue><ssdm name="p_061_0_i"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="4">
<![CDATA[
._crit_edge.i3735:1  %p_061_0_i_cast = zext i4 %p_061_0_i to i6

]]></Node>
<StgValue><ssdm name="p_061_0_i_cast"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i3735:2  %tmp_73 = icmp eq i16 %BB_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i3735:3  br i1 %tmp_73, label %log_2_32bit.exit, label %103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %BB_V_1, label %log_2_32bit.exit [
    i16 -32768, label %118
    i16 2, label %104
    i16 4, label %105
    i16 8, label %106
    i16 16, label %107
    i16 32, label %108
    i16 64, label %109
    i16 128, label %110
    i16 256, label %111
    i16 512, label %112
    i16 1024, label %113
    i16 2048, label %114
    i16 4096, label %115
    i16 8192, label %116
    i16 16384, label %117
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="BB_V_1" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="510" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
log_2_32bit.exit:0  %p_0102_0_i = phi i5 [ 0, %._crit_edge.i3735 ], [ -1, %118 ], [ -2, %117 ], [ -3, %116 ], [ -4, %115 ], [ -5, %114 ], [ -6, %113 ], [ -7, %112 ], [ -8, %111 ], [ -9, %110 ], [ -10, %109 ], [ -11, %108 ], [ -12, %107 ], [ -13, %106 ], [ -14, %105 ], [ -15, %104 ], [ -16, %103 ]

]]></Node>
<StgValue><ssdm name="p_0102_0_i"/></StgValue>
</operation>

<operation id="511" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="6" op_0_bw="5">
<![CDATA[
log_2_32bit.exit:1  %p_0102_0_i_cast = zext i5 %p_0102_0_i to i6

]]></Node>
<StgValue><ssdm name="p_0102_0_i_cast"/></StgValue>
</operation>

<operation id="512" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_32bit.exit:2  %tmp_74 = add i6 %p_0102_0_i_cast, %p_061_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="513" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
log_2_32bit.exit:3  %tmp_75 = icmp eq i64 %tmp0_V_6, 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="514" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_32bit.exit:4  %tmp_76 = icmp eq i32 %tmp_69, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="515" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
log_2_32bit.exit:5  %or_cond = or i1 %tmp_75, %tmp_76

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="516" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
log_2_32bit.exit:6  br i1 %or_cond, label %119, label %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %r_V_19 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_66, i5 0)

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="518" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="13" op_0_bw="6">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_102_cast = zext i6 %tmp_74 to i13

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="519" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tree_offset_V = add i13 %r_V_19, %tmp_102_cast

]]></Node>
<StgValue><ssdm name="tree_offset_V"/></StgValue>
</operation>

<operation id="520" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="13">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_77 = zext i13 %tree_offset_V to i64

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="521" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %group_tree_V_addr_1 = getelementptr [2048 x i16]* @group_tree_V, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="group_tree_V_addr_1"/></StgValue>
</operation>

<operation id="522" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="11">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %lhs_V_4 = load i16* %group_tree_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="523" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="3" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %group_tree_mask_V_ad = getelementptr [5 x i31]* @group_tree_mask_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="group_tree_mask_V_ad"/></StgValue>
</operation>

<operation id="524" st_id="29" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="31" op_0_bw="3">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %group_tree_mask_V_lo = load i31* %group_tree_mask_V_ad, align 4

]]></Node>
<StgValue><ssdm name="group_tree_mask_V_lo"/></StgValue>
</operation>

<operation id="525" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %181

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="527" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="11">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %lhs_V_4 = load i16* %group_tree_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="528" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="16">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_78 = zext i16 %lhs_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %i_op_assign = xor i32 %tmp_78, -1

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="31" op_0_bw="3">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %group_tree_mask_V_lo = load i31* %group_tree_mask_V_ad, align 4

]]></Node>
<StgValue><ssdm name="group_tree_mask_V_lo"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="31">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %group_tree_mask_V_lo_1 = sext i31 %group_tree_mask_V_lo to i32

]]></Node>
<StgValue><ssdm name="group_tree_mask_V_lo_1"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %group_tree_tmp_V = and i32 %group_tree_mask_V_lo_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="group_tree_tmp_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="533" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="13">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %tree_offset_V_cast = zext i13 %tree_offset_V to i16

]]></Node>
<StgValue><ssdm name="tree_offset_V_cast"/></StgValue>
</operation>

<operation id="534" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="34" op_0_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %group_tree_tmp_V_cas = sext i32 %group_tree_tmp_V to i34

]]></Node>
<StgValue><ssdm name="group_tree_tmp_V_cas"/></StgValue>
</operation>

<operation id="535" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="33" op_0_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %group_tree_tmp_V_cas_1 = sext i32 %group_tree_tmp_V to i33

]]></Node>
<StgValue><ssdm name="group_tree_tmp_V_cas_1"/></StgValue>
</operation>

<operation id="536" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_79 = sub i33 0, %group_tree_tmp_V_cas_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="34" op_0_bw="33">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_79_cast = sext i33 %tmp_79 to i34

]]></Node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="538" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %group_tree_tmp_maske = and i34 %group_tree_tmp_V_cas, %tmp_79_cast

]]></Node>
<StgValue><ssdm name="group_tree_tmp_maske"/></StgValue>
</operation>

<operation id="539" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="34">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %AA_V_2 = trunc i34 %group_tree_tmp_maske to i16

]]></Node>
<StgValue><ssdm name="AA_V_2"/></StgValue>
</operation>

<operation id="540" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %BB_V_2 = call i16 @_ssdm_op_PartSelect.i16.i34.i32.i32(i34 %group_tree_tmp_maske, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="BB_V_2"/></StgValue>
</operation>

<operation id="541" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %tmp_137 = call i2 @_ssdm_op_PartSelect.i2.i34.i32.i32(i34 %group_tree_tmp_maske, i32 32, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="542" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="2">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %CC_V_1 = sext i2 %tmp_137 to i16

]]></Node>
<StgValue><ssdm name="CC_V_1"/></StgValue>
</operation>

<operation id="543" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %group_tree_tmp_maske, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="544" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  %tmp_81 = icmp eq i16 %AA_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="545" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  br i1 %tmp_81, label %._crit_edge.i, label %120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %AA_V_2, label %._crit_edge.i [
    i16 -32768, label %135
    i16 2, label %121
    i16 4, label %122
    i16 8, label %123
    i16 16, label %124
    i16 32, label %125
    i16 64, label %126
    i16 128, label %127
    i16 256, label %128
    i16 512, label %129
    i16 1024, label %130
    i16 2048, label %131
    i16 4096, label %132
    i16 8192, label %133
    i16 16384, label %134
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
<literal name="AA_V_2" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4">
<![CDATA[
._crit_edge.i:0  %p_0167_0_i = phi i4 [ 0, %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ -1, %135 ], [ -2, %134 ], [ -3, %133 ], [ -4, %132 ], [ -5, %131 ], [ -6, %130 ], [ -7, %129 ], [ -8, %128 ], [ 7, %127 ], [ 6, %126 ], [ 5, %125 ], [ 4, %124 ], [ 3, %123 ], [ 2, %122 ], [ 1, %121 ], [ 0, %120 ]

]]></Node>
<StgValue><ssdm name="p_0167_0_i"/></StgValue>
</operation>

<operation id="563" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i:1  %tmp_82 = icmp eq i16 %BB_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="564" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i:2  br i1 %tmp_82, label %._crit_edge355.i, label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %BB_V_2, label %._crit_edge355.i [
    i16 -32768, label %151
    i16 2, label %137
    i16 4, label %138
    i16 8, label %139
    i16 16, label %140
    i16 32, label %141
    i16 64, label %142
    i16 128, label %143
    i16 256, label %144
    i16 512, label %145
    i16 1024, label %146
    i16 2048, label %147
    i16 4096, label %148
    i16 8192, label %149
    i16 16384, label %150
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="BB_V_2" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
._crit_edge355.i:0  %p_0252_0_i = phi i5 [ 0, %._crit_edge.i ], [ -1, %151 ], [ -2, %150 ], [ -3, %149 ], [ -4, %148 ], [ -5, %147 ], [ -6, %146 ], [ -7, %145 ], [ -8, %144 ], [ -9, %143 ], [ -10, %142 ], [ -11, %141 ], [ -12, %140 ], [ -13, %139 ], [ -14, %138 ], [ -15, %137 ], [ -16, %136 ]

]]></Node>
<StgValue><ssdm name="p_0252_0_i"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge355.i:1  %p_0252_0_i_cast = zext i5 %p_0252_0_i to i7

]]></Node>
<StgValue><ssdm name="p_0252_0_i_cast"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge355.i:2  %tmp_83 = icmp eq i2 %tmp_137, 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge355.i:3  br i1 %tmp_83, label %._crit_edge356.i, label %152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %CC_V_1, label %._crit_edge356.i [
    i16 -32768, label %167
    i16 2, label %153
    i16 4, label %154
    i16 8, label %155
    i16 16, label %156
    i16 32, label %157
    i16 64, label %158
    i16 128, label %159
    i16 256, label %160
    i16 512, label %161
    i16 1024, label %162
    i16 2048, label %163
    i16 4096, label %164
    i16 8192, label %165
    i16 16384, label %166
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="CC_V_1" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge356.i:21  %shift_constant_V_add = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="shift_constant_V_add"/></StgValue>
</operation>

<operation id="602" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="5" op_0_bw="3">
<![CDATA[
._crit_edge356.i:22  %shift_constant_V_loa = load i5* %shift_constant_V_add, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="603" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6">
<![CDATA[
._crit_edge356.i:0  %p_0248_0_i = phi i6 [ 0, %._crit_edge355.i ], [ -17, %167 ], [ -18, %166 ], [ -19, %165 ], [ -20, %164 ], [ -21, %163 ], [ -22, %162 ], [ -23, %161 ], [ -24, %160 ], [ -25, %159 ], [ -26, %158 ], [ -27, %157 ], [ -28, %156 ], [ -29, %155 ], [ -30, %154 ], [ -31, %153 ], [ -32, %152 ]

]]></Node>
<StgValue><ssdm name="p_0248_0_i"/></StgValue>
</operation>

<operation id="604" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge356.i:1  %p_0248_0_i_cast = zext i6 %p_0248_0_i to i7

]]></Node>
<StgValue><ssdm name="p_0248_0_i_cast"/></StgValue>
</operation>

<operation id="605" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge356.i:2  %p_0244_0_i_cast = select i1 %tmp_138, i7 48, i7 0

]]></Node>
<StgValue><ssdm name="p_0244_0_i_cast"/></StgValue>
</operation>

<operation id="606" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge356.i:3  %tmp21 = add i7 %p_0248_0_i_cast, %p_0252_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="607" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge356.i:4  %tmp21_cast = zext i7 %tmp21 to i8

]]></Node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="608" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="4" op_0_bw="7">
<![CDATA[
._crit_edge356.i:5  %tmp_139 = trunc i7 %p_0244_0_i_cast to i4

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="609" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge356.i:6  %tmp_140 = or i4 %tmp_139, %p_0167_0_i

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="610" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge356.i:7  %tmp_141 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %p_0244_0_i_cast, i32 4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
._crit_edge356.i:8  %tmp22 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_141, i4 %tmp_140)

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="612" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge356.i:9  %tmp22_cast = zext i7 %tmp22 to i8

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="613" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge356.i:10  %tmp_85 = add i8 %tmp21_cast, %tmp22_cast

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="614" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge356.i:11  %lhs_V_7_cast = zext i5 %layer1_V_1 to i6

]]></Node>
<StgValue><ssdm name="lhs_V_7_cast"/></StgValue>
</operation>

<operation id="615" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge356.i:12  %tmp_86 = zext i13 %tree_offset_V to i32

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="616" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge356.i:13  %tmp_87 = add i6 %lhs_V_7_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="617" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge356.i:14  %tmp_119_cast = zext i6 %tmp_87 to i32

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="618" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge356.i:15  %tmp_88 = shl i32 %tmp_86, %tmp_119_cast

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="619" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge356.i:16  %r_V_20 = trunc i32 %tmp_88 to i16

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="17" op_0_bw="8">
<![CDATA[
._crit_edge356.i:17  %lhs_V_2 = zext i8 %tmp_85 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge356.i:18  %rhs_V = zext i16 %r_V_20 to i17

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge356.i:19  %r_V_21 = add i17 %rhs_V, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="5" op_0_bw="3">
<![CDATA[
._crit_edge356.i:22  %shift_constant_V_loa = load i5* %shift_constant_V_add, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="624" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge356.i:20  %lhs_V_3 = zext i17 %r_V_21 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="625" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge356.i:23  %rhs_V_1 = zext i5 %shift_constant_V_loa to i18

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="626" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge356.i:24  %r_V_22 = sub i18 %lhs_V_3, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="627" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="18">
<![CDATA[
._crit_edge356.i:25  %loc_in_layer_V = sext i18 %r_V_22 to i20

]]></Node>
<StgValue><ssdm name="loc_in_layer_V"/></StgValue>
</operation>

<operation id="628" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge356.i:26  %r_V_27 = sub i6 2, %lhs_V_7_cast

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="629" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
._crit_edge356.i:27  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %r_V_27, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="630" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge356.i:28  %tmp_89 = sext i6 %r_V_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="631" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge356.i:29  %tmp_90 = zext i20 %loc_in_layer_V to i32

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="632" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge356.i:30  %tmp_91 = sub i6 0, %r_V_27

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="633" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="20" op_0_bw="6">
<![CDATA[
._crit_edge356.i:31  %tmp_123_cast = sext i6 %tmp_91 to i20

]]></Node>
<StgValue><ssdm name="tmp_123_cast"/></StgValue>
</operation>

<operation id="634" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge356.i:32  %tmp_92 = lshr i20 %loc_in_layer_V, %tmp_123_cast

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="635" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge356.i:33  %tmp_93 = shl i32 %tmp_90, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="636" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="20" op_0_bw="32">
<![CDATA[
._crit_edge356.i:34  %tmp_144 = trunc i32 %tmp_93 to i20

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="637" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge356.i:35  %r_V_24 = select i1 %tmp_143, i20 %tmp_92, i20 %tmp_144

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge356.i:36  %tmp_95 = zext i20 %r_V_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge356.i:37  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %tmp_95)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge356.i:38  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge356.i:39  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="642" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge356.i:40  %tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="643" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge356.i:41  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge356.i:42  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %com_port_target_V, i16 %tree_offset_V_cast)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="645" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge356.i:43  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge356.i:44  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str25, i32 %tmp_96)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="647" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge356.i:45  %tmp_97 = zext i8 %tmp_85 to i64

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="648" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge356.i:46  %mark_mask_V_addr_1 = getelementptr [128 x i16]* @mark_mask_V, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="mark_mask_V_addr_1"/></StgValue>
</operation>

<operation id="649" st_id="36" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge356.i:47  %rhs_V_2 = load i16* %mark_mask_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="650" st_id="37" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge356.i:47  %rhs_V_2 = load i16* %mark_mask_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="651" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="6" op_0_bw="16">
<![CDATA[
._crit_edge356.i:48  %tmp_145 = trunc i16 %lhs_V_4 to i6

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="652" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="6" op_0_bw="16">
<![CDATA[
._crit_edge356.i:49  %tmp_146 = trunc i16 %rhs_V_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="653" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge356.i:50  %r_V_25 = or i16 %rhs_V_2, %lhs_V_4

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="654" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge356.i:51  %r_V_28_cast = or i6 %tmp_146, %tmp_145

]]></Node>
<StgValue><ssdm name="r_V_28_cast"/></StgValue>
</operation>

<operation id="655" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
._crit_edge356.i:52  store i16 %r_V_25, i16* %group_tree_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="2" op_0_bw="16">
<![CDATA[
._crit_edge356.i:53  %tmp_147 = trunc i16 %r_V_25 to i2

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="657" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="14" op_0_bw="16">
<![CDATA[
._crit_edge356.i:54  %tmp_148 = trunc i16 %r_V_25 to i14

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="658" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge356.i:55  %tmp0_V_5_cast = xor i14 %tmp_148, -64

]]></Node>
<StgValue><ssdm name="tmp0_V_5_cast"/></StgValue>
</operation>

<operation id="659" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge356.i:56  %i_assign_5 = zext i6 %tmp_74 to i32

]]></Node>
<StgValue><ssdm name="i_assign_5"/></StgValue>
</operation>

<operation id="660" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge356.i:57  %p_Repl2_12 = icmp ne i2 %tmp_147, -1

]]></Node>
<StgValue><ssdm name="p_Repl2_12"/></StgValue>
</operation>

<operation id="661" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge356.i:58  %arrayNo6 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_66, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="662" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge356.i:59  %tmp_102 = zext i2 %arrayNo6 to i8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="663" st_id="37" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
._crit_edge356.i:60  %p_Val2_37 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i8(i32 %heap_tree_V_0_load_3, i32 %heap_tree_V_1_load_7, i32 %heap_tree_V_2_load_9, i8 %tmp_102)

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="664" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge356.i:61  %p_Result_12 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_37, i32 %i_assign_5, i1 %p_Repl2_12)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="665" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge356.i:62  switch i2 %arrayNo6, label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv [
    i2 0, label %branch15
    i2 1, label %branch16
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="arrayNo6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch16:0  store i32 %p_Result_12, i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="arrayNo6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="arrayNo6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch15:0  store i32 %p_Result_12, i32* %heap_tree_V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="arrayNo6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:7  %tmp_103 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_V_28_cast, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="671" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:8  %p_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_103, i2 0)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="672" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:9  %p_Repl2_14 = icmp ne i6 %p_s, -4

]]></Node>
<StgValue><ssdm name="p_Repl2_14"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="673" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:0  %heap_tree_V_2_load_6 = phi i32 [ %heap_tree_V_2_load_9, %branch15 ], [ %heap_tree_V_2_load_9, %branch16 ], [ %p_Result_12, %._crit_edge356.i ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_6"/></StgValue>
</operation>

<operation id="674" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:1  %heap_tree_V_1_load_3 = phi i32 [ %heap_tree_V_1_load_7, %branch15 ], [ %p_Result_12, %branch16 ], [ %heap_tree_V_1_load_7, %._crit_edge356.i ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_3"/></StgValue>
</operation>

<operation id="675" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="8">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:2  %i_assign_6 = zext i8 %tmp_66 to i32

]]></Node>
<StgValue><ssdm name="i_assign_6"/></StgValue>
</operation>

<operation id="676" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:3  %p_Repl2_13 = icmp ne i32 %p_Result_12, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_13"/></StgValue>
</operation>

<operation id="677" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:4  %p_Result_13 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_38, i32 %i_assign_6, i1 %p_Repl2_13)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="678" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:5  store i64 %p_Result_13, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:6  %r_V_26 = add i8 %tmp_66, 64

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="680" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:10  %tmp_104 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %r_V_26, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="681" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:11  %arrayNo8_mask = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_104, i6 0)

]]></Node>
<StgValue><ssdm name="arrayNo8_mask"/></StgValue>
</operation>

<operation id="682" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:12  %cond3 = icmp eq i8 %arrayNo8_mask, 64

]]></Node>
<StgValue><ssdm name="cond3"/></StgValue>
</operation>

<operation id="683" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:13  %p_Val2_39 = select i1 %cond3, i32 %heap_tree_V_1_load_3, i32 %heap_tree_V_2_load_6

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="684" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:14  %p_Result_14 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_39, i32 %i_assign_5, i1 %p_Repl2_14)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="685" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv:15  br i1 %cond3, label %branch22, label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="686" st_id="39" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch22:0  store i32 %p_Result_14, i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953:0  %p_Val2_41 = phi i32 [ %heap_tree_V_2_load_6, %branch22 ], [ %p_Result_14, %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit41_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="689" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953:1  %p_Repl2_15 = icmp ne i32 %p_Result_14, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_15"/></StgValue>
</operation>

<operation id="690" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953:2  %p_Result_15 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_40, i32 %i_assign_6, i1 %p_Repl2_15)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="691" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953:3  store i64 %p_Result_15, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953:4  %tmp_153 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %tmp0_V_5_cast, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="693" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953:5  %p_Repl2_16 = icmp ne i8 %tmp_153, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_16"/></StgValue>
</operation>

<operation id="694" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953:6  %p_Result_16 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_41, i32 %i_assign_5, i1 %p_Repl2_16)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="695" st_id="39" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953:7  store i32 %p_Result_16, i32* %heap_tree_V_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953:8  %p_Repl2_17 = icmp ne i32 %p_Result_16, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_17"/></StgValue>
</operation>

<operation id="697" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953:9  %p_Result_17 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_42, i32 %i_assign_6, i1 %p_Repl2_17)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="698" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953:10  br label %168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64">
<![CDATA[
:0  %storemerge1 = phi i64 [ %p_Result_17, %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit414953 ], [ %tmp_20, %20 ], [ %p_Result_4, %branch11 ]

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="700" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 %storemerge1, i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %181

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="704" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="705" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %addr_HTA_V_3 = call i16 @_ssdm_op_Read.ap_hs.volatile.i16P(i16* %com_port_allocated_addr_V)

]]></Node>
<StgValue><ssdm name="addr_HTA_V_3"/></StgValue>
</operation>

<operation id="707" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="5" op_0_bw="16">
<![CDATA[
:6  %loc2_V = trunc i16 %addr_HTA_V_3 to i5

]]></Node>
<StgValue><ssdm name="loc2_V"/></StgValue>
</operation>

<operation id="708" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str22, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="709" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:8  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %addr_HTA_V_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="710" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_28, label %19, label %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit197

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit197:0  %r_V = shl i16 %addr_HTA_V_3, 3

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="712" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="16">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit197:1  %tmp_8 = zext i16 %r_V to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="713" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit197:2  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit197:3  %r_V_s = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %addr_HTA_V_3, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="715" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit197:4  %tmp_10 = icmp ult i5 %layer0_V, 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="716" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="4" op_0_bw="5">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit197:5  %tmp_94 = trunc i5 %layer0_V to i4

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="717" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit197:6  br i1 %tmp_10, label %20, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r_V_5 = sub i4 -5, %tmp_94

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="719" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_21 = zext i4 %r_V_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="720" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maintain_mask_V_addr_1 = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr_1"/></StgValue>
</operation>

<operation id="721" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_1 = load i33* %maintain_mask_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_1"/></StgValue>
</operation>

<operation id="722" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %arrayNo = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %addr_HTA_V_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="723" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %newIndex_trunc = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %addr_HTA_V_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex_trunc"/></StgValue>
</operation>

<operation id="724" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="6">
<![CDATA[
:10  %newIndex3 = zext i6 %newIndex_trunc to i64

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="725" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %heap_tree_V_0_addr = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr"/></StgValue>
</operation>

<operation id="726" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %heap_tree_V_1_addr = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr"/></StgValue>
</operation>

<operation id="727" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %heap_tree_V_2_addr = getelementptr [64 x i32]* @heap_tree_V_2, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_addr"/></StgValue>
</operation>

<operation id="728" st_id="41" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="6">
<![CDATA[
:14  %heap_tree_V_0_load = load i32* %heap_tree_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load"/></StgValue>
</operation>

<operation id="729" st_id="41" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="6">
<![CDATA[
:15  %heap_tree_V_1_load_4 = load i32* %heap_tree_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_4"/></StgValue>
</operation>

<operation id="730" st_id="41" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="6">
<![CDATA[
:16  %heap_tree_V_2_load_5 = load i32* %heap_tree_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_5"/></StgValue>
</operation>

<operation id="731" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r_V_3 = sub i4 6, %tmp_94

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="732" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_16 = zext i4 %r_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="733" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maintain_mask_V_addr = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr"/></StgValue>
</operation>

<operation id="734" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load = load i33* %maintain_mask_V_addr, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load"/></StgValue>
</operation>

<operation id="735" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %181

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="737" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_1 = load i33* %maintain_mask_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_1"/></StgValue>
</operation>

<operation id="738" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="33">
<![CDATA[
:4  %tmp_114 = trunc i33 %maintain_mask_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="739" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="5">
<![CDATA[
:5  %tmp_22_cast = zext i5 %loc2_V to i32

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="740" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %r_V_6 = shl i32 %tmp_114, %tmp_22_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="741" st_id="42" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="6">
<![CDATA[
:14  %heap_tree_V_0_load = load i32* %heap_tree_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load"/></StgValue>
</operation>

<operation id="742" st_id="42" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="6">
<![CDATA[
:15  %heap_tree_V_1_load_4 = load i32* %heap_tree_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_4"/></StgValue>
</operation>

<operation id="743" st_id="42" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="6">
<![CDATA[
:16  %heap_tree_V_2_load_5 = load i32* %heap_tree_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_5"/></StgValue>
</operation>

<operation id="744" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_24 = xor i32 %r_V_6, -1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="745" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="5">
<![CDATA[
:8  %tmp_48 = zext i5 %arrayNo to i16

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="746" st_id="43" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16">
<![CDATA[
:17  %tmp_49 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i16(i32 %heap_tree_V_0_load, i32 %heap_tree_V_1_load_4, i32 %heap_tree_V_2_load_5, i16 %tmp_48)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="747" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_26 = and i32 %tmp_49, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="748" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
:20  switch i5 %arrayNo, label %_ifconv [
    i5 0, label %branch0
    i5 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="43" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp><literal name="arrayNo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1:0  store i32 %tmp_26, i32* %heap_tree_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp><literal name="arrayNo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="43" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="arrayNo" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch0:0  store i32 %tmp_26, i32* %heap_tree_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="arrayNo" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="753" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:0  %heap_tree_V_2_load = phi i32 [ %heap_tree_V_2_load_5, %branch0 ], [ %heap_tree_V_2_load_5, %branch1 ], [ %tmp_26, %21 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load"/></StgValue>
</operation>

<operation id="754" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:1  %heap_tree_V_1_load = phi i32 [ %heap_tree_V_1_load_4, %branch0 ], [ %tmp_26, %branch1 ], [ %heap_tree_V_1_load_4, %21 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load"/></StgValue>
</operation>

<operation id="755" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:2  %i_assign = zext i11 %r_V_s to i32

]]></Node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="756" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %p_Repl2_1 = icmp ne i32 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="757" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:4  %p_Val2_20 = load i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="758" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:5  %p_Result_1 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_20, i32 %i_assign, i1 %p_Repl2_1)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="759" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:6  store i64 %p_Result_1, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:7  %r_V_7 = add i11 %r_V_s, 64

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="761" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %r_V_7, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="762" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
_ifconv:9  %arrayNo7_mask = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_59, i6 0)

]]></Node>
<StgValue><ssdm name="arrayNo7_mask"/></StgValue>
</operation>

<operation id="763" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:10  %cond1 = icmp eq i11 %arrayNo7_mask, 64

]]></Node>
<StgValue><ssdm name="cond1"/></StgValue>
</operation>

<operation id="764" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %heap_tree_V_load_1_p = select i1 %cond1, i32 %heap_tree_V_1_load, i32 %heap_tree_V_2_load

]]></Node>
<StgValue><ssdm name="heap_tree_V_load_1_p"/></StgValue>
</operation>

<operation id="765" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_29 = and i32 %heap_tree_V_load_1_p, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="766" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:13  br i1 %cond1, label %branch7, label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="767" st_id="45" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:0  store i32 %tmp_29, i32* %heap_tree_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="769" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch11:0  %heap_tree_V_2_load_2 = phi i32 [ %heap_tree_V_2_load, %branch7 ], [ %tmp_29, %_ifconv ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_2"/></StgValue>
</operation>

<operation id="770" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:1  %p_Repl2_3 = icmp ne i32 %tmp_29, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_3"/></StgValue>
</operation>

<operation id="771" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64">
<![CDATA[
branch11:2  %p_Val2_23 = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="772" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch11:3  %p_Result_3 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_23, i32 %i_assign, i1 %p_Repl2_3)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="773" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch11:4  store i64 %p_Result_3, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:5  %tmp_31 = and i32 %heap_tree_V_2_load_2, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="775" st_id="46" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch11:6  store i32 %tmp_31, i32* %heap_tree_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:7  %p_Repl2_4 = icmp ne i32 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_4"/></StgValue>
</operation>

<operation id="777" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64">
<![CDATA[
branch11:8  %p_Val2_25 = load i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="778" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch11:9  %p_Result_4 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_25, i32 %i_assign, i1 %p_Repl2_4)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="779" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
branch11:10  br label %168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="780" st_id="47" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load = load i33* %maintain_mask_V_addr, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="781" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="33">
<![CDATA[
:4  %maintain_mask_V_load_4 = sext i33 %maintain_mask_V_load to i64

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_4"/></StgValue>
</operation>

<operation id="782" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_17 = zext i11 %r_V_s to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="783" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %r_V_4 = shl i64 %maintain_mask_V_load_4, %tmp_17

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="784" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp0_V_2 = xor i64 %r_V_4, -1

]]></Node>
<StgValue><ssdm name="tmp0_V_2"/></StgValue>
</operation>

<operation id="785" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64">
<![CDATA[
:8  %top_heap_V_0_load = load i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name="top_heap_V_0_load"/></StgValue>
</operation>

<operation id="786" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_18 = and i64 %top_heap_V_0_load, %tmp0_V_2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="787" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  store i64 %tmp_18, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64">
<![CDATA[
:11  %top_heap_V_1_load = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="top_heap_V_1_load"/></StgValue>
</operation>

<operation id="789" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19 = and i64 %top_heap_V_1_load, %tmp0_V_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="790" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  store i64 %tmp_19, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="64">
<![CDATA[
:14  %top_heap_V_2_load = load i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name="top_heap_V_2_load"/></StgValue>
</operation>

<operation id="792" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_20 = and i64 %top_heap_V_2_load, %tmp0_V_2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="793" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
