<profile>

<section name = "Vitis HLS Report for 'block_mm'" level="0">
<item name = "Date">Mon Jul 28 11:59:00 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">block_mm</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.891 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">43, 54, 0.215 us, 0.270 us, 44, 55, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_block_mm_Pipeline_loadA_fu_203">block_mm_Pipeline_loadA, 10, 10, 50.000 ns, 50.000 ns, 10, 10, no</column>
<column name="grp_block_mm_Pipeline_2_fu_217">block_mm_Pipeline_2, 18, 18, 90.000 ns, 90.000 ns, 18, 18, no</column>
<column name="grp_block_mm_Pipeline_partialsum_fu_237">block_mm_Pipeline_partialsum, 12, 12, 60.000 ns, 60.000 ns, 12, 12, no</column>
<column name="grp_block_mm_Pipeline_writeoutput_fu_283">block_mm_Pipeline_writeoutput, 6, 6, 30.000 ns, 30.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 48, 2378, 24261, -</column>
<column name="Memory">0, -, 128, 132, 0</column>
<column name="Multiplexer">-, -, -, 220, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, 5, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_block_mm_Pipeline_2_fu_217">block_mm_Pipeline_2, 0, 0, 7, 49, 0</column>
<column name="grp_block_mm_Pipeline_loadA_fu_203">block_mm_Pipeline_loadA, 0, 0, 11, 70, 0</column>
<column name="grp_block_mm_Pipeline_partialsum_fu_237">block_mm_Pipeline_partialsum, 0, 48, 1293, 1158, 0</column>
<column name="grp_block_mm_Pipeline_writeoutput_fu_283">block_mm_Pipeline_writeoutput, 0, 0, 1067, 22984, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_U">block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_RAM_AUTO_1R1W, 0, 32, 33, 0, 8, 32, 1, 256</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_U">block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_RAM_AUTO_1R1W, 0, 32, 33, 0, 8, 32, 1, 256</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_U">block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_RAM_AUTO_1R1W, 0, 32, 33, 0, 8, 32, 1, 256</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_U">block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_RAM_AUTO_1R1W, 0, 32, 33, 0, 8, 32, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Arows_read">9, 2, 1, 2</column>
<column name="Bcols_read">9, 2, 1, 2</column>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_address0">14, 3, 3, 9</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_ce0">14, 3, 1, 3</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_we0">9, 2, 1, 2</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_address0">14, 3, 3, 9</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_ce0">14, 3, 1, 3</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_we0">9, 2, 1, 2</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_address0">14, 3, 3, 9</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_ce0">14, 3, 1, 3</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_we0">9, 2, 1, 2</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_address0">14, 3, 3, 9</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_ce0">14, 3, 1, 3</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="grp_block_mm_Pipeline_2_fu_217_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_block_mm_Pipeline_loadA_fu_203_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_block_mm_Pipeline_partialsum_fu_237_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_block_mm_Pipeline_writeoutput_fu_283_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, block_mm, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, block_mm, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, block_mm, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, block_mm, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, block_mm, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, block_mm, return value</column>
<column name="Arows_dout">in, 128, ap_fifo, Arows, pointer</column>
<column name="Arows_empty_n">in, 1, ap_fifo, Arows, pointer</column>
<column name="Arows_read">out, 1, ap_fifo, Arows, pointer</column>
<column name="Bcols_dout">in, 128, ap_fifo, Bcols, pointer</column>
<column name="Bcols_empty_n">in, 1, ap_fifo, Bcols, pointer</column>
<column name="Bcols_read">out, 1, ap_fifo, Bcols, pointer</column>
<column name="ABpartial_i">in, 512, ap_ovld, ABpartial, pointer</column>
<column name="ABpartial_o">out, 512, ap_ovld, ABpartial, pointer</column>
<column name="ABpartial_o_ap_vld">out, 1, ap_ovld, ABpartial, pointer</column>
<column name="it">in, 32, ap_none, it, scalar</column>
</table>
</item>
</section>
</profile>
