{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401020669818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401020669818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 13:24:29 2014 " "Processing started: Sun May 25 13:24:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401020669818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401020669818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder -c Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder -c Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401020669818 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1401020673359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quad-QuadArch " "Found design unit 1: Quad-QuadArch" {  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401020674249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quad " "Found entity 1: Quad" {  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401020674249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401020674249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-decoderArch " "Found design unit 1: decoder-decoderArch" {  } { { "decoder.vhd" "" { Text "Z:/Git/FPGA/Decoder/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401020674280 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "Z:/Git/FPGA/Decoder/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401020674280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401020674280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decoder " "Elaborating entity \"Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1401020675138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad Quad:leftWheelEncoder " "Elaborating entity \"Quad\" for hierarchy \"Quad:leftWheelEncoder\"" {  } { { "decoder.vhd" "leftWheelEncoder" { Text "Z:/Git/FPGA/Decoder/decoder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020675153 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Quad:rightWheelEncoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Quad:rightWheelEncoder\|Mult0\"" {  } { { "Quad.vhd" "Mult0" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401020676323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Quad:leftWheelEncoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Quad:leftWheelEncoder\|Mult0\"" {  } { { "Quad.vhd" "Mult0" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401020676323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Quad:leftMotorEncoder\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Quad:leftMotorEncoder\|Mult1\"" {  } { { "Quad.vhd" "Mult1" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401020676323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Quad:rightMotorEncoder\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Quad:rightMotorEncoder\|Mult1\"" {  } { { "Quad.vhd" "Mult1" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401020676323 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1401020676323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401020676573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Instantiated megafunction \"Quad:rightWheelEncoder\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020676589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020676589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020676589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020676589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020676589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020676589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020676589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020676589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020676589 ""}  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1401020676589 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020676791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020676932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020677135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rfh " "Found entity 1: add_sub_rfh" {  } { { "db/add_sub_rfh.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/add_sub_rfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401020677322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401020677322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020677400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15h " "Found entity 1: add_sub_15h" {  } { { "db/add_sub_15h.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/add_sub_15h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401020677587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401020677587 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020677634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020677665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vfh " "Found entity 1: add_sub_vfh" {  } { { "db/add_sub_vfh.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/add_sub_vfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401020677868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401020677868 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|altshift:external_latency_ffs Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401020678242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Instantiated megafunction \"Quad:leftMotorEncoder\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678242 ""}  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1401020678242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678258 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678258 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_geh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_geh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_geh " "Found entity 1: add_sub_geh" {  } { { "db/add_sub_geh.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/add_sub_geh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401020678492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401020678492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m3h " "Found entity 1: add_sub_m3h" {  } { { "db/add_sub_m3h.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/add_sub_m3h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401020678757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401020678757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678804 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|altshift:external_latency_ffs Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 102 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401020678851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1401020681144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1401020682158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401020682158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2081 " "Implemented 2081 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1401020682579 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1401020682579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2054 " "Implemented 2054 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1401020682579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1401020682579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401020682657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 13:24:42 2014 " "Processing ended: Sun May 25 13:24:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401020682657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401020682657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401020682657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401020682657 ""}
