
*** Running vivado
    with args -log dopmidsem_ROB_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dopmidsem_ROB_0_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Oct 24 16:25:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source dopmidsem_ROB_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/govind/Vivado/2025.1/Vivado/data/ip'.
Command: synth_design -top dopmidsem_ROB_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 148054
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.098 ; gain = 444.766 ; free physical = 263 ; free virtual = 16904
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'commit1_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:69]
WARNING: [Synth 8-6901] identifier 'commit2_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:70]
WARNING: [Synth 8-6901] identifier 'commitval1_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:71]
WARNING: [Synth 8-6901] identifier 'commitval2_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:72]
WARNING: [Synth 8-6901] identifier 'commitad1_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:73]
WARNING: [Synth 8-6901] identifier 'commitad2_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:74]
WARNING: [Synth 8-6901] identifier 'commiten1_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:75]
WARNING: [Synth 8-6901] identifier 'commiten2_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:76]
WARNING: [Synth 8-6901] identifier 'isls1_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:77]
WARNING: [Synth 8-6901] identifier 'isls2_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:78]
WARNING: [Synth 8-6901] identifier 'iss1_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:79]
WARNING: [Synth 8-6901] identifier 'iss2_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:80]
WARNING: [Synth 8-6901] identifier 'rw1_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:81]
WARNING: [Synth 8-6901] identifier 'rw2_next' is used before its declaration [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:82]
INFO: [Synth 8-6157] synthesizing module 'dopmidsem_ROB_0_0' [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_ROB_0_0/synth/dopmidsem_ROB_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ROB' [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ROB' (0#1) [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/ROB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dopmidsem_ROB_0_0' (0#1) [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_ROB_0_0/synth/dopmidsem_ROB_0_0.v:53]
WARNING: [Synth 8-7129] Port rd1[4] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd1[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd1[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd1[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd2[4] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd2[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd2[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd2[1] in module ROB is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.066 ; gain = 566.734 ; free physical = 187 ; free virtual = 16768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2305.941 ; gain = 578.609 ; free physical = 187 ; free virtual = 16762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2305.941 ; gain = 578.609 ; free physical = 187 ; free virtual = 16761
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2305.941 ; gain = 0.000 ; free physical = 188 ; free virtual = 16766
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.680 ; gain = 0.000 ; free physical = 178 ; free virtual = 16694
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2423.715 ; gain = 0.000 ; free physical = 173 ; free virtual = 16687
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2423.715 ; gain = 696.383 ; free physical = 190 ; free virtual = 16766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2431.684 ; gain = 704.352 ; free physical = 190 ; free virtual = 16765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2431.684 ; gain = 704.352 ; free physical = 199 ; free virtual = 16774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2431.684 ; gain = 704.352 ; free physical = 190 ; free virtual = 16757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 34    
	                5 Bit    Registers := 38    
	                1 Bit    Registers := 104   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 96    
	   2 Input    5 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 1055  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rd1[4] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd1[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd1[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd1[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd2[4] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd2[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd2[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd2[1] in module ROB is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2649.512 ; gain = 922.180 ; free physical = 632 ; free virtual = 16767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2649.512 ; gain = 922.180 ; free physical = 600 ; free virtual = 16810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2649.512 ; gain = 922.180 ; free physical = 614 ; free virtual = 16815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2649.512 ; gain = 922.180 ; free physical = 658 ; free virtual = 16813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2649.512 ; gain = 922.180 ; free physical = 770 ; free virtual = 16968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2649.512 ; gain = 922.180 ; free physical = 770 ; free virtual = 16968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2649.512 ; gain = 922.180 ; free physical = 771 ; free virtual = 16969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2649.512 ; gain = 922.180 ; free physical = 772 ; free virtual = 16970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2649.512 ; gain = 922.180 ; free physical = 770 ; free virtual = 16965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2649.512 ; gain = 922.180 ; free physical = 768 ; free virtual = 16964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     3|
|2     |LUT2  |   103|
|3     |LUT3  |   243|
|4     |LUT4  |   189|
|5     |LUT5  |   932|
|6     |LUT6  |  2089|
|7     |MUXF7 |   180|
|8     |FDRE  |  1256|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2649.512 ; gain = 922.180 ; free physical = 768 ; free virtual = 16964
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2649.512 ; gain = 804.406 ; free physical = 770 ; free virtual = 16964
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2649.520 ; gain = 922.180 ; free physical = 770 ; free virtual = 16964
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2649.520 ; gain = 0.000 ; free physical = 916 ; free virtual = 17115
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dopmidsem_ROB_0_0' is not ideal for floorplanning, since the cellview 'ROB' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.539 ; gain = 0.000 ; free physical = 2359 ; free virtual = 18557
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6a45884a
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:16 . Memory (MB): peak = 2705.574 ; gain = 1147.008 ; free physical = 2360 ; free virtual = 18558
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2033.676; main = 2033.676; forked = 245.512
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3606.758; main = 2705.543; forked = 957.242
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2729.551 ; gain = 0.000 ; free physical = 2351 ; free virtual = 18548
INFO: [Common 17-1381] The checkpoint '/home/govind/RISCV_5/RISCV_5.runs/dopmidsem_ROB_0_0_synth_1/dopmidsem_ROB_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file dopmidsem_ROB_0_0_utilization_synth.rpt -pb dopmidsem_ROB_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 16:27:21 2025...
