Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 13:18:09 2024
| Host         : Ilie running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Project2_control_sets_placed.rpt
| Design       : Project2
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   146 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           30 |
| No           | No                    | Yes                    |              19 |           12 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              19 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |              Enable Signal             |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+----------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  L5/LED_activating_counter_reg[0]_LDC_i_1_n_0 |                                        | L5/LED_activating_counter_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  L5/LED_activating_counter_reg[3]_LDC_i_1_n_0 |                                        | L5/LED_activating_counter_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  L5/LED_activating_counter_reg[2]_LDC_i_1_n_0 |                                        | L5/LED_activating_counter_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  L5/LED_activating_counter_reg[1]_LDC_i_1_n_0 |                                        | L5/LED_activating_counter_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Clock_IBUF_BUFG                              |                                        | L5/LED_activating_counter_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Clock_IBUF_BUFG                              |                                        | L5/LED_activating_counter_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Clock_IBUF_BUFG                              |                                        | L5/LED_activating_counter_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Clock_IBUF_BUFG                              |                                        | L5/LED_activating_counter_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Clock_IBUF_BUFG                              | L5/LED_activating_counter[3]_P_i_1_n_0 | L5/LED_activating_counter_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  Clock_IBUF_BUFG                              | L5/LED_activating_counter[3]_P_i_1_n_0 | L5/LED_activating_counter_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  Clock_IBUF_BUFG                              | L5/LED_activating_counter[3]_P_i_1_n_0 | L5/LED_activating_counter_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  Clock_IBUF_BUFG                              | L5/LED_activating_counter[3]_P_i_1_n_0 | L5/LED_activating_counter_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  Clock_IBUF_BUFG                              |                                        | Clear_IBUF                                   |                1 |              4 |         4.00 |
|  Clock_IBUF_BUFG                              | L5/refresh_counter0                    |                                              |                1 |              4 |         4.00 |
|  Clock_IBUF_BUFG                              | L5/refresh_counter[0]_i_1_n_0          | Clear_IBUF                                   |                1 |              4 |         4.00 |
|  Clock_IBUF_BUFG                              | Equal_IBUF_BUFG                        |                                              |                1 |              4 |         4.00 |
|  Register1                                    |                                        |                                              |                1 |              4 |         4.00 |
|  Register5                                    |                                        |                                              |                2 |              4 |         2.00 |
|  Register3                                    |                                        |                                              |                2 |              4 |         2.00 |
|  Register6                                    |                                        |                                              |                2 |              4 |         2.00 |
|  Register2                                    |                                        |                                              |                1 |              4 |         4.00 |
|  Register4                                    |                                        |                                              |                1 |              4 |         4.00 |
|  zecidemii_digit__0                           |                                        |                                              |                4 |              6 |         1.50 |
|  Equal_IBUF_BUFG                              |                                        |                                              |                5 |              8 |         1.60 |
|  hundreds_digit2__0                           |                                        |                                              |                7 |             10 |         1.43 |
|  Clock_IBUF_BUFG                              |                                        | num1_dec[10]_i_2_n_0                         |                7 |             11 |         1.57 |
|  Clock_IBUF_BUFG                              | num2_dec[10]_i_1_n_0                   | num2_dec[10]_i_3_n_0                         |                6 |             11 |         1.83 |
|  L5/Anode_Activate_reg[7]_i_2_n_0             |                                        |                                              |                5 |             12 |         2.40 |
+-----------------------------------------------+----------------------------------------+----------------------------------------------+------------------+----------------+--------------+


