

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  Sobel
* Solution: solution1
* Date:     Thu Apr 14 13:47:13 2016



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           Sobel
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.91
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    0
    * Average-case latency: 39966
    * Worst-case latency:   79932


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|       16|      -|     309|    583|      -|
|  1|       Expression|        -|      -|       -|      -|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        -|      -|       -|      -|      -|
|  4|      Multiplexer|        -|      -|       -|      -|      -|
|  5|         Register|        -|      -|       -|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|       16|      0|     309|    583|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        5|      0|      ~0|      1|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    +---+---------------------------------------+---------+-----+-----+
    | ID|                                   Name| BRAM_18K|   FF|  LUT|
    +---+---------------------------------------+---------+-----+-----+
    |  0|  grp_Sobel_thread_fu_58 (Sobel_thread)|       16|  309|  583|
    +---+---------------------------------------+---------+-----+-----+
    |  -|                                  Total|       16|  309|  583|
    +---+---------------------------------------+---------+-----+-----+

    * Expression: 
    N/A

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+---------------------------------------+-----+-----+------+
| ID|                                   Name| Size| Bits| Count|
+---+---------------------------------------+-----+-----+------+
|  0|                           (This level)|    0|    0|     0|
|  1|  grp_Sobel_thread_fu_58 (Sobel_thread)|   50|  137|   475|
+---+---------------------------------------+-----+-----+------+
|  -|                                  Total|   50|  137|   475|
+---+---------------------------------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|    88|
|  1|   Expression|     -|
|  2|         FIFO|     -|
|  3|       Memory|     -|
|  4|  Multiplexer|     -|
|  5|     Register|     -|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|    88|
+---+-------------+------+

* Hierarchical Register Count: 
+---+---------------------------------------+------+
| ID|                                   Name| Count|
+---+---------------------------------------+------+
|  0|                           (This level)|     0|
|  1|  grp_Sobel_thread_fu_58 (Sobel_thread)|   309|
+---+---------------------------------------+------+
|  -|                                  Total|   309|
+---+---------------------------------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+--------------+--------------+------+------------+----------+-----+-----+
| ID|          RTL Ports|        Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+--------------+--------------+------+------------+----------+-----+-----+
|  0|         nResetPort|  Sobel::Sobel|  return value|     -|           -|         -|   in|    1|
|  1|          ClockPort|             -|             -|     -|           -|         -|   in|    1|
|  2|     fifo_in_0_dout|     fifo_in_0|       pointer|     -|           -|         -|   in|   32|
|  3|  fifo_in_0_empty_n|             -|             -|     -|           -|         -|   in|    1|
|  4|     fifo_in_0_read|             -|             -|     -|           -|         -|  out|    1|
|  5|     fifo_out_0_din|    fifo_out_0|       pointer|     -|           -|         -|  out|   32|
|  6|  fifo_out_0_full_n|             -|             -|     -|           -|         -|   in|    1|
|  7|   fifo_out_0_write|             -|             -|     -|           -|         -|  out|    1|
+---+-------------------+--------------+--------------+------+------------+----------+-----+-----+

