// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2024 AIROHA Inc
 *
 * Based on spi-airoha-snfi.c on Linux
 *
 * Author: Lorenzo Bianconi <lorenzo@kernel.org>
 * Author: Ray Liu <ray.liu@airoha.com>
 */

#include <asm/io.h>
#include <asm/unaligned.h>
#include <soc/airoha/scu-regmap.h>
#include <clk.h>
#include <dm.h>
#include <dm/device_compat.h>
#include <dm/devres.h>
#include <dm/read.h>
#include <linux/bitfield.h>
#include <linux/iopoll.h>
#include <linux/dma-mapping.h>
#include <linux/mtd/spinand.h>
#include <linux/sizes.h>
#include <linux/time.h>
#include <regmap.h>
#include <spi.h>
#include <spi-mem.h>

/* SPI */
#define REG_SPI_CTRL_READ_MODE			0x0000
#define REG_SPI_CTRL_READ_IDLE_EN		0x0004
#define REG_SPI_CTRL_SIDLY			0x0008
#define REG_SPI_CTRL_CSHEXT			0x000c
#define REG_SPI_CTRL_CSLEXT			0x0010

#define REG_SPI_CTRL_MTX_MODE_TOG		0x0014
#define SPI_CTRL_MTX_MODE_TOG			GENMASK(3, 0)

#define REG_SPI_CTRL_RDCTL_FSM			0x0018
#define SPI_CTRL_RDCTL_FSM			GENMASK(3, 0)

#define REG_SPI_CTRL_MACMUX_SEL			0x001c

#define REG_SPI_CTRL_MANUAL_EN			0x0020
#define SPI_CTRL_MANUAL_EN			BIT(0)

#define REG_SPI_CTRL_OPFIFO_EMPTY		0x0024
#define SPI_CTRL_OPFIFO_EMPTY			BIT(0)

#define REG_SPI_CTRL_OPFIFO_WDATA		0x0028
#define SPI_CTRL_OPFIFO_LEN			GENMASK(8, 0)
#define SPI_CTRL_OPFIFO_OP			GENMASK(13, 9)

#define REG_SPI_CTRL_OPFIFO_FULL		0x002c
#define SPI_CTRL_OPFIFO_FULL			BIT(0)

#define REG_SPI_CTRL_OPFIFO_WR			0x0030
#define SPI_CTRL_OPFIFO_WR			BIT(0)

#define REG_SPI_CTRL_DFIFO_FULL			0x0034
#define SPI_CTRL_DFIFO_FULL			BIT(0)

#define REG_SPI_CTRL_DFIFO_WDATA		0x0038
#define SPI_CTRL_DFIFO_WDATA			GENMASK(7, 0)

#define REG_SPI_CTRL_DFIFO_EMPTY		0x003c
#define SPI_CTRL_DFIFO_EMPTY			BIT(0)

#define REG_SPI_CTRL_DFIFO_RD			0x0040
#define SPI_CTRL_DFIFO_RD			BIT(0)

#define REG_SPI_CTRL_DFIFO_RDATA		0x0044
#define SPI_CTRL_DFIFO_RDATA			GENMASK(7, 0)

#define REG_SPI_CTRL_DUMMY			0x0080
#define SPI_CTRL_CTRL_DUMMY			GENMASK(3, 0)

#define REG_SPI_CTRL_PROBE_SEL			0x0088
#define REG_SPI_CTRL_INTERRUPT			0x0090
#define REG_SPI_CTRL_INTERRUPT_EN		0x0094
#define REG_SPI_CTRL_SI_CK_SEL			0x009c

#define REG_SPI_CTRL_SLAVE_SEL			0x00e4
#define SPI_CTRL_SLAVE_SEL			BIT(0)

#define REG_SPI_CTRL_SW_CFGNANDADDR_VAL		0x010c
#define REG_SPI_CTRL_SW_CFGNANDADDR_EN		0x0110
#define REG_SPI_CTRL_SFC_STRAP			0x0114

#define REG_SPI_CTRL_NFI2SPI_EN			0x0130
#define SPI_CTRL_NFI2SPI_EN			BIT(0)
#define REG_SCUCLK_BOOT_TRP			0x00b8
#define SCUCLK_BOOT_TRP_BOOT_FROM_EMMC		BIT(6)
#define SPI_NFI_SNF_NFI_CNFG_SPI_MODE			BIT(2)
#define SPI_CTRL_SFC_STRAP_BOOT_FROM_SPI_NAND	BIT(1)

/* NFI2SPI */
#define REG_SPI_NFI_CNFG			0x0000
#define SPI_NFI_DMA_MODE			BIT(0)
#define SPI_NFI_READ_MODE			BIT(1)
#define SPI_NFI_DMA_BURST_EN			BIT(2)
#define SPI_NFI_DMA_WR_BYTE_SWAP_EN		BIT(3)
#define SPI_NFI_DMA_RD_BYTE_SWAP_EN		BIT(4)
#define SPI_NFI_ECC_DATA_SOURCE_INV_EN		BIT(5)
#define SPI_NFI_HW_ECC_EN			BIT(8)
#define SPI_NFI_AUTO_FDM_EN			BIT(9)
#define SPI_NFI_OPMODE				GENMASK(14, 12)

#define REG_SPI_NFI_PAGEFMT			0x0004
#define SPI_NFI_PAGE_SIZE			GENMASK(1, 0)
#define SPI_NFI_SPARE_SIZE			GENMASK(5, 4)
#define SPI_NFI_FDM_NUM				GENMASK(11, 8)
#define SPI_NFI_FDM_ECC_NUM			GENMASK(15, 12)

#define REG_SPI_NFI_CON				0x0008
#define SPI_NFI_FIFO_FLUSH			BIT(0)
#define SPI_NFI_RST				BIT(1)
#define SPI_NFI_RD_TRIG				BIT(8)
#define SPI_NFI_WR_TRIG				BIT(9)
#define SPI_NFI_SEC_NUM				GENMASK(15, 12)

#define REG_SPI_NFI_INTR_EN			0x0010
#define SPI_NFI_RD_DONE_EN			BIT(0)
#define SPI_NFI_WR_DONE_EN			BIT(1)
#define SPI_NFI_RST_DONE_EN			BIT(2)
#define SPI_NFI_ERASE_DONE_EN			BIT(3)
#define SPI_NFI_BUSY_RETURN_EN			BIT(4)
#define SPI_NFI_ACCESS_LOCK_EN			BIT(5)
#define SPI_NFI_AHB_DONE_EN			BIT(6)
#define SPI_NFI_ALL_IRQ_EN					\
	(SPI_NFI_RD_DONE_EN | SPI_NFI_WR_DONE_EN |		\
	 SPI_NFI_RST_DONE_EN | SPI_NFI_ERASE_DONE_EN |		\
	 SPI_NFI_BUSY_RETURN_EN | SPI_NFI_ACCESS_LOCK_EN |	\
	 SPI_NFI_AHB_DONE_EN)

#define REG_SPI_NFI_INTR			0x0014
#define SPI_NFI_AHB_DONE			BIT(6)

#define REG_SPI_NFI_CMD				0x0020

#define REG_SPI_NFI_ADDR_NOB			0x0030
#define SPI_NFI_ROW_ADDR_NOB			GENMASK(6, 4)

#define REG_SPI_NFI_STA				0x0060
#define REG_SPI_NFI_FIFOSTA			0x0064
#define REG_SPI_NFI_STRADDR			0x0080
#define REG_SPI_NFI_FDM0L			0x00a0
#define REG_SPI_NFI_FDM0M			0x00a4
#define REG_SPI_NFI_FDM7L			0x00d8
#define REG_SPI_NFI_FDM7M			0x00dc
#define REG_SPI_NFI_FIFODATA0			0x0190
#define REG_SPI_NFI_FIFODATA1			0x0194
#define REG_SPI_NFI_FIFODATA2			0x0198
#define REG_SPI_NFI_FIFODATA3			0x019c
#define REG_SPI_NFI_MASTERSTA			0x0224

#define REG_SPI_NFI_SECCUS_SIZE			0x022c
#define SPI_NFI_CUS_SEC_SIZE			GENMASK(12, 0)
#define SPI_NFI_CUS_SEC_SIZE_EN			BIT(16)

#define REG_SPI_NFI_RD_CTL2			0x0510
#define SPI_NFI_DATA_READ_CMD			GENMASK(7, 0)

#define REG_SPI_NFI_RD_CTL3			0x0514

#define REG_SPI_NFI_PG_CTL1			0x0524
#define SPI_NFI_PG_LOAD_CMD			GENMASK(15, 8)

#define REG_SPI_NFI_PG_CTL2			0x0528

#define REG_SPI_NFI_NOR_PROG_ADDR		0x052c
#define REG_SPI_NFI_NOR_RD_ADDR			0x0534

#define REG_SPI_NFI_SNF_MISC_CTL		0x0538
#define SPI_NFI_DATA_READ_WR_MODE		GENMASK(18, 16)

#define REG_SPI_NFI_SNF_MISC_CTL2		0x053c
#define SPI_NFI_READ_DATA_BYTE_NUM		GENMASK(12, 0)
#define SPI_NFI_PROG_LOAD_BYTE_NUM		GENMASK(28, 16)

#define REG_SPI_NFI_SNF_STA_CTL1		0x0550
#define SPI_NFI_READ_FROM_CACHE_DONE		BIT(25)
#define SPI_NFI_LOAD_TO_CACHE_DONE		BIT(26)

#define REG_SPI_NFI_SNF_STA_CTL2		0x0554

#define REG_SPI_NFI_SNF_NFI_CNFG		0x055c
#define SPI_NFI_SPI_MODE			BIT(0)

/* SPI NAND Protocol OP */
#define SPI_NAND_OP_GET_FEATURE			0x0f
#define SPI_NAND_OP_SET_FEATURE			0x1f
#define SPI_NAND_OP_PAGE_READ			0x13
#define SPI_NAND_OP_READ_FROM_CACHE_SINGLE	0x03
#define SPI_NAND_OP_READ_FROM_CACHE_SINGLE_FAST	0x0b
#define SPI_NAND_OP_READ_FROM_CACHE_DUAL	0x3b
#define SPI_NAND_OP_READ_FROM_CACHE_DUALIO	0xbb
#define SPI_NAND_OP_READ_FROM_CACHE_QUAD	0x6b
#define SPI_NAND_OP_READ_FROM_CACHE_QUADIO	0xeb
#define SPI_NAND_OP_WRITE_ENABLE		0x06
#define SPI_NAND_OP_WRITE_DISABLE		0x04
#define SPI_NAND_OP_PROGRAM_LOAD_SINGLE		0x02
#define SPI_NAND_OP_PROGRAM_LOAD_QUAD		0x32
#define SPI_NAND_OP_PROGRAM_LOAD_RAMDOM_SINGLE	0x84
#define SPI_NAND_OP_PROGRAM_LOAD_RAMDON_QUAD	0x34
#define SPI_NAND_OP_PROGRAM_EXECUTE		0x10
#define SPI_NAND_OP_READ_ID			0x9f
#define SPI_NAND_OP_BLOCK_ERASE			0xd8
#define SPI_NAND_OP_RESET			0xff
#define SPI_NAND_OP_DIE_SELECT			0xc2

/* SNAND FIFO commands */
#define SNAND_FIFO_TX_BUSWIDTH_SINGLE		0x08
#define SNAND_FIFO_TX_BUSWIDTH_DUAL		0x09
#define SNAND_FIFO_TX_BUSWIDTH_QUAD		0x0a
#define SNAND_FIFO_RX_BUSWIDTH_SINGLE		0x0c
#define SNAND_FIFO_RX_BUSWIDTH_DUAL		0x0e
#define SNAND_FIFO_RX_BUSWIDTH_QUAD		0x0f
#define SNAND_FIFO_TXRX_SINGLE_SINGLE		0x10
#define SNAND_FIFO_TXRX_SINGLE_DUAL		0x11
#define SNAND_FIFO_TXRX_SINGLE_QUAD		0x12
#define SNAND_FIFO_TXRX_DUAL_SINGLE		0x13
#define SNAND_FIFO_TXRX_DUAL_DUAL		0x14
#define SNAND_FIFO_TXRX_DUAL_QUAD		0x15
#define SNAND_FIFO_TXRX_QUAD_SINGLE		0x16
#define SNAND_FIFO_TXRX_QUAD_DUAL		0x17
#define SNAND_FIFO_TXRX_QUAD_QUAD		0x18

#define SPI_NAND_CACHE_SIZE			(SZ_4K + SZ_256)
#define SPI_MAX_TRANSFER_SIZE			511
#define AIROHA_SPI_NUM_CHIPSELECTS		2

#define CTRL_READ(priv, reg)			readl((priv)->ctrl_base + (reg))
#define CTRL_WRITE(priv, reg, data)		writel((data), (priv)->ctrl_base + (reg))
#define NFI_READ(priv, reg)			readl((priv)->nfi_base + (reg))
#define NFI_WRITE(priv, reg, data)		writel((data), (priv)->nfi_base + (reg))

enum airoha_snand_mode {
	SPI_MODE_AUTO,
	SPI_MODE_MANUAL,
	SPI_MODE_DMA,
};

enum airoha_snand_cs {
	SPI_CHIP_SEL_HIGH,
	SPI_CHIP_SEL_LOW,
};

enum airoha_snand_bootstrap {
	AIROHA_SNAND_BOOTSTRAP_UNKNOWN,
	AIROHA_SNAND_BOOTSTRAP_NAND,
	AIROHA_SNAND_BOOTSTRAP_NOR,
	AIROHA_SNAND_BOOTSTRAP_EMMC,
};

struct airoha_snand_soc_data {
	bool has_nfi;
	bool has_nfi2spi;
	bool has_boot_trp;
	bool double_cs;
	u8 manual_dummy;
};

struct airoha_snand_priv {
	struct udevice *dev;
	void __iomem *ctrl_base;
	void __iomem *nfi_base;
	struct clk *spi_clk;
	const struct airoha_snand_soc_data *soc;

	u8 *txrx_buf;
	int dma;
};

static void airoha_snand_update_bits(void __iomem *base, u32 reg,
				     u32 mask, u32 value)
{
	u32 val = readl(base + reg);

	val &= ~mask;
	val |= value & mask;
	writel(val, base + reg);
}

static const char *airoha_snand_bootstrap_name(enum airoha_snand_bootstrap type)
{
	switch (type) {
	case AIROHA_SNAND_BOOTSTRAP_NAND:
		return "NAND";
	case AIROHA_SNAND_BOOTSTRAP_NOR:
		return "NOR";
	case AIROHA_SNAND_BOOTSTRAP_EMMC:
		return "eMMC";
	case AIROHA_SNAND_BOOTSTRAP_UNKNOWN:
	default:
		return "unknown";
	}
}

static enum airoha_snand_bootstrap
airoha_snand_get_bootstrap(struct airoha_snand_priv *priv, u32 *boot_trp,
			   u32 *snf_nfi_cnfg, u32 *sfc_strap)
{
	*boot_trp = 0;
	*snf_nfi_cnfg = 0;
	*sfc_strap = 0;

	if (priv->soc->has_boot_trp) {
#if IS_ENABLED(CONFIG_ARCH_AIROHA)
		struct regmap *regmap_scu = airoha_get_scu_regmap();
		int err;

		if (regmap_scu) {
			err = regmap_read(regmap_scu, REG_SCUCLK_BOOT_TRP, boot_trp);
			if (!err && (*boot_trp & SCUCLK_BOOT_TRP_BOOT_FROM_EMMC))
				return AIROHA_SNAND_BOOTSTRAP_EMMC;
		}
#endif
	}

	if (priv->soc->has_nfi && priv->nfi_base) {
		*snf_nfi_cnfg = NFI_READ(priv, REG_SPI_NFI_SNF_NFI_CNFG);

		/* SNF_NFI_CNFG bit 2 selects SPI-NFI. If it is clear, the
		 * boot source is NAND through the parallel NAND path.
		 */
		if (!(*snf_nfi_cnfg & SPI_NFI_SNF_NFI_CNFG_SPI_MODE))
			return AIROHA_SNAND_BOOTSTRAP_NAND;
	}

	*sfc_strap = CTRL_READ(priv, REG_SPI_CTRL_SFC_STRAP);

	return (*sfc_strap & SPI_CTRL_SFC_STRAP_BOOT_FROM_SPI_NAND) ?
		AIROHA_SNAND_BOOTSTRAP_NAND : AIROHA_SNAND_BOOTSTRAP_NOR;
}

static int airoha_snand_set_fifo_op(struct airoha_snand_priv *priv,
				    u8 op_cmd, int op_len)
{
	int err;
	u32 val;

	CTRL_WRITE(priv, REG_SPI_CTRL_OPFIFO_WDATA, FIELD_PREP(SPI_CTRL_OPFIFO_LEN, op_len) |
		   FIELD_PREP(SPI_CTRL_OPFIFO_OP, op_cmd));

	err = readl_poll_timeout(priv->ctrl_base + REG_SPI_CTRL_OPFIFO_FULL, val,
				 !(val & SPI_CTRL_OPFIFO_FULL), 250 * USEC_PER_MSEC);
	if (err)
		return err;

	CTRL_WRITE(priv, REG_SPI_CTRL_OPFIFO_WR, SPI_CTRL_OPFIFO_WR);

	return readl_poll_timeout(priv->ctrl_base + REG_SPI_CTRL_OPFIFO_EMPTY, val,
				  (val & SPI_CTRL_OPFIFO_EMPTY), 250 * USEC_PER_MSEC);
}

static int airoha_snand_set_cs(struct airoha_snand_priv *priv, u8 cs)
{
	int err;

	err = airoha_snand_set_fifo_op(priv, cs, sizeof(cs));
	if (err || !priv->soc->double_cs)
		return err;

	/* EN751221 can drop a chip-select FIFO command.  The vendor SFC
	 * implementation and the Linux port issue the command twice.
	 */
	return airoha_snand_set_fifo_op(priv, cs, sizeof(cs));
}

static int airoha_snand_select_device(struct airoha_snand_priv *priv,
				      unsigned int cs)
{
	if (cs >= AIROHA_SPI_NUM_CHIPSELECTS)
		return -EINVAL;

	airoha_snand_update_bits(priv->ctrl_base, REG_SPI_CTRL_SLAVE_SEL, SPI_CTRL_SLAVE_SEL,
				 FIELD_PREP(SPI_CTRL_SLAVE_SEL, cs));

	/* Keep the newly selected native line inactive before asserting it. */
	return airoha_snand_set_cs(priv, SPI_CHIP_SEL_HIGH);
}

static int airoha_snand_write_data_to_fifo(struct airoha_snand_priv *priv,
					   const u8 *data, int len)
{
	int i;

	for (i = 0; i < len; i++) {
		int err;
		u32 val;

		/* 1. Wait until dfifo is not full */
		err = readl_poll_timeout(priv->ctrl_base + REG_SPI_CTRL_DFIFO_FULL, val,
					 !(val & SPI_CTRL_DFIFO_FULL), 250 * USEC_PER_MSEC);
		if (err)
			return err;

		/* 2. Write data to register DFIFO_WDATA */
		CTRL_WRITE(priv, REG_SPI_CTRL_DFIFO_WDATA,
			   FIELD_PREP(SPI_CTRL_DFIFO_WDATA, data[i]));

		/* 3. Wait until dfifo is not full */
		err = readl_poll_timeout(priv->ctrl_base + REG_SPI_CTRL_DFIFO_FULL, val,
					 !(val & SPI_CTRL_DFIFO_FULL), 250 * USEC_PER_MSEC);
		if (err)
			return err;
	}

	return 0;
}

/* Avoid a timer read for every byte when the FIFO already has data. */
static int airoha_snand_read_data_from_fifo(struct airoha_snand_priv *priv,
					    u8 *ptr, int len)
{
	int i;

	for (i = 0; i < len; i++) {
		u32 val;

		/* 1. wait until dfifo is not empty */
		val = CTRL_READ(priv, REG_SPI_CTRL_DFIFO_EMPTY);
		if (val & SPI_CTRL_DFIFO_EMPTY) {
			int err;

			err = readl_poll_timeout(priv->ctrl_base + REG_SPI_CTRL_DFIFO_EMPTY, val,
						 !(val & SPI_CTRL_DFIFO_EMPTY),
						 250 * USEC_PER_MSEC);
			if (err)
				return err;
		}

		/* 2. read from dfifo to register DFIFO_RDATA */
		val = CTRL_READ(priv, REG_SPI_CTRL_DFIFO_RDATA);
		ptr[i] = FIELD_GET(SPI_CTRL_DFIFO_RDATA, val);

		/* 3. enable register DFIFO_RD to read next byte */
		CTRL_WRITE(priv, REG_SPI_CTRL_DFIFO_RD, SPI_CTRL_DFIFO_RD);
	}

	return 0;
}

static int airoha_snand_set_mode(struct airoha_snand_priv *priv,
				 enum airoha_snand_mode mode)
{
	int err;

	switch (mode) {
	case SPI_MODE_MANUAL: {
		u32 val;

		if (priv->soc->has_nfi2spi) {
			CTRL_WRITE(priv, REG_SPI_CTRL_NFI2SPI_EN, 0);
		}

		CTRL_WRITE(priv, REG_SPI_CTRL_READ_IDLE_EN, 0);

		err = readl_poll_timeout(priv->ctrl_base + REG_SPI_CTRL_RDCTL_FSM, val,
					 !(val & SPI_CTRL_RDCTL_FSM), 250 * USEC_PER_MSEC);
		if (err)
			return err;

		CTRL_WRITE(priv, REG_SPI_CTRL_MTX_MODE_TOG, 9);

		CTRL_WRITE(priv, REG_SPI_CTRL_MANUAL_EN, SPI_CTRL_MANUAL_EN);
		break;
	}
	case SPI_MODE_DMA:
		if (!priv->soc->has_nfi2spi)
			return -EOPNOTSUPP;

		CTRL_WRITE(priv, REG_SPI_CTRL_NFI2SPI_EN, SPI_CTRL_NFI2SPI_EN);

		CTRL_WRITE(priv, REG_SPI_CTRL_MTX_MODE_TOG, 0);

		CTRL_WRITE(priv, REG_SPI_CTRL_MANUAL_EN, 0);
		break;
	case SPI_MODE_AUTO:
		if (priv->soc->has_nfi2spi) {
			CTRL_WRITE(priv, REG_SPI_CTRL_NFI2SPI_EN, 0);
		}

		CTRL_WRITE(priv, REG_SPI_CTRL_MTX_MODE_TOG, 0);

		CTRL_WRITE(priv, REG_SPI_CTRL_MANUAL_EN, 0);

		CTRL_WRITE(priv, REG_SPI_CTRL_READ_IDLE_EN, 1);
		break;
	}

	CTRL_WRITE(priv, REG_SPI_CTRL_DUMMY, mode == SPI_MODE_DMA ? 0 : priv->soc->manual_dummy);

	return 0;
}

static int airoha_snand_txrx_op(int tx_buswidth, int rx_buswidth)
{
	switch (tx_buswidth) {
	case 0:
	case 1:
		switch (rx_buswidth) {
		case 0:
		case 1:
			return SNAND_FIFO_TXRX_SINGLE_SINGLE;
		case 2:
			return SNAND_FIFO_TXRX_SINGLE_DUAL;
		case 4:
			return SNAND_FIFO_TXRX_SINGLE_QUAD;
		}
		break;
	case 2:
		switch (rx_buswidth) {
		case 0:
		case 1:
			return SNAND_FIFO_TXRX_DUAL_SINGLE;
		case 2:
			return SNAND_FIFO_TXRX_DUAL_DUAL;
		case 4:
			return SNAND_FIFO_TXRX_DUAL_QUAD;
		}
		break;
	case 4:
		switch (rx_buswidth) {
		case 0:
		case 1:
			return SNAND_FIFO_TXRX_QUAD_SINGLE;
		case 2:
			return SNAND_FIFO_TXRX_QUAD_DUAL;
		case 4:
			return SNAND_FIFO_TXRX_QUAD_QUAD;
		}
		break;
	}

	return -EINVAL;
}

static int airoha_snand_write_data(struct airoha_snand_priv *priv,
				   const u8 *data, int len, int buswidth,
				   int next_rx_buswidth)
{
	int i, data_len;
	u8 cmd;

	switch (buswidth) {
	case 0:
	case 1:
		cmd = SNAND_FIFO_TX_BUSWIDTH_SINGLE;
		break;
	case 2:
		cmd = SNAND_FIFO_TX_BUSWIDTH_DUAL;
		break;
	case 4:
		cmd = SNAND_FIFO_TX_BUSWIDTH_QUAD;
		break;
	default:
		return -EINVAL;
	}

	for (i = 0; i < len; i += data_len) {
		int err, fifo_cmd = cmd;

		data_len = min(len - i, SPI_MAX_TRANSFER_SIZE);
		if (next_rx_buswidth && i + data_len == len) {
			fifo_cmd = airoha_snand_txrx_op(buswidth,
							next_rx_buswidth);
			if (fifo_cmd < 0)
				return fifo_cmd;
		}

		err = airoha_snand_set_fifo_op(priv, fifo_cmd, data_len);
		if (err)
			return err;

		err = airoha_snand_write_data_to_fifo(priv, &data[i], data_len);
		if (err < 0)
			return err;
	}

	return 0;
}

static int airoha_snand_read_data(struct airoha_snand_priv *priv,
				  u8 *data, int len, int buswidth)
{
	int i, data_len;
	u8 cmd;

	switch (buswidth) {
	case 0:
	case 1:
		cmd = SNAND_FIFO_RX_BUSWIDTH_SINGLE;
		break;
	case 2:
		cmd = SNAND_FIFO_RX_BUSWIDTH_DUAL;
		break;
	case 4:
		cmd = SNAND_FIFO_RX_BUSWIDTH_QUAD;
		break;
	default:
		return -EINVAL;
	}

	for (i = 0; i < len; i += data_len) {
		int err;

		data_len = min(len - i, SPI_MAX_TRANSFER_SIZE);
		err = airoha_snand_set_fifo_op(priv, cmd, data_len);
		if (err)
			return err;

		err = airoha_snand_read_data_from_fifo(priv, &data[i], data_len);
		if (err < 0)
			return err;
	}

	return 0;
}

static int airoha_snand_nfi_reset(struct airoha_snand_priv *priv)
{
	/* Same reset value used by the vendor driver: reset the NFI state
	 * machine and flush its FIFO before a DMA transaction.
	 */
	NFI_WRITE(priv, REG_SPI_NFI_CON, SPI_NFI_FIFO_FLUSH | SPI_NFI_RST);

	return 0;
}

static int airoha_snand_nfi_clear_intr(struct airoha_snand_priv *priv)
{
	/* NFI interrupt status bits are write-one-to-clear on this block.
	 * Clear stale completion state before arming a new DMA transaction so
	 * polling cannot succeed on an old AHB_DONE value.
	 */
	NFI_WRITE(priv, REG_SPI_NFI_INTR, SPI_NFI_ALL_IRQ_EN);

	return 0;
}

static int airoha_snand_nfi_clear_done(struct airoha_snand_priv *priv)
{
	/* READ_FROM_CACHE_DONE and LOAD_TO_CACHE_DONE are also sticky W1C bits.
	 * Clear them before DMA so polling observes the current transaction only.
	 */
	NFI_WRITE(priv, REG_SPI_NFI_SNF_STA_CTL1, SPI_NFI_READ_FROM_CACHE_DONE |
		  SPI_NFI_LOAD_TO_CACHE_DONE);

	return 0;
}

static int airoha_snand_nfi_init(struct airoha_snand_priv *priv)
{
	int err;

	/* Switch to SNFI mode. */
	NFI_WRITE(priv, REG_SPI_NFI_SNF_NFI_CNFG, SPI_NFI_SPI_MODE);

	err = airoha_snand_nfi_reset(priv);
	if (err)
		return err;

	err = airoha_snand_nfi_clear_intr(priv);
	if (err)
		return err;

	err = airoha_snand_nfi_clear_done(priv);
	if (err)
		return err;

	/* Mirror the safe vendor configuration used when the SPI NAND uses its
	 * internal ECC: disable controller ECC/FDM and byte-swap helpers.  The
	 * SPI NAND core still controls on-die ECC, QE, die-select and status
	 * handling through normal SPI-MEM commands.
	 */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_CNFG, SPI_NFI_DMA_WR_BYTE_SWAP_EN |
				 SPI_NFI_DMA_RD_BYTE_SWAP_EN | SPI_NFI_ECC_DATA_SOURCE_INV_EN |
				 SPI_NFI_HW_ECC_EN | SPI_NFI_AUTO_FDM_EN, 0);

	/* FDM is disabled above, but clear its page-format fields as well so a
	 * previous boot stage cannot leave stale vendor ECC layout behind.
	 */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_PAGEFMT, SPI_NFI_FDM_NUM |
				 SPI_NFI_FDM_ECC_NUM, 0);

	/* Enable only the DMA completion interrupt source used by polling. */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_INTR_EN, SPI_NFI_ALL_IRQ_EN,
				 SPI_NFI_AHB_DONE_EN);

	return 0;
}

static int airoha_snand_sfc_init(struct airoha_snand_priv *priv)
{
	/* Disable the manual/AUTO mode clash interrupt. */
	CTRL_WRITE(priv, REG_SPI_CTRL_INTERRUPT, 0);

	/* The EN751221 SFC path is manual-only and has no NFI DMA engine. */
	CTRL_WRITE(priv, REG_SPI_CTRL_INTERRUPT_EN, 0);

	return 0;
}

static bool airoha_snand_is_page_ops(const struct spi_mem_op *op)
{
	if (op->addr.nbytes != 2)
		return false;

	if (op->addr.buswidth != 1 && op->addr.buswidth != 2 &&
	    op->addr.buswidth != 4)
		return false;

	switch (op->data.dir) {
	case SPI_MEM_DATA_IN:
		if (op->dummy.nbytes &&
		    op->dummy.nbytes * BITS_PER_BYTE / op->dummy.buswidth > 0xf)
			return false;

		/* quad in / quad out */
		if (op->addr.buswidth == 4)
			return op->data.buswidth == 4;

		if (op->addr.buswidth == 2)
			return op->data.buswidth == 2;

		/* standard spi */
		return op->data.buswidth == 4 || op->data.buswidth == 2 ||
		       op->data.buswidth == 1;
	case SPI_MEM_DATA_OUT:
		return !op->dummy.nbytes && op->addr.buswidth == 1 &&
		       (op->data.buswidth == 4 || op->data.buswidth == 1);
	default:
		return false;
	}
}

static bool airoha_snand_supports_op(struct spi_slave *slave,
				     const struct spi_mem_op *op)
{
	if (!spi_mem_default_supports_op(slave, op))
		return false;

	if (op->cmd.buswidth != 1)
		return false;

	if (airoha_snand_is_page_ops(op))
		return true;

	return (!op->addr.nbytes || op->addr.buswidth == 1) &&
	       (!op->dummy.nbytes || op->dummy.buswidth == 1) &&
	       (!op->data.nbytes || op->data.buswidth == 1);
}

static int airoha_snand_dirmap_create(struct spi_mem_dirmap_desc *desc)
{
	struct spi_slave *slave = desc->slave;
	struct udevice *bus = slave->dev->parent;
	struct airoha_snand_priv *priv = dev_get_priv(bus);

	if (!priv->txrx_buf)
		return -EINVAL;

	if (desc->info.offset + desc->info.length > U32_MAX)
		return -EINVAL;

	/* continuous reading is not supported */
	if (desc->info.length > SPI_NAND_CACHE_SIZE)
		return -E2BIG;

	if (!airoha_snand_supports_op(desc->slave, &desc->info.op_tmpl))
		return -EOPNOTSUPP;

	return 0;
}


static ssize_t airoha_snand_no_dirmap_write(struct spi_mem_dirmap_desc *desc,
					    u64 offs, size_t len, const void *buf)
{
	struct spi_mem_op op = desc->info.op_tmpl;
	int err;

	op.addr.val = desc->info.offset + offs;
	op.data.buf.out = buf;
	op.data.nbytes = len;

	err = spi_mem_exec_op(desc->slave, &op);
	if (err)
		return err;

	return op.data.nbytes;
}

static bool airoha_snand_dma_write_ok(struct spi_mem_dirmap_desc *desc,
					      u64 offs, size_t len)
{
	/*
	 * The NFI DMA path programs a contiguous cache window.  Do not emulate
	 * unaligned/short writes by padding the beginning or the end with 0xff:
	 * PROGRAM LOAD/RANDOM LOAD operates on the SPI NAND cache, so padding can
	 * poison bytes that the caller did not ask us to touch.  This is especially
	 * dangerous for boot blocks updated in small chunks.
	 *
	 * Keep DMA only for exact transfers that the controller can issue without
	 * synthetic padding.  Everything else falls back to the manual SPI-MEM path,
	 * which sends the exact column address and exact byte count requested by the
	 * SPI NAND core.
	 */
	if (!len)
		return false;

	if (!IS_ALIGNED(desc->info.offset + offs, 16))
		return false;

	if (!IS_ALIGNED(len, 64))
		return false;

	if (len > SPI_NAND_CACHE_SIZE)
		return false;

	return true;
}

static ssize_t airoha_snand_dirmap_read(struct spi_mem_dirmap_desc *desc,
					u64 offs, size_t len, void *buf)
{
	struct spi_slave *slave = desc->slave;
	struct udevice *bus = slave->dev->parent;
	struct airoha_snand_priv *priv = dev_get_priv(bus);
	u8 *txrx_buf = priv->txrx_buf;
	dma_addr_t dma_addr;
	u32 val, rd_mode, opcode;
	size_t bytes;
	int err;

	if (!priv->dma) {
		/* simplified version of spi_mem_no_dirmap_read() */
		struct spi_mem_op op = desc->info.op_tmpl;

		op.addr.val = desc->info.offset + offs;
		op.data.buf.in = buf;
		op.data.nbytes = len;
		err = spi_mem_exec_op(desc->slave, &op);
		if (err)
			return err;

		return op.data.nbytes;
	}

	/* minimum oob size is 64 */
	bytes = round_up(offs + len, 64);

	/*
	 * DUALIO and QUADIO opcodes are not supported by the spi controller,
	 * replace them with supported opcodes.
	 */
	opcode = desc->info.op_tmpl.cmd.opcode;
	switch (opcode) {
	case SPI_NAND_OP_READ_FROM_CACHE_SINGLE:
	case SPI_NAND_OP_READ_FROM_CACHE_SINGLE_FAST:
		rd_mode = 0;
		break;
	case SPI_NAND_OP_READ_FROM_CACHE_DUAL:
	case SPI_NAND_OP_READ_FROM_CACHE_DUALIO:
		opcode = SPI_NAND_OP_READ_FROM_CACHE_DUAL;
		rd_mode = 1;
		break;
	case SPI_NAND_OP_READ_FROM_CACHE_QUAD:
	case SPI_NAND_OP_READ_FROM_CACHE_QUADIO:
		opcode = SPI_NAND_OP_READ_FROM_CACHE_QUAD;
		rd_mode = 2;
		break;
	default:
		/* unknown opcode */
		return -EOPNOTSUPP;
	}

	err = airoha_snand_set_mode(priv, SPI_MODE_DMA);
	if (err < 0)
		return err;

	err = airoha_snand_nfi_reset(priv);
	if (err)
		goto error_dma_mode_off;

	err = airoha_snand_nfi_clear_intr(priv);
	if (err)
		goto error_dma_mode_off;

	err = airoha_snand_nfi_clear_done(priv);
	if (err)
		goto error_dma_mode_off;

	/* NFI configure:
	 *   - No AutoFDM (custom sector size (SECCUS) register will be used)
	 *   - No SoC's hardware ECC (flash internal ECC will be used)
	 *   - Use burst mode (faster, but requires 16 byte alignment for addresses)
	 *   - Setup for reading (SPI_NFI_READ_MODE)
	 *   - Setup reading command: FIELD_PREP(SPI_NFI_OPMODE, 6)
	 *   - Use DMA instead of PIO for data reading
	 */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_CNFG, SPI_NFI_DMA_MODE |
				 SPI_NFI_READ_MODE | SPI_NFI_DMA_BURST_EN |
				 SPI_NFI_HW_ECC_EN | SPI_NFI_AUTO_FDM_EN |
				 SPI_NFI_OPMODE, SPI_NFI_DMA_MODE | SPI_NFI_READ_MODE |
				 SPI_NFI_DMA_BURST_EN | FIELD_PREP(SPI_NFI_OPMODE, 6));

	/* Set number of sector will be read */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_CON, SPI_NFI_SEC_NUM,
				 FIELD_PREP(SPI_NFI_SEC_NUM, 1));

	/* Set custom sector size */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_SECCUS_SIZE, SPI_NFI_CUS_SEC_SIZE |
				 SPI_NFI_CUS_SEC_SIZE_EN, FIELD_PREP(SPI_NFI_CUS_SEC_SIZE, bytes) |
				 SPI_NFI_CUS_SEC_SIZE_EN);

	dma_addr = dma_map_single(txrx_buf, SPI_NAND_CACHE_SIZE,
				  DMA_FROM_DEVICE);

	/* set dma addr */
	NFI_WRITE(priv, REG_SPI_NFI_STRADDR, dma_addr);

	/*
	 * Setup transfer length
	 * ---------------------
	 * The following rule MUST be met:
	 *     transfer_length =
	 *        = NFI_SNF_MISC_CTL2.read_data_byte_number =
	 *        = NFI_CON.sector_number * NFI_SECCUS.custom_sector_size
	 */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_SNF_MISC_CTL2,
				 SPI_NFI_READ_DATA_BYTE_NUM,
				 FIELD_PREP(SPI_NFI_READ_DATA_BYTE_NUM, bytes));

	/* set read command */
	NFI_WRITE(priv, REG_SPI_NFI_RD_CTL2, FIELD_PREP(SPI_NFI_DATA_READ_CMD, opcode));

	/* set read mode */
	NFI_WRITE(priv, REG_SPI_NFI_SNF_MISC_CTL, FIELD_PREP(SPI_NFI_DATA_READ_WR_MODE, rd_mode));

	/* set read addr: zero page offset + descriptor read offset */
	NFI_WRITE(priv, REG_SPI_NFI_RD_CTL3, desc->info.offset);

	NFI_WRITE(priv, REG_SPI_NFI_CMD, 0x0);

	/* trigger dma reading */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_CON, SPI_NFI_RD_TRIG, 0);

	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_CON, SPI_NFI_RD_TRIG, SPI_NFI_RD_TRIG);

	err = readl_poll_timeout(priv->nfi_base + REG_SPI_NFI_SNF_STA_CTL1, val,
				 (val & SPI_NFI_READ_FROM_CACHE_DONE), 1 * MSEC_PER_SEC);
	if (err)
		goto error_dma_unmap;

	/*
	 * SPI_NFI_READ_FROM_CACHE_DONE bit must be written at the end
	 * of dirmap_read operation even if it is already set.
	 */
	NFI_WRITE(priv, REG_SPI_NFI_SNF_STA_CTL1, SPI_NFI_READ_FROM_CACHE_DONE);

	err = readl_poll_timeout(priv->nfi_base + REG_SPI_NFI_INTR, val, (val & SPI_NFI_AHB_DONE),
				 1 * MSEC_PER_SEC);
	if (err)
		goto error_dma_unmap;

	/* DMA read need delay for data ready from controller to DRAM */
	udelay(1);

	dma_unmap_single(dma_addr, SPI_NAND_CACHE_SIZE, DMA_FROM_DEVICE);

	err = airoha_snand_set_mode(priv, SPI_MODE_MANUAL);
	if (err < 0)
		return err;

	memcpy(buf, txrx_buf + offs, len);

	return len;

error_dma_unmap:
	dma_unmap_single(dma_addr, SPI_NAND_CACHE_SIZE, DMA_FROM_DEVICE);
error_dma_mode_off:
	airoha_snand_set_mode(priv, SPI_MODE_MANUAL);
	return err;
}

static ssize_t airoha_snand_dirmap_write(struct spi_mem_dirmap_desc *desc,
					 u64 offs, size_t len, const void *buf)
{
	struct spi_slave *slave = desc->slave;
	struct udevice *bus = slave->dev->parent;
	struct airoha_snand_priv *priv = dev_get_priv(bus);
	u8 *txrx_buf = priv->txrx_buf;
	dma_addr_t dma_addr;
	u32 wr_mode, val, opcode;
	size_t bytes;
	int err;

	if (!priv->dma || !airoha_snand_dma_write_ok(desc, offs, len))
		return airoha_snand_no_dirmap_write(desc, offs, len, buf);

	bytes = len;

	opcode = desc->info.op_tmpl.cmd.opcode;
	switch (opcode) {
	case SPI_NAND_OP_PROGRAM_LOAD_SINGLE:
	case SPI_NAND_OP_PROGRAM_LOAD_RAMDOM_SINGLE:
		wr_mode = 0;
		break;
	case SPI_NAND_OP_PROGRAM_LOAD_QUAD:
	case SPI_NAND_OP_PROGRAM_LOAD_RAMDON_QUAD:
		wr_mode = 2;
		break;
	default:
		/* unknown opcode */
		return -EOPNOTSUPP;
	}

	memcpy(txrx_buf, buf, len);

	err = airoha_snand_set_mode(priv, SPI_MODE_DMA);
	if (err < 0)
		return err;

	err = airoha_snand_nfi_reset(priv);
	if (err)
		goto error_dma_mode_off;

	err = airoha_snand_nfi_clear_intr(priv);
	if (err)
		goto error_dma_mode_off;

	err = airoha_snand_nfi_clear_done(priv);
	if (err)
		goto error_dma_mode_off;

	/*
	 * NFI configure:
	 *   - No AutoFDM (custom sector size (SECCUS) register will be used)
	 *   - No SoC's hardware ECC (flash internal ECC will be used)
	 *   - Use burst mode (faster, but requires 16 byte alignment for addresses)
	 *   - Setup for writing (SPI_NFI_READ_MODE bit is cleared)
	 *   - Setup writing command: FIELD_PREP(SPI_NFI_OPMODE, 3)
	 *   - Use DMA instead of PIO for data writing
	 */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_CNFG, SPI_NFI_DMA_MODE |
				 SPI_NFI_READ_MODE | SPI_NFI_DMA_BURST_EN |
				 SPI_NFI_HW_ECC_EN | SPI_NFI_AUTO_FDM_EN |
				 SPI_NFI_OPMODE, SPI_NFI_DMA_MODE | SPI_NFI_DMA_BURST_EN |
				 FIELD_PREP(SPI_NFI_OPMODE, 3));

	/* Set number of sector will be written */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_CON, SPI_NFI_SEC_NUM,
				 FIELD_PREP(SPI_NFI_SEC_NUM, 1));

	/* Set custom sector size */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_SECCUS_SIZE, SPI_NFI_CUS_SEC_SIZE |
				 SPI_NFI_CUS_SEC_SIZE_EN, FIELD_PREP(SPI_NFI_CUS_SEC_SIZE, bytes) |
				 SPI_NFI_CUS_SEC_SIZE_EN);

	dma_addr = dma_map_single(txrx_buf, SPI_NAND_CACHE_SIZE,
				  DMA_TO_DEVICE);

	/* set dma addr */
	NFI_WRITE(priv, REG_SPI_NFI_STRADDR, dma_addr);

	/*
	 * Setup transfer length
	 * ---------------------
	 * The following rule MUST be met:
	 *     transfer_length =
	 *        = NFI_SNF_MISC_CTL2.write_data_byte_number =
	 *        = NFI_CON.sector_number * NFI_SECCUS.custom_sector_size
	 */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_SNF_MISC_CTL2,
				 SPI_NFI_PROG_LOAD_BYTE_NUM,
				 FIELD_PREP(SPI_NFI_PROG_LOAD_BYTE_NUM, bytes));

	/* set write command */
	NFI_WRITE(priv, REG_SPI_NFI_PG_CTL1, FIELD_PREP(SPI_NFI_PG_LOAD_CMD, opcode));

	/* set write mode */
	NFI_WRITE(priv, REG_SPI_NFI_SNF_MISC_CTL, FIELD_PREP(SPI_NFI_DATA_READ_WR_MODE, wr_mode));

	/* set write addr: descriptor base column + requested dirmap offset */
	NFI_WRITE(priv, REG_SPI_NFI_PG_CTL2, desc->info.offset + offs);

	NFI_WRITE(priv, REG_SPI_NFI_CMD, 0x80);

	/* trigger dma writing */
	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_CON, SPI_NFI_WR_TRIG, 0);

	airoha_snand_update_bits(priv->nfi_base, REG_SPI_NFI_CON, SPI_NFI_WR_TRIG, SPI_NFI_WR_TRIG);

	/* Vendor code gives the DMA engine a short settle time after WR_TRIG. */
	udelay(1);

	err = readl_poll_timeout(priv->nfi_base + REG_SPI_NFI_INTR, val, (val & SPI_NFI_AHB_DONE),
				 1 * MSEC_PER_SEC);
	if (err)
		goto error_dma_unmap;

	err = readl_poll_timeout(priv->nfi_base + REG_SPI_NFI_SNF_STA_CTL1, val,
				 (val & SPI_NFI_LOAD_TO_CACHE_DONE), 1 * MSEC_PER_SEC);
	if (err)
		goto error_dma_unmap;

	/*
	 * SPI_NFI_LOAD_TO_CACHE_DONE bit must be written at the end
	 * of dirmap_write operation even if it is already set.
	 */
	NFI_WRITE(priv, REG_SPI_NFI_SNF_STA_CTL1, SPI_NFI_LOAD_TO_CACHE_DONE);

	dma_unmap_single(dma_addr, SPI_NAND_CACHE_SIZE, DMA_TO_DEVICE);

	err = airoha_snand_set_mode(priv, SPI_MODE_MANUAL);
	if (err < 0)
		return err;

	return len;

error_dma_unmap:
	dma_unmap_single(dma_addr, SPI_NAND_CACHE_SIZE, DMA_TO_DEVICE);
error_dma_mode_off:
	airoha_snand_set_mode(priv, SPI_MODE_MANUAL);
	return err;
}

static int airoha_snand_exec_op(struct spi_slave *slave,
				const struct spi_mem_op *op)
{
	struct udevice *bus = slave->dev->parent;
	struct airoha_snand_priv *priv;
	int op_len, addr_len, dummy_len, next_rx_buswidth = 0;
	int cs, i, err, cs_err;
	u8 buf[20], *data;

	priv = dev_get_priv(bus);
	cs = spi_chip_select(slave->dev);
	if (cs < 0)
		return cs;
	if (cs >= AIROHA_SPI_NUM_CHIPSELECTS)
		return -EINVAL;

	op_len = op->cmd.nbytes;
	addr_len = op->addr.nbytes;
	dummy_len = op->dummy.nbytes;

	if (op_len + dummy_len + addr_len > sizeof(buf))
		return -EIO;

	data = buf;
	for (i = 0; i < op_len; i++)
		*data++ = op->cmd.opcode >> (8 * (op_len - i - 1));
	for (i = 0; i < addr_len; i++)
		*data++ = op->addr.val >> (8 * (addr_len - i - 1));
	for (i = 0; i < dummy_len; i++)
		*data++ = 0xff;

	/* Switch to manual mode. */
	err = airoha_snand_set_mode(priv, SPI_MODE_MANUAL);
	if (err)
		return err;

	/* Deassert the previously selected device before changing SLAVE_SEL. */
	err = airoha_snand_set_cs(priv, SPI_CHIP_SEL_HIGH);
	if (err)
		return err;

	err = airoha_snand_select_device(priv, cs);
	if (err)
		return err;

	err = airoha_snand_set_cs(priv, SPI_CHIP_SEL_LOW);
	if (err)
		goto out_deassert_cs;

	if (op->data.nbytes && op->data.dir == SPI_MEM_DATA_IN)
		next_rx_buswidth = op->data.buswidth;

	/* Opcode. */
	data = buf;
	err = airoha_snand_write_data(priv, data, op_len,
				      op->cmd.buswidth,
				      !addr_len && !dummy_len ?
				      next_rx_buswidth : 0);
	if (err)
		goto out_deassert_cs;

	/* Address. */
	data += op_len;
	if (addr_len) {
		err = airoha_snand_write_data(priv, data, addr_len,
					      op->addr.buswidth,
					      !dummy_len ?
					      next_rx_buswidth : 0);
		if (err)
			goto out_deassert_cs;
	}

	/* Dummy cycles. */
	data += addr_len;
	if (dummy_len) {
		err = airoha_snand_write_data(priv, data, dummy_len,
					      op->dummy.buswidth,
					      next_rx_buswidth);
		if (err)
			goto out_deassert_cs;
	}

	/* Data. */
	if (op->data.nbytes) {
		if (op->data.dir == SPI_MEM_DATA_IN)
			err = airoha_snand_read_data(priv, op->data.buf.in,
						     op->data.nbytes,
						     op->data.buswidth);
		else
			err = airoha_snand_write_data(priv, op->data.buf.out,
						      op->data.nbytes,
						      op->data.buswidth, 0);
	}

out_deassert_cs:
	cs_err = airoha_snand_set_cs(priv, SPI_CHIP_SEL_HIGH);
	if (!err)
		err = cs_err;

	return err;
}

static int airoha_snand_probe(struct udevice *dev)
{
	struct airoha_snand_priv *priv = dev_get_priv(dev);
	enum airoha_snand_bootstrap type;
	ofnode child;
	bool spi_nor = false;
	u32 boot_trp, snf_nfi_cnfg, sfc_strap;
	int ret;

	priv->dev = dev;
	priv->soc = (const struct airoha_snand_soc_data *)dev_get_driver_data(dev);
	if (!priv->soc)
		return -EINVAL;

	priv->txrx_buf = memalign(ARCH_DMA_MINALIGN, SPI_NAND_CACHE_SIZE);
	if (!priv->txrx_buf) {
		dev_err(dev, "failed to allocate memory for dirmap\n");
		return -ENOMEM;
	}

	priv->ctrl_base = dev_remap_addr_name(dev, "ctrl");
	if (!priv->ctrl_base)
		priv->ctrl_base = dev_remap_addr_index(dev, 0);
	if (!priv->ctrl_base) {
		dev_err(dev, "failed to map SPI controller registers\n");
		return -EINVAL;
	}

	if (priv->soc->has_nfi) {
		priv->nfi_base = dev_remap_addr_name(dev, "nfi");
		if (!priv->nfi_base)
			priv->nfi_base = dev_remap_addr_index(dev, 1);
		if (!priv->nfi_base) {
			dev_err(dev, "failed to map NFI registers\n");
			return -EINVAL;
		}
	}

	priv->spi_clk = devm_clk_get_optional(dev, "spi");
	if (IS_ERR(priv->spi_clk)) {
		ret = PTR_ERR(priv->spi_clk);
		if (ret != -ENOSYS) {
			dev_err(dev, "unable to get spi clk\n");
			return ret;
		}

		priv->spi_clk = NULL;
	}
	if (priv->spi_clk) {
		ret = clk_enable(priv->spi_clk);
		if (ret)
			return ret;
	}

	type = airoha_snand_get_bootstrap(priv, &boot_trp, &snf_nfi_cnfg,
					   &sfc_strap);

	dev_dbg(priv->dev,
		 "bootstrap: %s (boot_trp=0x%08x, snf_nfi_cnfg=0x%08x, sfc_strap=0x%08x)\n",
		 airoha_snand_bootstrap_name(type), boot_trp, snf_nfi_cnfg,
		 sfc_strap);

	ofnode_for_each_subnode(child, dev_ofnode(dev)) {
		if (ofnode_device_is_compatible(child, "jedec,spi-nor")) {
			spi_nor = true;
			break;
		}
	}

	/* EN751221 predates NFI2SPI and always uses the exact manual SFC path.
	 * On newer SoCs, SPI-NOR also stays on SFC while SPI-NAND can use NFI DMA.
	 */
	priv->dma = priv->soc->has_nfi && priv->soc->has_nfi2spi &&
		    priv->nfi_base && !spi_nor;

	if (!priv->dma)
		return airoha_snand_sfc_init(priv);

	return airoha_snand_nfi_init(priv);
}

static int airoha_snand_nfi_set_speed(struct udevice *bus, uint speed)
{
	struct airoha_snand_priv *priv = dev_get_priv(bus);
	int ret;

	/* EN751221 leaves the SFC clock configured by the previous stage. */
	if (!priv->spi_clk)
		return 0;

	ret = clk_set_rate(priv->spi_clk, speed);
	if (ret < 0)
		return ret;

	return 0;
}

static int airoha_snand_nfi_set_mode(struct udevice *bus, uint mode)
{
	return 0;
}

static const struct spi_controller_mem_ops airoha_snand_mem_ops = {
	.supports_op = airoha_snand_supports_op,
	.exec_op = airoha_snand_exec_op,
	.dirmap_create = airoha_snand_dirmap_create,
	.dirmap_read = airoha_snand_dirmap_read,
	.dirmap_write = airoha_snand_dirmap_write,
};

static const struct dm_spi_ops airoha_snfi_spi_ops = {
	.mem_ops = &airoha_snand_mem_ops,
	.set_speed = airoha_snand_nfi_set_speed,
	.set_mode = airoha_snand_nfi_set_mode,
};

static const struct airoha_snand_soc_data en751221_spi_data = {
	.double_cs = true,
	.manual_dummy = 1,
};

static const struct airoha_snand_soc_data en7523_spi_data = {
	.has_nfi = true,
	.has_nfi2spi = true,
	.has_boot_trp = true,
};

static const struct udevice_id airoha_snand_ids[] = {
	{ .compatible = "airoha,en751221-spi", .data = (ulong)&en751221_spi_data },
	{ .compatible = "airoha,en7523-spi", .data = (ulong)&en7523_spi_data },
	{ .compatible = "airoha,en7581-snand", .data = (ulong)&en7523_spi_data },
	{ }
};

U_BOOT_DRIVER(airoha_snfi_spi) = {
	.name = "airoha-snfi-spi",
	.id = UCLASS_SPI,
	.of_match = airoha_snand_ids,
	.ops = &airoha_snfi_spi_ops,
	.priv_auto = sizeof(struct airoha_snand_priv),
	.probe = airoha_snand_probe,
};

