Running in Lattice mode

Starting:    C:\lscc\radiant\1.0\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\radiant\1.0\synpbase
Hostname:    L-8QVD562
Date:        Mon Sep 24 15:06:04 2018
Version:     M-2017.03LR-SP1-1

Arguments:   -product synplify_pro -batch ice40up_simple_adc_impl_1_synplify.tcl
ProductType: synplify_pro




"force_gsr" is unrecognized option for current device
log file: "D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\ice40up_simple_adc_impl_1.srr"
Running: impl_1 in foreground

Running proj_1|impl_1

Running: compile (Compile) on proj_1|impl_1
# Mon Sep 24 15:06:05 2018

Running: compile_flow (Compile Process) on proj_1|impl_1
# Mon Sep 24 15:06:05 2018

Running: compiler (Compile Input) on proj_1|impl_1
# Mon Sep 24 15:06:05 2018
Copied D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\synwork\ice40up_simple_adc_impl_1_comp.srs to D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\ice40up_simple_adc_impl_1.srs

compiler completed
# Mon Sep 24 15:06:08 2018

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl_1
# Mon Sep 24 15:06:08 2018

multi_srs_gen completed
# Mon Sep 24 15:06:09 2018

Return Code: 0
Run Time:00h:00m:01s
Copied D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\synwork\ice40up_simple_adc_impl_1_mult.srs to D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\ice40up_simple_adc_impl_1.srs
Copied D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\ice40up_simple_adc_impl_1.srr to D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\ice40up_simple_adc_impl_1.srf
Complete: Compile Process on proj_1|impl_1

Running: premap (Pre-mapping) on proj_1|impl_1
# Mon Sep 24 15:06:09 2018

premap completed with warnings
# Mon Sep 24 15:06:10 2018

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|impl_1

Running: map (Map) on proj_1|impl_1
# Mon Sep 24 15:06:10 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl_1
# Mon Sep 24 15:06:10 2018
Copied D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\synwork\ice40up_simple_adc_impl_1_m.srm to D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\ice40up_simple_adc_impl_1.srm

fpga_mapper completed with warnings
# Mon Sep 24 15:06:12 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|impl_1
Copied D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\ice40up_simple_adc_impl_1.srr to D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\ice40up_simple_adc_impl_1.srf
Complete: Logic Synthesis on proj_1|impl_1
TCL script complete: "ice40up_simple_adc_impl_1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Radiant_porting\ADC_deltaSigma\SimpleSigmaDeltaADCSourceCode\project\ice40up\verilog\impl_1\proj_1.prj
batch mode default:no
