// Seed: 1966850450
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    input supply0 id_3,
    output tri0 id_4
);
  wire id_6;
  wire id_7 = id_6;
  assign module_1.id_14 = 0;
  wire  id_8;
  logic id_9;
  wire id_10, id_11, id_12;
  logic id_13;
  ;
endmodule
module module_1 #(
    parameter id_8 = 32'd77
) (
    output logic id_0,
    input tri id_1,
    input wand id_2,
    input uwire id_3,
    output supply0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input supply0 _id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri1 id_11,
    input wire id_12,
    output wire id_13,
    output tri0 id_14,
    input wire id_15,
    output wire id_16,
    input tri1 id_17,
    input uwire id_18
);
  initial begin : LABEL_0
    id_0 <= id_12 > 1;
  end
  module_0 modCall_1 (
      id_14,
      id_18,
      id_17,
      id_18,
      id_13
  );
  wire [1  ?  1 : -1 : id_8] id_20;
  assign id_20 = id_17;
endmodule
