module SLL(a, ctrl_shiftamt, res);
    input [31:0] a;            
    input [4:0] ctrl_shiftamt;     
    output [31:0] res;  
    genvar i;
    generate
        for (i = 0; i < 32; i = i + 1) begin : sll_by_bit
            if (i >= ctrl_shiftamt) begin
                assign res[i] = 1 ? a[i - ctrl_shiftamt] : 0; 
            end else begin
                assign res[i] = 1 ? 1'b0 : 0;
            end
        end
    endgenerate

endmodule
