$date
	Thu Nov 18 21:38:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module banco_contador $end
$var wire 1 ! valid_synth $end
$var wire 1 " valid $end
$var wire 1 # req $end
$var wire 1 $ push4 $end
$var wire 1 % push3 $end
$var wire 1 & push2 $end
$var wire 1 ' push1 $end
$var wire 1 ( push0 $end
$var wire 3 ) idx [2:0] $end
$var wire 6 * data_synth [5:0] $end
$var wire 6 + data [5:0] $end
$var wire 1 , clk $end
$scope module conductual $end
$var wire 1 # req $end
$var wire 1 $ push4 $end
$var wire 1 % push3 $end
$var wire 1 & push2 $end
$var wire 1 ' push1 $end
$var wire 1 ( push0 $end
$var wire 3 - idx [2:0] $end
$var wire 1 , clk $end
$var reg 4 . cuenta0 [3:0] $end
$var reg 4 / cuenta1 [3:0] $end
$var reg 4 0 cuenta2 [3:0] $end
$var reg 4 1 cuenta3 [3:0] $end
$var reg 4 2 cuenta4 [3:0] $end
$var reg 6 3 data [5:0] $end
$var reg 1 " valid $end
$upscope $end
$scope module estructural $end
$var wire 1 4 _012_ $end
$var wire 1 5 _013_ $end
$var wire 1 6 _014_ $end
$var wire 1 7 _015_ $end
$var wire 1 8 _017_ $end
$var wire 1 9 _019_ $end
$var wire 1 : _021_ $end
$var wire 1 ; _023_ $end
$var wire 1 < _025_ $end
$var wire 1 = _026_ $end
$var wire 1 > _029_ $end
$var wire 1 ? _030_ $end
$var wire 1 @ _031_ $end
$var wire 1 A _032_ $end
$var wire 1 B _035_ $end
$var wire 1 C _036_ $end
$var wire 1 D _037_ $end
$var wire 1 E _038_ $end
$var wire 1 F _039_ $end
$var wire 1 G _045_ $end
$var wire 1 # req $end
$var wire 1 $ push4 $end
$var wire 1 % push3 $end
$var wire 1 & push2 $end
$var wire 1 ' push1 $end
$var wire 1 ( push0 $end
$var wire 3 H idx [2:0] $end
$var wire 1 , clk $end
$var wire 32 I _044_ [31:0] $end
$var wire 32 J _043_ [31:0] $end
$var wire 32 K _042_ [31:0] $end
$var wire 32 L _041_ [31:0] $end
$var wire 32 M _040_ [31:0] $end
$var wire 6 N _034_ [5:0] $end
$var wire 30 O _033_ [29:0] $end
$var wire 3 P _028_ [2:0] $end
$var wire 3 Q _027_ [2:0] $end
$var wire 2 R _024_ [1:0] $end
$var wire 2 S _022_ [1:0] $end
$var wire 2 T _020_ [1:0] $end
$var wire 2 U _018_ [1:0] $end
$var wire 2 V _016_ [1:0] $end
$var wire 32 W _011_ [31:0] $end
$var wire 32 X _010_ [31:0] $end
$var wire 32 Y _009_ [31:0] $end
$var wire 32 Z _008_ [31:0] $end
$var wire 32 [ _007_ [31:0] $end
$var wire 6 \ _006_ [5:0] $end
$var wire 6 ] _005_ [5:0] $end
$var wire 4 ^ _004_ [3:0] $end
$var wire 4 _ _003_ [3:0] $end
$var wire 4 ` _002_ [3:0] $end
$var wire 4 a _001_ [3:0] $end
$var wire 4 b _000_ [3:0] $end
$var reg 4 c cuenta0 [3:0] $end
$var reg 4 d cuenta1 [3:0] $end
$var reg 4 e cuenta2 [3:0] $end
$var reg 4 f cuenta3 [3:0] $end
$var reg 4 g cuenta4 [3:0] $end
$var reg 6 h data [5:0] $end
$var reg 1 ! valid $end
$upscope $end
$scope module probador $end
$var wire 6 i data [5:0] $end
$var wire 1 " valid $end
$var reg 1 , clk $end
$var reg 3 j idx [2:0] $end
$var reg 1 ( push0 $end
$var reg 1 ' push1 $end
$var reg 1 & push2 $end
$var reg 1 % push3 $end
$var reg 1 $ push4 $end
$var reg 1 # req $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0z0001 [
b0z0001 Z
b0z0001 Y
b0z0001 X
b0z0001 W
b0 V
b0 U
b0 T
b0 S
b0 R
b11 Q
b100 P
b0 O
b0 N
b0z000 M
b0z000 L
b0z000 K
b0z000 J
b0z000 I
b0 H
1G
1F
0E
0D
0C
0B
1A
1@
1?
1>
0=
0<
0;
0:
09
08
17
16
15
04
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
0,
b0 +
b0 *
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1,
#20
0,
#30
b1 b
1(
1,
#40
0,
#50
b1 ]
b1 \
b1 N
b10 b
b1000000000000000000000000 O
b0z0010 [
b0z001 M
1"
b1 .
1!
b1 c
1#
1,
#60
0,
#70
b10 ]
b10 \
b10 N
b11 b
b10000000000000000000000000 O
b0z0011 [
b0z000 M
b10 c
b1 *
b1 h
b1 +
b1 3
b1 i
b10 .
1,
#80
0,
#90
b11 ]
b11 \
b11 N
b100 b
b11000000000000000000000000 O
b0z0100 [
b0z011 M
b10 +
b10 3
b10 i
b11 .
b10 *
b10 h
b11 c
1,
#99
b1 a
1'
#100
0,
#110
b100 ]
b100 \
b10 a
b100 N
b101 b
b0z0010 Z
b0z001 L
b100000000000000000000000000 O
b0z0101 [
b0z000 M
b1 d
b100 c
b11 *
b11 h
b11 +
b11 3
b11 i
b1 /
b100 .
1,
#120
0,
#130
b101 ]
b101 \
b101 N
b110 b
b11 a
b101000000000000000000000000 O
b0z0110 [
b0z001 M
b0z0011 Z
b0z000 L
b100 +
b100 3
b100 i
b10 /
b101 .
b100 *
b100 h
b101 c
b10 d
1,
#139
b1 `
1&
#140
0,
#150
b110 ]
b110 \
b10 `
b100 a
b110 N
b111 b
b0z0010 Y
b0z001 K
b0z0100 Z
b0z011 L
b110000000000000000000000000 O
b0z0111 [
b0z000 M
b1 e
b11 d
b110 c
b101 *
b101 h
b101 +
b101 3
b101 i
b1 0
b11 /
b110 .
1,
#160
0,
#170
b111 ]
b111 \
b111 N
b1000 b
b101 a
b11 `
b111000000000000000000000000 O
b0z1000 [
b0z111 M
b0z000 L
b0z0101 Z
b0z0011 Y
b0z000 K
b110 +
b110 3
b110 i
b10 0
b100 /
b111 .
b110 *
b110 h
b111 c
b100 d
b10 e
1,
#179
b111 b
0(
#180
0,
#190
b100 `
b110 a
b0z0100 Y
b0z011 K
b0z0110 Z
b0z001 L
b11 e
b101 d
b111 *
b111 h
b111 +
b111 3
b111 i
b11 0
b101 /
1,
#200
0,
#210
b111 a
b101 `
b0z0111 Z
b0z000 L
b0z000 K
b0z0101 Y
b100 0
b110 /
b110 d
b100 e
1,
#219
18
1:
b10 V
b10 T
1<
b110 ]
b10 R
b110 N
1E
b110 \
0@
b110000000000000000000 O
1G
07
0F
1=
b10 Q
14
b101 P
b1 )
b1 -
b1 H
b1 j
#220
0,
#230
b111 ]
b111 \
b111 N
1;
b110 `
b10 S
b1000 a
b0z0110 Y
b0z001 K
b111000000000000000000 O
b0z1000 Z
b0z111 L
b101 e
b111 d
b110 *
b110 h
b110 +
b110 3
b110 i
b101 0
b111 /
1,
#240
0,
#250
b1000 ]
b1000 \
b1000 N
0;
08
0:
19
b0 S
b0 V
b0 T
b10 U
b1001 a
b111 `
b0z000 L
b1000000000000000000000 O
b0z1001 Z
b0z0111 Y
b0z000 K
b111 +
b111 3
b111 i
b110 0
b1000 /
b111 *
b111 h
b1000 d
b110 e
1,
#260
0,
#270
b1001 ]
b1001 \
b1001 N
1;
b1000 `
b10 S
b1010 a
b0z1000 Y
b0z111 K
b1001000000000000000000 O
b0z1010 Z
b0z001 L
b111 e
b1001 d
b1000 *
b1000 h
b1000 +
b1000 3
b1000 i
b111 0
b1001 /
1,
#280
0,
#290
b1010 ]
b1010 \
b1010 N
0;
18
b0 S
b1011 a
b10 V
b1001 `
b0z1011 Z
b0z000 L
b1010000000000000000000 O
b0z000 K
b0z1001 Y
b1001 +
b1001 3
b1001 i
b1000 0
b1010 /
b1001 *
b1001 h
b1010 d
b1000 e
1,
#300
0,
