// Seed: 1678081033
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input wor id_2
);
  assign id_4 = "" - id_0;
  module_2(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
  wire id_5;
endmodule
module module_1 (
    input wire id_0
);
  reg id_2 = 1, id_3;
  module_0(
      id_0, id_0, id_0
  );
  task id_4(input id_5, output id_6, id_7);
    if (1) id_2 <= id_4;
  endtask
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = id_4 - id_5;
endmodule
