INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 14:37:54 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 Buffer_2/oehb1/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mul_8/multiply_unit/q2_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.779ns (34.438%)  route 3.387ns (65.562%))
  Logic Levels:           13  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 5.403 - 4.000 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=803, unset)          1.510     1.510    Buffer_2/oehb1/clk
    SLICE_X5Y110         FDCE                                         r  Buffer_2/oehb1/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.269     1.779 r  Buffer_2/oehb1/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.403     2.182    add_11/data_reg_reg[30][2]
    SLICE_X6Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     2.489 r  add_11/dataOutArray[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     2.489    add_11/dataOutArray[0]_carry_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.549 r  add_11/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.549    add_11/dataOutArray[0]_carry__0_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.609 r  add_11/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.609    add_11/dataOutArray[0]_carry__1_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.669 r  add_11/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.669    add_11/dataOutArray[0]_carry__2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.729 r  add_11/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.729    add_11/dataOutArray[0]_carry__3_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.789 r  add_11/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.789    add_11/dataOutArray[0]_carry__4_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     3.001 r  add_11/dataOutArray[0]_carry__5/O[1]
                         net (fo=5, routed)           0.632     3.632    add_11/add_11_dataOutArray_0[25]
    SLICE_X7Y119         LUT4 (Prop_lut4_I0_O)        0.155     3.787 r  add_11/dataOutArray[0]0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     3.787    icmp_12/full_reg_reg_0[1]
    SLICE_X7Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.111 r  icmp_12/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=29, routed)          0.542     4.653    phiC_3/oehb1/CO[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.053     4.706 f  phiC_3/oehb1/data_reg[31]_i_3__1/O
                         net (fo=41, routed)          0.437     5.143    phiC_3/oehb1/full_reg_reg_1
    SLICE_X9Y117         LUT4 (Prop_lut4_I1_O)        0.053     5.196 f  phiC_3/oehb1/full_reg_i_3__7/O
                         net (fo=45, routed)          0.365     5.561    phiC_3/oehb1/Empty_reg_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.053     5.614 r  phiC_3/oehb1/reg_out0_i_2/O
                         net (fo=5, routed)           0.368     5.982    fork_2/generateBlocks[0].regblock/validArray_reg[0]_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.053     6.035 r  fork_2/generateBlocks[0].regblock/q0_reg_i_1/O
                         net (fo=47, routed)          0.641     6.676    mul_8/multiply_unit/q2_reg_5
    DSP48_X0Y46          DSP48E1                                      r  mul_8/multiply_unit/q2_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=803, unset)          1.403     5.403    mul_8/multiply_unit/clk
    DSP48_X0Y46          DSP48E1                                      r  mul_8/multiply_unit/q2_reg/CLK
                         clock pessimism              0.082     5.485    
                         clock uncertainty           -0.035     5.450    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.444     5.006    mul_8/multiply_unit/q2_reg
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 -1.670    




