// Seed: 934523397
module module_0 (
    output tri  id_0,
    output wor  id_1,
    input  tri1 id_2,
    input  tri  id_3
);
  assign id_1 = id_3 === id_3;
  assign id_1 = -1;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd69
) (
    input  wand id_0,
    input  tri0 _id_1,
    input  tri1 id_2,
    output tri1 id_3,
    input  tri0 id_4
);
  logic id_6;
  wire [{  -1  } : id_1] id_7;
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd54
) (
    input  tri0 id_0,
    output tri  id_1,
    input  tri1 _id_2
);
  localparam [-1 : id_2] id_4 = 1;
  wire [1 'b0 : -1] id_5, id_6;
  assign id_6 = id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
