

================================================================
== Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2'
================================================================
* Date:           Wed Dec 20 21:42:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3347|     3347|  33.470 us|  33.470 us|  3347|  3347|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_163_1_VITIS_LOOP_164_2  |     3345|     3345|        22|          4|          1|   832|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      96|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     230|    -|
|Register         |        -|     -|     559|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     559|     390|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln163_1_fu_176_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln163_fu_150_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln164_fu_214_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln165_fu_202_p2       |         +|   0|  0|  17|          10|          10|
    |icmp_ln163_fu_144_p2      |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln164_fu_162_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln163_1_fu_182_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln163_fu_168_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  96|          51|          37|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_norm_2_load          |   9|          2|   64|        128|
    |grp_fu_112_opcode                     |  13|          3|    2|          6|
    |grp_fu_112_p0                         |  13|          3|   64|        192|
    |grp_fu_112_p1                         |  13|          3|   64|        192|
    |grp_fu_116_p0                         |  13|          3|   64|        192|
    |grp_fu_116_p1                         |  13|          3|   64|        192|
    |i_fu_68                               |   9|          2|    4|          8|
    |indvar_flatten_fu_72                  |   9|          2|   10|         20|
    |j_fu_64                               |   9|          2|    7|         14|
    |norm_2_fu_60                          |   9|          2|   64|        128|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 230|         52|  437|       1135|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |d_weights1_load_reg_300           |  64|   0|   64|          0|
    |i_fu_68                           |   4|   0|    4|          0|
    |icmp_ln163_reg_285                |   1|   0|    1|          0|
    |indvar_flatten_fu_72              |  10|   0|   10|          0|
    |j_fu_64                           |   7|   0|    7|          0|
    |mul2_reg_327                      |  64|   0|   64|          0|
    |mul4_reg_310                      |  64|   0|   64|          0|
    |norm_2_fu_60                      |  64|   0|   64|          0|
    |sub_reg_320                       |  64|   0|   64|          0|
    |weights1_addr_reg_294             |  10|   0|   10|          0|
    |weights1_load_reg_305             |  64|   0|   64|          0|
    |icmp_ln163_reg_285                |  64|  32|    1|          0|
    |weights1_addr_reg_294             |  64|  32|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 559|  64|  442|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|grp_fu_369_p_din0    |  out|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|grp_fu_369_p_din1    |  out|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|grp_fu_369_p_opcode  |  out|    2|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|grp_fu_369_p_dout0   |   in|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|grp_fu_369_p_ce      |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|grp_fu_373_p_din0    |  out|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|grp_fu_373_p_din1    |  out|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|grp_fu_373_p_dout0   |   in|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|grp_fu_373_p_ce      |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2|  return value|
|d_weights1_address0  |  out|   10|   ap_memory|                                                   d_weights1|         array|
|d_weights1_ce0       |  out|    1|   ap_memory|                                                   d_weights1|         array|
|d_weights1_q0        |   in|   64|   ap_memory|                                                   d_weights1|         array|
|weights1_address0    |  out|   10|   ap_memory|                                                     weights1|         array|
|weights1_ce0         |  out|    1|   ap_memory|                                                     weights1|         array|
|weights1_we0         |  out|    1|   ap_memory|                                                     weights1|         array|
|weights1_d0          |  out|   64|   ap_memory|                                                     weights1|         array|
|weights1_address1    |  out|   10|   ap_memory|                                                     weights1|         array|
|weights1_ce1         |  out|    1|   ap_memory|                                                     weights1|         array|
|weights1_q1          |   in|   64|   ap_memory|                                                     weights1|         array|
|norm_2_out           |  out|   64|      ap_vld|                                                   norm_2_out|       pointer|
|norm_2_out_ap_vld    |  out|    1|      ap_vld|                                                   norm_2_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

