LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY CAMINHO_DADOS IS
	GENERIC(
		P_DATA	: INTEGER	:= 8
	);
	PORT(
		I_CLK			:  IN STD_LOGIC;
		I_RST			:  IN STD_LOGIC;
		I_WE			:  IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		I_DATA		:  IN STD_LOGIC_VECTOR(P_DATA - 1 DOWNTO 0);
		I_SEL_RS1	:  IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		I_SEL_RS2	:  IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		I_SEL_ULA	:  IN STD_LOGIC
	);
END ENTITY;

ARCHITECTURE BEHAVIORAL OF CAMINHO_DADOS IS
	COMPONENT BANCO_DE_REGISTRADORES IS
		GENERIC(
			P_DATA	: INTEGER := 8
		);
		PORT(
			I_CLK			:  IN STD_LOGIC;
			I_RST			:  IN STD_LOGIC;
			I_WE			:  IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			I_DATA		:  IN STD_LOGIC_VECTOR(P_DATA - 1 DOWNTO 0);
			I_SEL_RS1	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
			I_SEL_RS2	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
			O_RS1			: OUT STD_LOGIC_VECTOR(P_DATA - 1 DOWNTO 0);
			O_RS2			: OUT STD_LOGIC_VECTOR(P_DATA - 1 DOWNTO 0)
		);
	END COMPONENT;
	
	COMPONENT ULA IS
		GENERIC(
			P_DATA	:	INTEGER := 16
		);
		PORT(
			I_SEL	:  IN STD_LOGIC_VECTOR(2 DOWNTO 0)
			I_RS1	:  IN STD_LOGIC_VECTOR(P_DATA - 1 DOWN TO 0)
			I_RS2	:  IN STD_LOGIC_VECTOR(P_DATA - 1 DOWN TO 0)
			O_ULA	: OUT STD_LOGIC_VECTOR(P_DATA - 1 DOWN TO 0)
		);
	END COMPONENT;
BEGIN

END ARCHITECTURE;