{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655671317811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655671317811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 03:41:57 2022 " "Processing started: Mon Jun 20 03:41:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655671317811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655671317811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTL -c RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTL -c RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655671317811 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1655671318170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersharingdatapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registersharingdatapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSharingDatapath " "Found entity 1: RegisterSharingDatapath" {  } { { "RegisterSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/RegisterSharingDatapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655671318217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionunitsharingdatapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file functionunitsharingdatapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionUnitSharingDatapath " "Found entity 1: FunctionUnitSharingDatapath" {  } { { "FunctionUnitSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/FunctionUnitSharingDatapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655671318217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlregistersharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlregistersharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlRegisterSharing " "Found entity 1: ControlRegisterSharing" {  } { { "ControlRegisterSharing.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/ControlRegisterSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655671318217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registersharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSharing " "Found entity 1: RegisterSharing" {  } { { "RegisterSharing.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/RegisterSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlfunctionsharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlfunctionsharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlFunctionSharing " "Found entity 1: ControlFunctionSharing" {  } { { "ControlFunctionSharing.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/ControlFunctionSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionunitsharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file functionunitsharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionUnitSharing " "Found entity 1: FunctionUnitSharing" {  } { { "FunctionUnitSharing.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/FunctionUnitSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bussharingdatapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bussharingdatapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BusSharingDatapath " "Found entity 1: BusSharingDatapath" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbussharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlbussharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlBusSharing " "Found entity 1: ControlBusSharing" {  } { { "ControlBusSharing.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/ControlBusSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bussharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bussharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BusSharing " "Found entity 1: BusSharing" {  } { { "BusSharing.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655671318232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BusSharing " "Elaborating entity \"BusSharing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655671318279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusSharingDatapath BusSharingDatapath:inst3 " "Elaborating entity \"BusSharingDatapath\" for hierarchy \"BusSharingDatapath:inst3\"" {  } { { "BusSharing.bdf" "inst3" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharing.bdf" { { 144 1352 1544 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318279 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Reg16Sharing inst1 " "Block or symbol \"Reg16Sharing\" of instance \"inst1\" overlaps another block or symbol" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 136 912 1048 264 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1655671318279 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Reg16Sharing inst5 " "Block or symbol \"Reg16Sharing\" of instance \"inst5\" overlaps another block or symbol" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 368 904 1040 496 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1655671318279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/registerfile/reg16sharing.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/registerfile/reg16sharing.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg16Sharing " "Found entity 1: Reg16Sharing" {  } { { "reg16sharing.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/reg16sharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16Sharing BusSharingDatapath:inst3\|Reg16Sharing:inst5 " "Elaborating entity \"Reg16Sharing\" for hierarchy \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\"" {  } { { "BusSharingDatapath.bdf" "inst5" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 368 904 1040 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318295 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/registerfile/oneregister16bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/registerfile/oneregister16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OneRegister16bit " "Found entity 1: OneRegister16bit" {  } { { "oneregister16bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/oneregister16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneRegister16bit BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0 " "Elaborating entity \"OneRegister16bit\" for hierarchy \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\"" {  } { { "reg16sharing.bdf" "Register0" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/reg16sharing.bdf" { { 400 824 976 528 "Register0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/registerfile/register.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/registerfile/register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "register.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318326 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00 " "Elaborating entity \"Register\" for hierarchy \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\"" {  } { { "oneregister16bit.bdf" "instReg00" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/oneregister16bit.bdf" { { 240 544 688 368 "instReg00" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RFC " "Found entity 1: RFC" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFC BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC0 " "Elaborating entity \"RFC\" for hierarchy \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC0\"" {  } { { "register.bdf" "instRFC0" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/register.bdf" { { 336 736 864 448 "instRFC0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/au/absmax.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/au/absmax.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AbsMax " "Found entity 1: AbsMax" {  } { { "absmax.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/absmax.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318373 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AbsMax BusSharingDatapath:inst3\|AbsMax:AbsMax " "Elaborating entity \"AbsMax\" for hierarchy \"BusSharingDatapath:inst3\|AbsMax:AbsMax\"" {  } { { "BusSharingDatapath.bdf" "AbsMax" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 152 1304 1456 248 "AbsMax" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318373 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/mux/mux16bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/mux/mux16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16Bit " "Found entity 1: Mux16Bit" {  } { { "mux16bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/mux/mux16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318389 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16Bit BusSharingDatapath:inst3\|AbsMax:AbsMax\|Mux16Bit:inst3 " "Elaborating entity \"Mux16Bit\" for hierarchy \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Mux16Bit:inst3\"" {  } { { "absmax.bdf" "inst3" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/absmax.bdf" { { 184 1104 1248 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318389 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/mux/mux8bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/mux/mux8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8Bit " "Found entity 1: Mux8Bit" {  } { { "mux8bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/mux/mux8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8Bit BusSharingDatapath:inst3\|AbsMax:AbsMax\|Mux16Bit:inst3\|Mux8Bit:instMux8Bit0 " "Elaborating entity \"Mux8Bit\" for hierarchy \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Mux16Bit:inst3\|Mux8Bit:instMux8Bit0\"" {  } { { "mux16bit.bdf" "instMux8Bit0" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/mux/mux16bit.bdf" { { 296 824 952 392 "instMux8Bit0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/mux/mux_4.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/mux/mux_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4 " "Found entity 1: Mux_4" {  } { { "mux_4.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/mux/mux_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318420 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Mux16Bit:inst3\|Mux8Bit:instMux8Bit0\|Mux_4:instMux401 " "Elaborating entity \"Mux_4\" for hierarchy \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Mux16Bit:inst3\|Mux8Bit:instMux8Bit0\|Mux_4:instMux401\"" {  } { { "mux8bit.bdf" "instMux401" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/mux/mux8bit.bdf" { { 360 728 856 456 "instMux401" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318420 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/au/sub16bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/au/sub16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sub16BIT " "Found entity 1: Sub16BIT" {  } { { "sub16bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/sub16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318435 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub16BIT BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001 " "Elaborating entity \"Sub16BIT\" for hierarchy \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\"" {  } { { "absmax.bdf" "Sub001" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/absmax.bdf" { { 176 792 928 272 "Sub001" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318435 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/au/sub8bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/au/sub8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sub8BIT " "Found entity 1: Sub8BIT" {  } { { "sub8bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/sub8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318451 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub8BIT BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00 " "Elaborating entity \"Sub8BIT\" for hierarchy \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\"" {  } { { "sub16bit.bdf" "instSub8BIT00" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/sub16bit.bdf" { { 264 920 1072 360 "instSub8BIT00" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/au/sub4bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/au/sub4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sub4BIT " "Found entity 1: Sub4BIT" {  } { { "sub4bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/sub4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318467 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub4BIT BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0 " "Elaborating entity \"Sub4BIT\" for hierarchy \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\"" {  } { { "sub8bit.bdf" "instSub4BIT0" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/sub8bit.bdf" { { 304 1208 1360 400 "instSub4BIT0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318467 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/au/sub1bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/au/sub1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sub1BIT " "Found entity 1: Sub1BIT" {  } { { "sub1bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/sub1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub1BIT BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT2 " "Elaborating entity \"Sub1BIT\" for hierarchy \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT2\"" {  } { { "sub4bit.bdf" "instSub1BIT2" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/sub4bit.bdf" { { 288 928 1080 384 "instSub1BIT2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT2\|XOR3:instXOR00 " "Elaborating entity \"XOR3\" for hierarchy \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT2\|XOR3:instXOR00\"" {  } { { "sub1bit.bdf" "instXOR00" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/sub1bit.bdf" { { 184 712 816 264 "instXOR00" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT2\|XOR3:instXOR00 " "Elaborated megafunction instantiation \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT2\|XOR3:instXOR00\"" {  } { { "sub1bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/sub1bit.bdf" { { 184 712 816 264 "instXOR00" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655671318498 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/au/minabsaddsub.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/au/minabsaddsub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MinAbsAddSub " "Found entity 1: MinAbsAddSub" {  } { { "minabsaddsub.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/minabsaddsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinAbsAddSub BusSharingDatapath:inst3\|MinAbsAddSub:inst2 " "Elaborating entity \"MinAbsAddSub\" for hierarchy \"BusSharingDatapath:inst3\|MinAbsAddSub:inst2\"" {  } { { "BusSharingDatapath.bdf" "inst2" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 248 1296 1448 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318607 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/au/add16bitcaryin.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/au/add16bitcaryin.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Add16bitCaryin " "Found entity 1: Add16bitCaryin" {  } { { "add16bitcaryin.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/add16bitcaryin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16bitCaryin BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|Add16bitCaryin:inst " "Elaborating entity \"Add16bitCaryin\" for hierarchy \"BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|Add16bitCaryin:inst\"" {  } { { "minabsaddsub.bdf" "inst" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/minabsaddsub.bdf" { { 296 776 920 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318638 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/au/adder8bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/au/adder8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Adder8Bit " "Found entity 1: Adder8Bit" {  } { { "adder8bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/adder8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder8Bit BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|Add16bitCaryin:inst\|Adder8Bit:instAdder8Bit00 " "Elaborating entity \"Adder8Bit\" for hierarchy \"BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|Add16bitCaryin:inst\|Adder8Bit:instAdder8Bit00\"" {  } { { "add16bitcaryin.bdf" "instAdder8Bit00" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/add16bitcaryin.bdf" { { 264 488 632 360 "instAdder8Bit00" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318654 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/au/adder4bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/au/adder4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Bit " "Found entity 1: Adder4Bit" {  } { { "adder4bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/adder4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Bit BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|Add16bitCaryin:inst\|Adder8Bit:instAdder8Bit00\|Adder4Bit:inst0 " "Elaborating entity \"Adder4Bit\" for hierarchy \"BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|Add16bitCaryin:inst\|Adder8Bit:instAdder8Bit00\|Adder4Bit:inst0\"" {  } { { "adder8bit.bdf" "inst0" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/adder8bit.bdf" { { 304 584 720 400 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/au/fadder1bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/au/fadder1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FAdder1Bit " "Found entity 1: FAdder1Bit" {  } { { "fadder1bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/fadder1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318670 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAdder1Bit BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|Add16bitCaryin:inst\|Adder8Bit:instAdder8Bit00\|Adder4Bit:inst0\|FAdder1Bit:instFAdder1Bit2 " "Elaborating entity \"FAdder1Bit\" for hierarchy \"BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|Add16bitCaryin:inst\|Adder8Bit:instAdder8Bit00\|Adder4Bit:inst0\|FAdder1Bit:instFAdder1Bit2\"" {  } { { "adder4bit.bdf" "instFAdder1Bit2" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/au/adder4bit.bdf" { { 248 976 1112 344 "instFAdder1Bit2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright3_16it.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright3_16it.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight3_16it " "Found entity 1: ShiftRight3_16it" {  } { { "shiftright3_16it.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright3_16it.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight3_16it BusSharingDatapath:inst3\|ShiftRight3_16it:Shift3 " "Elaborating entity \"ShiftRight3_16it\" for hierarchy \"BusSharingDatapath:inst3\|ShiftRight3_16it:Shift3\"" {  } { { "BusSharingDatapath.bdf" "Shift3" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 480 1264 1400 576 "Shift3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318748 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright3bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright3bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight3bit " "Found entity 1: ShiftRight3bit" {  } { { "shiftright3bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright3bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight3bit BusSharingDatapath:inst3\|ShiftRight3_16it:Shift3\|ShiftRight3bit:ShiftRight3_8bit " "Elaborating entity \"ShiftRight3bit\" for hierarchy \"BusSharingDatapath:inst3\|ShiftRight3_16it:Shift3\|ShiftRight3bit:ShiftRight3_8bit\"" {  } { { "shiftright3_16it.bdf" "ShiftRight3_8bit" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright3_16it.bdf" { { 320 496 624 440 "ShiftRight3_8bit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/counterupdown8bit/mux2.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/counterupdown8bit/mux2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "mux2.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/counterupdown8bit/mux2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 BusSharingDatapath:inst3\|ShiftRight3_16it:Shift3\|ShiftRight3bit:ShiftRight3_8bit\|Mux2:inst6 " "Elaborating entity \"Mux2\" for hierarchy \"BusSharingDatapath:inst3\|ShiftRight3_16it:Shift3\|ShiftRight3bit:ShiftRight3_8bit\|Mux2:inst6\"" {  } { { "shiftright3bit.bdf" "inst6" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright3bit.bdf" { { 360 568 664 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright1_16bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright1_16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight1_16bit " "Found entity 1: ShiftRight1_16bit" {  } { { "shiftright1_16bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright1_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight1_16bit BusSharingDatapath:inst3\|ShiftRight1_16bit:Shift1 " "Elaborating entity \"ShiftRight1_16bit\" for hierarchy \"BusSharingDatapath:inst3\|ShiftRight1_16bit:Shift1\"" {  } { { "BusSharingDatapath.bdf" "Shift1" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 376 1272 1408 472 "Shift1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318795 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright1bit.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight1bit " "Found entity 1: ShiftRight1bit" {  } { { "shiftright1bit.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight1bit BusSharingDatapath:inst3\|ShiftRight1_16bit:Shift1\|ShiftRight1bit:ShiftRight1bit1 " "Elaborating entity \"ShiftRight1bit\" for hierarchy \"BusSharingDatapath:inst3\|ShiftRight1_16bit:Shift1\|ShiftRight1bit:ShiftRight1bit1\"" {  } { { "shiftright1_16bit.bdf" "ShiftRight1bit1" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/shifter/shiftright1_16bit.bdf" { { 224 640 736 344 "ShiftRight1bit1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlBusSharing ControlBusSharing:Control " "Elaborating entity \"ControlBusSharing\" for hierarchy \"ControlBusSharing:Control\"" {  } { { "BusSharing.bdf" "Control" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharing.bdf" { { 160 1040 1200 352 "Control" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318873 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/counterupdown8bit/nextstateregistersharing.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/counterupdown8bit/nextstateregistersharing.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NextStateRegisterSharing " "Found entity 1: NextStateRegisterSharing" {  } { { "nextstateregistersharing.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/counterupdown8bit/nextstateregistersharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextStateRegisterSharing ControlBusSharing:Control\|NextStateRegisterSharing:nextState1 " "Elaborating entity \"NextStateRegisterSharing\" for hierarchy \"ControlBusSharing:Control\|NextStateRegisterSharing:nextState1\"" {  } { { "ControlBusSharing.bdf" "nextState1" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/ControlBusSharing.bdf" { { 56 688 800 248 "nextState1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318873 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/counterupdown8bit/counternextstate.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/counterupdown8bit/counternextstate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CounterNextState " "Found entity 1: CounterNextState" {  } { { "counternextstate.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/counterupdown8bit/counternextstate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterNextState ControlBusSharing:Control\|NextStateRegisterSharing:nextState1\|CounterNextState:instCounterNextState0 " "Elaborating entity \"CounterNextState\" for hierarchy \"ControlBusSharing:Control\|NextStateRegisterSharing:nextState1\|CounterNextState:instCounterNextState0\"" {  } { { "nextstateregistersharing.bdf" "instCounterNextState0" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/counterupdown8bit/nextstateregistersharing.bdf" { { 408 720 840 536 "instCounterNextState0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318888 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/ce118. thiet ke luan ly so/designlogic/counterupdown8bit/has.bdf 1 1 " "Using design file /ce118. thiet ke luan ly so/designlogic/counterupdown8bit/has.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HAS " "Found entity 1: HAS" {  } { { "has.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/counterupdown8bit/has.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655671318904 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655671318904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAS ControlBusSharing:Control\|NextStateRegisterSharing:nextState1\|CounterNextState:instCounterNextState0\|HAS:inst16 " "Elaborating entity \"HAS\" for hierarchy \"ControlBusSharing:Control\|NextStateRegisterSharing:nextState1\|CounterNextState:instCounterNextState0\|HAS:inst16\"" {  } { { "counternextstate.bdf" "inst16" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/counterupdown8bit/counternextstate.bdf" { { 184 1280 1376 280 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655671318904 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BusSharingDatapath:inst3\|gdfx_temp1\[15\]\" " "Converted tri-state node \"BusSharingDatapath:inst3\|gdfx_temp1\[15\]\" into a selector" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 360 416 480 408 "inst3" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1655671319138 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC6\|inst3\" " "Converted tri-state node feeding \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC6\|inst3\" into a selector" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 360 416 480 408 "inst3" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1655671319138 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC5\|inst3\" " "Converted tri-state node feeding \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC5\|inst3\" into a selector" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 360 416 480 408 "inst3" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1655671319138 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC4\|inst3\" " "Converted tri-state node feeding \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC4\|inst3\" into a selector" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 360 416 480 408 "inst3" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1655671319138 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC00\|inst4 " "Converted tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC00\|inst4\" feeding internal logic into a wire" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1655671319138 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1655671319138 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC6\|inst4 BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|inst18\[15\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC6\|inst4\" to the node \"BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|inst18\[15\]\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC0\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT0\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC0\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT0\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC1\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT1\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC1\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT1\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC2\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT2\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC2\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT2\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC3\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT00\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC3\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT00\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC4\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT0\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC4\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT0\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC5\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT1\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC5\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT1\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC6\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT2\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC6\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT00\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT2\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC00\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT00\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC00\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT00\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC0\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT0\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC0\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT0\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC1\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT1\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC1\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT1\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC2\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT2\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC2\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT00\|Sub1BIT:instSub1BIT2\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC3\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT00\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC3\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT00\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC4\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT0\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC4\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT0\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC5\|inst4 BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT1\|inst1AND1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC5\|inst4\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|Sub16BIT:Sub001\|Sub8BIT:instSub8BIT0\|Sub4BIT:instSub4BIT0\|Sub1BIT:instSub1BIT1\|inst1AND1\" into an OR gate" {  } { { "rfc.bdf" "" { Schematic "d:/ce118. thiet ke luan ly so/designlogic/lib/registerfile/rfc.bdf" { { 336 688 736 368 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1655671319669 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[14\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC5\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[14\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC5\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[13\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC4\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[13\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC4\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[12\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC3\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[12\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC3\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[11\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC2\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[11\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC2\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[10\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC1\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[10\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC1\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[9\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC0\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[9\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC0\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[8\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC00\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[8\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC00\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[7\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC6\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[7\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC6\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[6\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC5\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[6\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC5\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[5\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC4\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[5\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC4\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[4\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC3\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[4\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC3\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[3\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC2\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[3\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC2\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[2\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC1\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[2\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC1\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[1\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC0\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[1\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC0\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst12\[0\] BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC00\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst12\[0\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst5\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC00\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 160 688 736 192 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[0\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC00\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[0\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC00\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[1\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC0\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[1\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC0\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[2\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC1\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[2\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC1\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[3\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC2\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[3\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC2\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[4\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC3\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[4\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC3\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[5\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC4\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[5\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC4\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[6\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC5\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[6\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC5\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[7\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC6\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[7\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg0\|RFC:instRFC6\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[8\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC00\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[8\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC00\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[9\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC0\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[9\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC0\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[10\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC1\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[10\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC1\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[11\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC2\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[11\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC2\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst13\[12\] BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC3\|inst " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst13\[12\]\" to the node \"BusSharingDatapath:inst3\|Reg16Sharing:inst1\|OneRegister16bit:Register0\|Register:instReg00\|RFC:instRFC3\|inst\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 128 640 688 160 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[15\] BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|Add16bitCaryin:inst\|Adder8Bit:instAdder8Bit0\|Adder4Bit:inst0\|FAdder1Bit:instFAdder1Bit2\|inst1 " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[15\]\" to the node \"BusSharingDatapath:inst3\|MinAbsAddSub:inst2\|Add16bitCaryin:inst\|Adder8Bit:instAdder8Bit0\|Adder4Bit:inst0\|FAdder1Bit:instFAdder1Bit2\|inst1\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[14\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[14\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[14\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[13\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[13\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[13\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[12\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[12\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[12\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[11\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[11\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[11\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[10\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[10\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[10\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[9\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[9\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[9\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[8\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[8\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[8\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[7\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[7\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[7\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[7\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[6\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[6\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[6\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[5\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[5\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[5\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[5\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[4\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[4\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[4\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[4\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[3\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[3\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[3\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[3\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[2\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[2\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[2\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[2\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[1\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[1\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[1\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[1\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusSharingDatapath:inst3\|inst8\[0\] BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[0\] " "Converted the fan-out from the tri-state buffer \"BusSharingDatapath:inst3\|inst8\[0\]\" to the node \"BusSharingDatapath:inst3\|AbsMax:AbsMax\|inst\[0\]\" into an OR gate" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharingDatapath.bdf" { { 384 1136 1184 416 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1655671319669 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1655671319669 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[3\] GND " "Pin \"Q\[3\]\" is stuck at GND" {  } { { "BusSharing.bdf" "" { Schematic "D:/CE118. Thiet Ke Luan Ly So/designLogic/RegisterTransferDesign/BusSharing.bdf" { { 104 1368 1544 120 "Q\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655671320029 "|BusSharing|Q[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655671320029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655671320622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655671320622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "328 " "Implemented 328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655671320669 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655671320669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "274 " "Implemented 274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655671320669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655671320669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655671320700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 03:42:00 2022 " "Processing ended: Mon Jun 20 03:42:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655671320700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655671320700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655671320700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655671320700 ""}
