

================================================================
== Vitis HLS Report for 'krnl_lut_tanh'
================================================================
* Date:           Mon May 24 12:51:42 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:119->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 23 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.15ns)   --->   "%conv1_i = fpext i32 %n_read" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 24 'fpext' 'conv1_i' <Predicate = true> <Delay = 3.15> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 25 [1/2] (3.15ns)   --->   "%conv1_i = fpext i32 %n_read" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 25 'fpext' 'conv1_i' <Predicate = true> <Delay = 3.15> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.88>
ST_3 : Operation 26 [2/2] (4.88ns)   --->   "%tmp_120 = fcmp_oge  i64 %conv1_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 26 'dcmp' 'tmp_120' <Predicate = true> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [2/2] (4.19ns)   --->   "%tmp_121 = fcmp_olt  i32 %n_read, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 27 'fcmp' 'tmp_121' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [2/2] (4.19ns)   --->   "%tmp_122 = fcmp_oge  i32 %n_read, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 28 'fcmp' 'tmp_122' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln130 = bitcast i32 %n_read" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 29 'bitcast' 'bitcast_ln130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln130, i32 23, i32 30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %bitcast_ln130" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 31 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.31ns)   --->   "%icmp_ln130 = icmp_ne  i8 %tmp, i8 255" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 32 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (2.02ns)   --->   "%icmp_ln130_4 = icmp_eq  i23 %trunc_ln130, i23 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 33 'icmp' 'icmp_ln130_4' <Predicate = true> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.80ns)   --->   "%or_ln130 = or i1 %icmp_ln130_4, i1 %icmp_ln130" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 34 'or' 'or_ln130' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln130_2 = bitcast i64 %conv1_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 35 'bitcast' 'bitcast_ln130_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln130_2, i32 52, i32 62" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 36 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln130_2 = trunc i64 %bitcast_ln130_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 37 'trunc' 'trunc_ln130_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln130_5 = icmp_ne  i11 %tmp_62, i11 2047" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 38 'icmp' 'icmp_ln130_5' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.20ns)   --->   "%icmp_ln130_6 = icmp_eq  i52 %trunc_ln130_2, i52 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 39 'icmp' 'icmp_ln130_6' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.80ns)   --->   "%or_ln130_2 = or i1 %icmp_ln130_6, i1 %icmp_ln130_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 40 'or' 'or_ln130_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (4.88ns)   --->   "%tmp_120 = fcmp_oge  i64 %conv1_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 41 'dcmp' 'tmp_120' <Predicate = true> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln220)   --->   "%and_ln217_3 = and i1 %or_ln130_2, i1 %tmp_120" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 42 'and' 'and_ln217_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/2] (4.19ns)   --->   "%tmp_121 = fcmp_olt  i32 %n_read, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 43 'fcmp' 'tmp_121' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln220)   --->   "%and_ln217_4 = and i1 %or_ln130, i1 %tmp_121" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 44 'and' 'and_ln217_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln220)   --->   "%and_ln217 = and i1 %and_ln217_3, i1 %and_ln217_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 45 'and' 'and_ln217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/2] (4.19ns)   --->   "%tmp_122 = fcmp_oge  i32 %n_read, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 46 'fcmp' 'tmp_122' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.80ns)   --->   "%and_ln220 = and i1 %or_ln130, i1 %tmp_122" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 47 'and' 'and_ln220' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln220 = or i1 %and_ln220, i1 %and_ln217" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 48 'or' 'or_ln220' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.88>
ST_5 : Operation 49 [2/2] (4.19ns)   --->   "%tmp_112 = fcmp_oge  i32 %n_read, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 49 'fcmp' 'tmp_112' <Predicate = (!or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/2] (4.88ns)   --->   "%tmp_113 = fcmp_olt  i64 %conv1_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 50 'dcmp' 'tmp_113' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/2] (4.88ns)   --->   "%tmp_114 = fcmp_oge  i64 %conv1_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 51 'dcmp' 'tmp_114' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (4.88ns)   --->   "%tmp_115 = fcmp_olt  i64 %conv1_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 52 'dcmp' 'tmp_115' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.48>
ST_6 : Operation 53 [1/2] (4.19ns)   --->   "%tmp_112 = fcmp_oge  i32 %n_read, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 53 'fcmp' 'tmp_112' <Predicate = (!or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln205_3 = and i1 %or_ln130, i1 %tmp_112" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 54 'and' 'and_ln205_3' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/2] (4.88ns)   --->   "%tmp_113 = fcmp_olt  i64 %conv1_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 55 'dcmp' 'tmp_113' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln205_4 = and i1 %or_ln130_2, i1 %tmp_113" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 56 'and' 'and_ln205_4' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln205 = and i1 %and_ln205_3, i1 %and_ln205_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 57 'and' 'and_ln205' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/2] (4.88ns)   --->   "%tmp_114 = fcmp_oge  i64 %conv1_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 58 'dcmp' 'tmp_114' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln208)   --->   "%and_ln208_2 = and i1 %or_ln130_2, i1 %tmp_114" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 59 'and' 'and_ln208_2' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/2] (4.88ns)   --->   "%tmp_115 = fcmp_olt  i64 %conv1_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 60 'dcmp' 'tmp_115' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln208 = and i1 %and_ln208_2, i1 %tmp_115" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 61 'and' 'and_ln208' <Predicate = (!or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln208 = or i1 %and_ln208, i1 %and_ln205" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 62 'or' 'or_ln208' <Predicate = (!or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.88>
ST_7 : Operation 63 [2/2] (4.88ns)   --->   "%tmp_100 = fcmp_oge  i64 %conv1_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 63 'dcmp' 'tmp_100' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [2/2] (4.19ns)   --->   "%tmp_101 = fcmp_olt  i32 %n_read, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 64 'fcmp' 'tmp_101' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [2/2] (4.19ns)   --->   "%tmp_102 = fcmp_oge  i32 %n_read, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 65 'fcmp' 'tmp_102' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [2/2] (4.88ns)   --->   "%tmp_103 = fcmp_olt  i64 %conv1_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 66 'dcmp' 'tmp_103' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.48>
ST_8 : Operation 67 [1/2] (4.88ns)   --->   "%tmp_100 = fcmp_oge  i64 %conv1_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 67 'dcmp' 'tmp_100' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln190)   --->   "%and_ln187_3 = and i1 %or_ln130_2, i1 %tmp_100" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 68 'and' 'and_ln187_3' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/2] (4.19ns)   --->   "%tmp_101 = fcmp_olt  i32 %n_read, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 69 'fcmp' 'tmp_101' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln190)   --->   "%and_ln187_4 = and i1 %or_ln130, i1 %tmp_101" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 70 'and' 'and_ln187_4' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln190)   --->   "%and_ln187 = and i1 %and_ln187_3, i1 %and_ln187_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 71 'and' 'and_ln187' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/2] (4.19ns)   --->   "%tmp_102 = fcmp_oge  i32 %n_read, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 72 'fcmp' 'tmp_102' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln190)   --->   "%and_ln190_3 = and i1 %or_ln130, i1 %tmp_102" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 73 'and' 'and_ln190_3' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/2] (4.88ns)   --->   "%tmp_103 = fcmp_olt  i64 %conv1_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 74 'dcmp' 'tmp_103' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln190)   --->   "%and_ln190_4 = and i1 %or_ln130_2, i1 %tmp_103" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 75 'and' 'and_ln190_4' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln190 = and i1 %and_ln190_3, i1 %and_ln190_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 76 'and' 'and_ln190' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln190 = or i1 %and_ln190, i1 %and_ln187" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 77 'or' 'or_ln190' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.88>
ST_9 : Operation 78 [2/2] (4.19ns)   --->   "%tmp_92 = fcmp_oge  i32 %n_read, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 78 'fcmp' 'tmp_92' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [2/2] (4.88ns)   --->   "%tmp_93 = fcmp_olt  i64 %conv1_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 79 'dcmp' 'tmp_93' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [2/2] (4.88ns)   --->   "%tmp_94 = fcmp_oge  i64 %conv1_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 80 'dcmp' 'tmp_94' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [2/2] (4.88ns)   --->   "%tmp_95 = fcmp_olt  i64 %conv1_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 81 'dcmp' 'tmp_95' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.48>
ST_10 : Operation 82 [1/2] (4.19ns)   --->   "%tmp_92 = fcmp_oge  i32 %n_read, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 82 'fcmp' 'tmp_92' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln178)   --->   "%and_ln175_3 = and i1 %or_ln130, i1 %tmp_92" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 83 'and' 'and_ln175_3' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/2] (4.88ns)   --->   "%tmp_93 = fcmp_olt  i64 %conv1_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 84 'dcmp' 'tmp_93' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln178)   --->   "%and_ln175_4 = and i1 %or_ln130_2, i1 %tmp_93" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 85 'and' 'and_ln175_4' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln178)   --->   "%and_ln175 = and i1 %and_ln175_3, i1 %and_ln175_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 86 'and' 'and_ln175' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/2] (4.88ns)   --->   "%tmp_94 = fcmp_oge  i64 %conv1_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 87 'dcmp' 'tmp_94' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln178)   --->   "%and_ln178_2 = and i1 %or_ln130_2, i1 %tmp_94" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 88 'and' 'and_ln178_2' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/2] (4.88ns)   --->   "%tmp_95 = fcmp_olt  i64 %conv1_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 89 'dcmp' 'tmp_95' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln178 = and i1 %and_ln178_2, i1 %tmp_95" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 90 'and' 'and_ln178' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln178 = or i1 %and_ln178, i1 %and_ln175" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 91 'or' 'or_ln178' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.88>
ST_11 : Operation 92 [2/2] (4.88ns)   --->   "%tmp_80 = fcmp_oge  i64 %conv1_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 92 'dcmp' 'tmp_80' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [2/2] (4.19ns)   --->   "%tmp_81 = fcmp_olt  i32 %n_read, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 93 'fcmp' 'tmp_81' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [2/2] (4.19ns)   --->   "%tmp_82 = fcmp_oge  i32 %n_read, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 94 'fcmp' 'tmp_82' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [2/2] (4.88ns)   --->   "%tmp_83 = fcmp_olt  i64 %conv1_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 95 'dcmp' 'tmp_83' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.48>
ST_12 : Operation 96 [1/2] (4.88ns)   --->   "%tmp_80 = fcmp_oge  i64 %conv1_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 96 'dcmp' 'tmp_80' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%and_ln157_3 = and i1 %or_ln130_2, i1 %tmp_80" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 97 'and' 'and_ln157_3' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/2] (4.19ns)   --->   "%tmp_81 = fcmp_olt  i32 %n_read, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 98 'fcmp' 'tmp_81' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%and_ln157_4 = and i1 %or_ln130, i1 %tmp_81" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 99 'and' 'and_ln157_4' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%and_ln157 = and i1 %and_ln157_3, i1 %and_ln157_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 100 'and' 'and_ln157' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/2] (4.19ns)   --->   "%tmp_82 = fcmp_oge  i32 %n_read, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 101 'fcmp' 'tmp_82' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln160)   --->   "%and_ln160_3 = and i1 %or_ln130, i1 %tmp_82" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 102 'and' 'and_ln160_3' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/2] (4.88ns)   --->   "%tmp_83 = fcmp_olt  i64 %conv1_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 103 'dcmp' 'tmp_83' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln160)   --->   "%and_ln160_4 = and i1 %or_ln130_2, i1 %tmp_83" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 104 'and' 'and_ln160_4' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln160 = and i1 %and_ln160_3, i1 %and_ln160_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 105 'and' 'and_ln160' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln160 = or i1 %and_ln160, i1 %and_ln157" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 106 'or' 'or_ln160' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.88>
ST_13 : Operation 107 [2/2] (4.19ns)   --->   "%tmp_72 = fcmp_oge  i32 %n_read, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 107 'fcmp' 'tmp_72' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [2/2] (4.88ns)   --->   "%tmp_73 = fcmp_olt  i64 %conv1_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 108 'dcmp' 'tmp_73' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [2/2] (4.88ns)   --->   "%tmp_74 = fcmp_oge  i64 %conv1_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 109 'dcmp' 'tmp_74' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [2/2] (4.88ns)   --->   "%tmp_75 = fcmp_olt  i64 %conv1_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 110 'dcmp' 'tmp_75' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.48>
ST_14 : Operation 111 [1/2] (4.19ns)   --->   "%tmp_72 = fcmp_oge  i32 %n_read, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 111 'fcmp' 'tmp_72' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%and_ln145_3 = and i1 %or_ln130, i1 %tmp_72" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 112 'and' 'and_ln145_3' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/2] (4.88ns)   --->   "%tmp_73 = fcmp_olt  i64 %conv1_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 113 'dcmp' 'tmp_73' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%and_ln145_4 = and i1 %or_ln130_2, i1 %tmp_73" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 114 'and' 'and_ln145_4' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%and_ln145 = and i1 %and_ln145_3, i1 %and_ln145_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 115 'and' 'and_ln145' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/2] (4.88ns)   --->   "%tmp_74 = fcmp_oge  i64 %conv1_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 116 'dcmp' 'tmp_74' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln148)   --->   "%and_ln148_2 = and i1 %or_ln130_2, i1 %tmp_74" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 117 'and' 'and_ln148_2' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/2] (4.88ns)   --->   "%tmp_75 = fcmp_olt  i64 %conv1_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 118 'dcmp' 'tmp_75' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln148 = and i1 %and_ln148_2, i1 %tmp_75" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 119 'and' 'and_ln148' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %and_ln148, i1 %and_ln145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 120 'or' 'or_ln148' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.88>
ST_15 : Operation 121 [2/2] (4.88ns)   --->   "%tmp_64 = fcmp_oge  i64 %conv1_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 121 'dcmp' 'tmp_64' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [2/2] (4.88ns)   --->   "%tmp_65 = fcmp_olt  i64 %conv1_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 122 'dcmp' 'tmp_65' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [2/2] (4.88ns)   --->   "%tmp_66 = fcmp_oge  i64 %conv1_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 123 'dcmp' 'tmp_66' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [2/2] (4.88ns)   --->   "%tmp_67 = fcmp_olt  i64 %conv1_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 124 'dcmp' 'tmp_67' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.48>
ST_16 : Operation 125 [1/2] (4.88ns)   --->   "%tmp_64 = fcmp_oge  i64 %conv1_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 125 'dcmp' 'tmp_64' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln136)   --->   "%and_ln133_2 = and i1 %or_ln130_2, i1 %tmp_64" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 126 'and' 'and_ln133_2' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/2] (4.88ns)   --->   "%tmp_65 = fcmp_olt  i64 %conv1_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 127 'dcmp' 'tmp_65' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln136)   --->   "%and_ln133 = and i1 %and_ln133_2, i1 %tmp_65" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 128 'and' 'and_ln133' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/2] (4.88ns)   --->   "%tmp_66 = fcmp_oge  i64 %conv1_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 129 'dcmp' 'tmp_66' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%and_ln136_2 = and i1 %or_ln130_2, i1 %tmp_66" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 130 'and' 'and_ln136_2' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/2] (4.88ns)   --->   "%tmp_67 = fcmp_olt  i64 %conv1_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 131 'dcmp' 'tmp_67' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln136 = and i1 %and_ln136_2, i1 %tmp_67" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 132 'and' 'and_ln136' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln136 = or i1 %and_ln136, i1 %and_ln133" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 133 'or' 'or_ln136' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.88>
ST_17 : Operation 134 [2/2] (4.19ns)   --->   "%tmp_s = fcmp_oge  i32 %n_read, i32 -3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 134 'fcmp' 'tmp_s' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [2/2] (4.88ns)   --->   "%tmp_63 = fcmp_olt  i64 %conv1_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 135 'dcmp' 'tmp_63' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [2/2] (4.88ns)   --->   "%tmp_68 = fcmp_oge  i64 %conv1_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 136 'dcmp' 'tmp_68' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [2/2] (4.88ns)   --->   "%tmp_69 = fcmp_olt  i64 %conv1_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 137 'dcmp' 'tmp_69' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [2/2] (4.88ns)   --->   "%tmp_70 = fcmp_oge  i64 %conv1_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 138 'dcmp' 'tmp_70' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [2/2] (4.19ns)   --->   "%tmp_71 = fcmp_olt  i32 %n_read, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 139 'fcmp' 'tmp_71' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [2/2] (4.88ns)   --->   "%tmp_76 = fcmp_oge  i64 %conv1_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 140 'dcmp' 'tmp_76' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [2/2] (4.88ns)   --->   "%tmp_77 = fcmp_olt  i64 %conv1_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 141 'dcmp' 'tmp_77' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [2/2] (4.88ns)   --->   "%tmp_78 = fcmp_oge  i64 %conv1_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 142 'dcmp' 'tmp_78' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [2/2] (4.88ns)   --->   "%tmp_79 = fcmp_olt  i64 %conv1_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 143 'dcmp' 'tmp_79' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [2/2] (4.88ns)   --->   "%tmp_84 = fcmp_oge  i64 %conv1_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 144 'dcmp' 'tmp_84' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [2/2] (4.88ns)   --->   "%tmp_85 = fcmp_olt  i64 %conv1_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 145 'dcmp' 'tmp_85' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 146 [2/2] (4.88ns)   --->   "%tmp_86 = fcmp_oge  i64 %conv1_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 146 'dcmp' 'tmp_86' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [2/2] (4.88ns)   --->   "%tmp_87 = fcmp_olt  i64 %conv1_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 147 'dcmp' 'tmp_87' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [2/2] (4.88ns)   --->   "%tmp_88 = fcmp_oge  i64 %conv1_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 148 'dcmp' 'tmp_88' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [2/2] (4.88ns)   --->   "%tmp_89 = fcmp_olt  i64 %conv1_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 149 'dcmp' 'tmp_89' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [2/2] (4.88ns)   --->   "%tmp_90 = fcmp_oge  i64 %conv1_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 150 'dcmp' 'tmp_90' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [2/2] (4.19ns)   --->   "%tmp_91 = fcmp_olt  i32 %n_read, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 151 'fcmp' 'tmp_91' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [2/2] (4.88ns)   --->   "%tmp_96 = fcmp_oge  i64 %conv1_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 152 'dcmp' 'tmp_96' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [2/2] (4.88ns)   --->   "%tmp_97 = fcmp_olt  i64 %conv1_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 153 'dcmp' 'tmp_97' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [2/2] (4.88ns)   --->   "%tmp_98 = fcmp_oge  i64 %conv1_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 154 'dcmp' 'tmp_98' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [2/2] (4.88ns)   --->   "%tmp_99 = fcmp_olt  i64 %conv1_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 155 'dcmp' 'tmp_99' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [2/2] (4.88ns)   --->   "%tmp_104 = fcmp_oge  i64 %conv1_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 156 'dcmp' 'tmp_104' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [2/2] (4.88ns)   --->   "%tmp_105 = fcmp_olt  i64 %conv1_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 157 'dcmp' 'tmp_105' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [2/2] (4.88ns)   --->   "%tmp_106 = fcmp_oge  i64 %conv1_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 158 'dcmp' 'tmp_106' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [2/2] (4.88ns)   --->   "%tmp_107 = fcmp_olt  i64 %conv1_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 159 'dcmp' 'tmp_107' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [2/2] (4.88ns)   --->   "%tmp_108 = fcmp_oge  i64 %conv1_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 160 'dcmp' 'tmp_108' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [2/2] (4.88ns)   --->   "%tmp_109 = fcmp_olt  i64 %conv1_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 161 'dcmp' 'tmp_109' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [2/2] (4.88ns)   --->   "%tmp_110 = fcmp_oge  i64 %conv1_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 162 'dcmp' 'tmp_110' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [2/2] (4.19ns)   --->   "%tmp_111 = fcmp_olt  i32 %n_read, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 163 'fcmp' 'tmp_111' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [2/2] (4.88ns)   --->   "%tmp_116 = fcmp_oge  i64 %conv1_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 164 'dcmp' 'tmp_116' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 165 [2/2] (4.88ns)   --->   "%tmp_117 = fcmp_olt  i64 %conv1_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 165 'dcmp' 'tmp_117' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [2/2] (4.88ns)   --->   "%tmp_118 = fcmp_oge  i64 %conv1_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 166 'dcmp' 'tmp_118' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [2/2] (4.88ns)   --->   "%tmp_119 = fcmp_olt  i64 %conv1_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 167 'dcmp' 'tmp_119' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.49>
ST_18 : Operation 168 [1/2] (4.19ns)   --->   "%tmp_s = fcmp_oge  i32 %n_read, i32 -3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 168 'fcmp' 'tmp_s' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node lut_i_16)   --->   "%and_ln130 = and i1 %or_ln130, i1 %tmp_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 169 'and' 'and_ln130' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/2] (4.88ns)   --->   "%tmp_63 = fcmp_olt  i64 %conv1_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 170 'dcmp' 'tmp_63' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node lut_i_16)   --->   "%and_ln130_3 = and i1 %or_ln130_2, i1 %tmp_63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 171 'and' 'and_ln130_3' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node lut_i_16)   --->   "%lut_i = and i1 %and_ln130, i1 %and_ln130_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 172 'and' 'lut_i' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node lut_i_16)   --->   "%zext_ln120 = zext i1 %lut_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 173 'zext' 'zext_ln120' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node lut_i_16)   --->   "%select_ln136 = select i1 %and_ln136, i2 3, i2 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 174 'select' 'select_ln136' <Predicate = (or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.81ns) (out node of the LUT)   --->   "%lut_i_16 = select i1 %or_ln136, i2 %select_ln136, i2 %zext_ln120" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 175 'select' 'lut_i_16' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node lut_i_17)   --->   "%zext_ln120_5 = zext i2 %lut_i_16" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 176 'zext' 'zext_ln120_5' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_18 : Operation 177 [1/2] (4.88ns)   --->   "%tmp_68 = fcmp_oge  i64 %conv1_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 177 'dcmp' 'tmp_68' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node lut_i_17)   --->   "%and_ln139_2 = and i1 %or_ln130_2, i1 %tmp_68" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 178 'and' 'and_ln139_2' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/2] (4.88ns)   --->   "%tmp_69 = fcmp_olt  i64 %conv1_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 179 'dcmp' 'tmp_69' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node lut_i_17)   --->   "%and_ln139 = and i1 %and_ln139_2, i1 %tmp_69" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 180 'and' 'and_ln139' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/2] (4.88ns)   --->   "%tmp_70 = fcmp_oge  i64 %conv1_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 181 'dcmp' 'tmp_70' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln142)   --->   "%and_ln142_3 = and i1 %or_ln130_2, i1 %tmp_70" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 182 'and' 'and_ln142_3' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/2] (4.19ns)   --->   "%tmp_71 = fcmp_olt  i32 %n_read, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 183 'fcmp' 'tmp_71' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln142)   --->   "%and_ln142_4 = and i1 %or_ln130, i1 %tmp_71" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 184 'and' 'and_ln142_4' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln142 = and i1 %and_ln142_3, i1 %and_ln142_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 185 'and' 'and_ln142' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node lut_i_17)   --->   "%select_ln142 = select i1 %and_ln142, i3 5, i3 4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 186 'select' 'select_ln142' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node lut_i_17)   --->   "%or_ln142 = or i1 %and_ln142, i1 %and_ln139" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 187 'or' 'or_ln142' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.80ns) (out node of the LUT)   --->   "%lut_i_17 = select i1 %or_ln142, i3 %select_ln142, i3 %zext_ln120_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 188 'select' 'lut_i_17' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 189 [1/2] (4.88ns)   --->   "%tmp_76 = fcmp_oge  i64 %conv1_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 189 'dcmp' 'tmp_76' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/2] (4.88ns)   --->   "%tmp_77 = fcmp_olt  i64 %conv1_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 190 'dcmp' 'tmp_77' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/2] (4.88ns)   --->   "%tmp_78 = fcmp_oge  i64 %conv1_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 191 'dcmp' 'tmp_78' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%and_ln154_2 = and i1 %or_ln130_2, i1 %tmp_78" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 192 'and' 'and_ln154_2' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/2] (4.88ns)   --->   "%tmp_79 = fcmp_olt  i64 %conv1_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 193 'dcmp' 'tmp_79' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln154 = and i1 %and_ln154_2, i1 %tmp_79" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 194 'and' 'and_ln154' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/2] (4.88ns)   --->   "%tmp_84 = fcmp_oge  i64 %conv1_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 195 'dcmp' 'tmp_84' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/2] (4.88ns)   --->   "%tmp_85 = fcmp_olt  i64 %conv1_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 196 'dcmp' 'tmp_85' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/2] (4.88ns)   --->   "%tmp_86 = fcmp_oge  i64 %conv1_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 197 'dcmp' 'tmp_86' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln166)   --->   "%and_ln166_2 = and i1 %or_ln130_2, i1 %tmp_86" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 198 'and' 'and_ln166_2' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/2] (4.88ns)   --->   "%tmp_87 = fcmp_olt  i64 %conv1_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 199 'dcmp' 'tmp_87' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln166 = and i1 %and_ln166_2, i1 %tmp_87" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 200 'and' 'and_ln166' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/2] (4.88ns)   --->   "%tmp_88 = fcmp_oge  i64 %conv1_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 201 'dcmp' 'tmp_88' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/2] (4.88ns)   --->   "%tmp_89 = fcmp_olt  i64 %conv1_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 202 'dcmp' 'tmp_89' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/2] (4.88ns)   --->   "%tmp_90 = fcmp_oge  i64 %conv1_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 203 'dcmp' 'tmp_90' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%and_ln172_3 = and i1 %or_ln130_2, i1 %tmp_90" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 204 'and' 'and_ln172_3' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/2] (4.19ns)   --->   "%tmp_91 = fcmp_olt  i32 %n_read, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 205 'fcmp' 'tmp_91' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%and_ln172_4 = and i1 %or_ln130, i1 %tmp_91" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 206 'and' 'and_ln172_4' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln172 = and i1 %and_ln172_3, i1 %and_ln172_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 207 'and' 'and_ln172' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/2] (4.88ns)   --->   "%tmp_96 = fcmp_oge  i64 %conv1_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 208 'dcmp' 'tmp_96' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/2] (4.88ns)   --->   "%tmp_97 = fcmp_olt  i64 %conv1_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 209 'dcmp' 'tmp_97' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/2] (4.88ns)   --->   "%tmp_98 = fcmp_oge  i64 %conv1_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 210 'dcmp' 'tmp_98' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln184)   --->   "%and_ln184_2 = and i1 %or_ln130_2, i1 %tmp_98" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 211 'and' 'and_ln184_2' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/2] (4.88ns)   --->   "%tmp_99 = fcmp_olt  i64 %conv1_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 212 'dcmp' 'tmp_99' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln184 = and i1 %and_ln184_2, i1 %tmp_99" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 213 'and' 'and_ln184' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/2] (4.88ns)   --->   "%tmp_104 = fcmp_oge  i64 %conv1_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 214 'dcmp' 'tmp_104' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/2] (4.88ns)   --->   "%tmp_105 = fcmp_olt  i64 %conv1_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 215 'dcmp' 'tmp_105' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/2] (4.88ns)   --->   "%tmp_106 = fcmp_oge  i64 %conv1_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 216 'dcmp' 'tmp_106' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln196)   --->   "%and_ln196_2 = and i1 %or_ln130_2, i1 %tmp_106" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 217 'and' 'and_ln196_2' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/2] (4.88ns)   --->   "%tmp_107 = fcmp_olt  i64 %conv1_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 218 'dcmp' 'tmp_107' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 219 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln196 = and i1 %and_ln196_2, i1 %tmp_107" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 219 'and' 'and_ln196' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/2] (4.88ns)   --->   "%tmp_108 = fcmp_oge  i64 %conv1_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 220 'dcmp' 'tmp_108' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/2] (4.88ns)   --->   "%tmp_109 = fcmp_olt  i64 %conv1_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 221 'dcmp' 'tmp_109' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/2] (4.88ns)   --->   "%tmp_110 = fcmp_oge  i64 %conv1_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 222 'dcmp' 'tmp_110' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln202)   --->   "%and_ln202_3 = and i1 %or_ln130_2, i1 %tmp_110" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 223 'and' 'and_ln202_3' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/2] (4.19ns)   --->   "%tmp_111 = fcmp_olt  i32 %n_read, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 224 'fcmp' 'tmp_111' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln202)   --->   "%and_ln202_4 = and i1 %or_ln130, i1 %tmp_111" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 225 'and' 'and_ln202_4' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln202 = and i1 %and_ln202_3, i1 %and_ln202_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 226 'and' 'and_ln202' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/2] (4.88ns)   --->   "%tmp_116 = fcmp_oge  i64 %conv1_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 227 'dcmp' 'tmp_116' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [1/2] (4.88ns)   --->   "%tmp_117 = fcmp_olt  i64 %conv1_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 228 'dcmp' 'tmp_117' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/2] (4.88ns)   --->   "%tmp_118 = fcmp_oge  i64 %conv1_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 229 'dcmp' 'tmp_118' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln214)   --->   "%and_ln214_2 = and i1 %or_ln130_2, i1 %tmp_118" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 230 'and' 'and_ln214_2' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [1/2] (4.88ns)   --->   "%tmp_119 = fcmp_olt  i64 %conv1_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 231 'dcmp' 'tmp_119' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214 = and i1 %and_ln214_2, i1 %tmp_119" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 232 'and' 'and_ln214' <Predicate = (!or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.08>
ST_19 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node lut_i_18)   --->   "%select_ln148 = select i1 %and_ln148, i3 7, i3 6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 233 'select' 'select_ln148' <Predicate = (or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 234 [1/1] (0.81ns) (out node of the LUT)   --->   "%lut_i_18 = select i1 %or_ln148, i3 %select_ln148, i3 %lut_i_17" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 234 'select' 'lut_i_18' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node lut_i_19)   --->   "%zext_ln120_6 = zext i3 %lut_i_18" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 235 'zext' 'zext_ln120_6' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node lut_i_19)   --->   "%and_ln151_2 = and i1 %or_ln130_2, i1 %tmp_76" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 236 'and' 'and_ln151_2' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node lut_i_19)   --->   "%and_ln151 = and i1 %and_ln151_2, i1 %tmp_77" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 237 'and' 'and_ln151' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node lut_i_19)   --->   "%select_ln154 = select i1 %and_ln154, i4 9, i4 8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 238 'select' 'select_ln154' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node lut_i_19)   --->   "%or_ln154 = or i1 %and_ln154, i1 %and_ln151" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 239 'or' 'or_ln154' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_19 = select i1 %or_ln154, i4 %select_ln154, i4 %zext_ln120_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 240 'select' 'lut_i_19' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node lut_i_20)   --->   "%select_ln160 = select i1 %and_ln160, i4 11, i4 10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 241 'select' 'select_ln160' <Predicate = (or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_20 = select i1 %or_ln160, i4 %select_ln160, i4 %lut_i_19" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 242 'select' 'lut_i_20' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node lut_i_21)   --->   "%and_ln163_2 = and i1 %or_ln130_2, i1 %tmp_84" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 243 'and' 'and_ln163_2' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node lut_i_21)   --->   "%and_ln163 = and i1 %and_ln163_2, i1 %tmp_85" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 244 'and' 'and_ln163' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node lut_i_21)   --->   "%select_ln166 = select i1 %and_ln166, i4 13, i4 12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 245 'select' 'select_ln166' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node lut_i_21)   --->   "%or_ln166 = or i1 %and_ln166, i1 %and_ln163" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 246 'or' 'or_ln166' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 247 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_21 = select i1 %or_ln166, i4 %select_ln166, i4 %lut_i_20" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 247 'select' 'lut_i_21' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node lut_i_22)   --->   "%and_ln169_2 = and i1 %or_ln130_2, i1 %tmp_88" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 248 'and' 'and_ln169_2' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node lut_i_22)   --->   "%and_ln169 = and i1 %and_ln169_2, i1 %tmp_89" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 249 'and' 'and_ln169' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node lut_i_22)   --->   "%select_ln172 = select i1 %and_ln172, i4 15, i4 14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 250 'select' 'select_ln172' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node lut_i_22)   --->   "%or_ln172 = or i1 %and_ln172, i1 %and_ln169" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 251 'or' 'or_ln172' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_22 = select i1 %or_ln172, i4 %select_ln172, i4 %lut_i_21" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 252 'select' 'lut_i_22' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node lut_i_23)   --->   "%zext_ln120_7 = zext i4 %lut_i_22" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 253 'zext' 'zext_ln120_7' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node lut_i_23)   --->   "%select_ln178 = select i1 %and_ln178, i5 17, i5 16" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 254 'select' 'select_ln178' <Predicate = (or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_23 = select i1 %or_ln178, i5 %select_ln178, i5 %zext_ln120_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 255 'select' 'lut_i_23' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node lut_i_24)   --->   "%and_ln181_2 = and i1 %or_ln130_2, i1 %tmp_96" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 256 'and' 'and_ln181_2' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node lut_i_24)   --->   "%and_ln181 = and i1 %and_ln181_2, i1 %tmp_97" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 257 'and' 'and_ln181' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node lut_i_24)   --->   "%select_ln184 = select i1 %and_ln184, i5 19, i5 18" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 258 'select' 'select_ln184' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node lut_i_24)   --->   "%or_ln184 = or i1 %and_ln184, i1 %and_ln181" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 259 'or' 'or_ln184' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_24 = select i1 %or_ln184, i5 %select_ln184, i5 %lut_i_23" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 260 'select' 'lut_i_24' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node lut_i_25)   --->   "%select_ln190 = select i1 %and_ln190, i5 21, i5 20" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 261 'select' 'select_ln190' <Predicate = (or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 262 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_25 = select i1 %or_ln190, i5 %select_ln190, i5 %lut_i_24" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 262 'select' 'lut_i_25' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.88>
ST_20 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node lut_i_26)   --->   "%and_ln193_2 = and i1 %or_ln130_2, i1 %tmp_104" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 263 'and' 'and_ln193_2' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node lut_i_26)   --->   "%and_ln193 = and i1 %and_ln193_2, i1 %tmp_105" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 264 'and' 'and_ln193' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node lut_i_26)   --->   "%select_ln196 = select i1 %and_ln196, i5 23, i5 22" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 265 'select' 'select_ln196' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node lut_i_26)   --->   "%or_ln196 = or i1 %and_ln196, i1 %and_ln193" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 266 'or' 'or_ln196' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_26 = select i1 %or_ln196, i5 %select_ln196, i5 %lut_i_25" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 267 'select' 'lut_i_26' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node lut_i_27)   --->   "%and_ln199_2 = and i1 %or_ln130_2, i1 %tmp_108" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 268 'and' 'and_ln199_2' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node lut_i_27)   --->   "%and_ln199 = and i1 %and_ln199_2, i1 %tmp_109" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 269 'and' 'and_ln199' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node lut_i_27)   --->   "%select_ln202 = select i1 %and_ln202, i5 25, i5 24" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 270 'select' 'select_ln202' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node lut_i_27)   --->   "%or_ln202 = or i1 %and_ln202, i1 %and_ln199" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 271 'or' 'or_ln202' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_27 = select i1 %or_ln202, i5 %select_ln202, i5 %lut_i_26" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 272 'select' 'lut_i_27' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node lut_i_28)   --->   "%select_ln208 = select i1 %and_ln208, i5 27, i5 26" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 273 'select' 'select_ln208' <Predicate = (or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_28 = select i1 %or_ln208, i5 %select_ln208, i5 %lut_i_27" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 274 'select' 'lut_i_28' <Predicate = (!or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node lut_i_29)   --->   "%and_ln211_2 = and i1 %or_ln130_2, i1 %tmp_116" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 275 'and' 'and_ln211_2' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node lut_i_29)   --->   "%and_ln211 = and i1 %and_ln211_2, i1 %tmp_117" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 276 'and' 'and_ln211' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node lut_i_29)   --->   "%select_ln214 = select i1 %and_ln214, i5 29, i5 28" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 277 'select' 'select_ln214' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node lut_i_29)   --->   "%or_ln214 = or i1 %and_ln214, i1 %and_ln211" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 278 'or' 'or_ln214' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_29 = select i1 %or_ln214, i5 %select_ln214, i5 %lut_i_28" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 279 'select' 'lut_i_29' <Predicate = (!or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node lut_i_30)   --->   "%select_ln220 = select i1 %and_ln220, i5 31, i5 30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 280 'select' 'select_ln220' <Predicate = (or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_30 = select i1 %or_ln220, i5 %select_ln220, i5 %lut_i_29" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 281 'select' 'lut_i_30' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.77>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln120_8 = zext i5 %lut_i_30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 282 'zext' 'zext_ln120_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%tanh_lut100_addr = getelementptr i32 %tanh_lut100, i32 0, i32 %zext_ln120_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 283 'getelementptr' 'tanh_lut100_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 284 [2/2] (2.77ns)   --->   "%tanh_lut100_load = load i5 %tanh_lut100_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 284 'load' 'tanh_lut100_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 22 <SV = 21> <Delay = 2.77>
ST_22 : Operation 285 [1/2] (2.77ns)   --->   "%tanh_lut100_load = load i5 %tanh_lut100_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 285 'load' 'tanh_lut100_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%ret_ln381 = ret i32 %tanh_lut100_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 286 'ret' 'ret_ln381' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tanh_lut100]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read           (read         ) [ 00111111111111111110000]
conv1_i          (fpext        ) [ 00011111111111111110000]
bitcast_ln130    (bitcast      ) [ 00000000000000000000000]
tmp              (partselect   ) [ 00000000000000000000000]
trunc_ln130      (trunc        ) [ 00000000000000000000000]
icmp_ln130       (icmp         ) [ 00000000000000000000000]
icmp_ln130_4     (icmp         ) [ 00000000000000000000000]
or_ln130         (or           ) [ 00000111111111111110000]
bitcast_ln130_2  (bitcast      ) [ 00000000000000000000000]
tmp_62           (partselect   ) [ 00000000000000000000000]
trunc_ln130_2    (trunc        ) [ 00000000000000000000000]
icmp_ln130_5     (icmp         ) [ 00000000000000000000000]
icmp_ln130_6     (icmp         ) [ 00000000000000000000000]
or_ln130_2       (or           ) [ 00000111111111111111100]
tmp_120          (dcmp         ) [ 00000000000000000000000]
and_ln217_3      (and          ) [ 00000000000000000000000]
tmp_121          (fcmp         ) [ 00000000000000000000000]
and_ln217_4      (and          ) [ 00000000000000000000000]
and_ln217        (and          ) [ 00000000000000000000000]
tmp_122          (fcmp         ) [ 00000000000000000000000]
and_ln220        (and          ) [ 00000111111111111111100]
or_ln220         (or           ) [ 00000111111111111111100]
tmp_112          (fcmp         ) [ 00000000000000000000000]
and_ln205_3      (and          ) [ 00000000000000000000000]
tmp_113          (dcmp         ) [ 00000000000000000000000]
and_ln205_4      (and          ) [ 00000000000000000000000]
and_ln205        (and          ) [ 00000000000000000000000]
tmp_114          (dcmp         ) [ 00000000000000000000000]
and_ln208_2      (and          ) [ 00000000000000000000000]
tmp_115          (dcmp         ) [ 00000000000000000000000]
and_ln208        (and          ) [ 00000001111111111111100]
or_ln208         (or           ) [ 00000001111111111111100]
tmp_100          (dcmp         ) [ 00000000000000000000000]
and_ln187_3      (and          ) [ 00000000000000000000000]
tmp_101          (fcmp         ) [ 00000000000000000000000]
and_ln187_4      (and          ) [ 00000000000000000000000]
and_ln187        (and          ) [ 00000000000000000000000]
tmp_102          (fcmp         ) [ 00000000000000000000000]
and_ln190_3      (and          ) [ 00000000000000000000000]
tmp_103          (dcmp         ) [ 00000000000000000000000]
and_ln190_4      (and          ) [ 00000000000000000000000]
and_ln190        (and          ) [ 00000000011111111111000]
or_ln190         (or           ) [ 00000000011111111111000]
tmp_92           (fcmp         ) [ 00000000000000000000000]
and_ln175_3      (and          ) [ 00000000000000000000000]
tmp_93           (dcmp         ) [ 00000000000000000000000]
and_ln175_4      (and          ) [ 00000000000000000000000]
and_ln175        (and          ) [ 00000000000000000000000]
tmp_94           (dcmp         ) [ 00000000000000000000000]
and_ln178_2      (and          ) [ 00000000000000000000000]
tmp_95           (dcmp         ) [ 00000000000000000000000]
and_ln178        (and          ) [ 00000000000111111111000]
or_ln178         (or           ) [ 00000000000111111111000]
tmp_80           (dcmp         ) [ 00000000000000000000000]
and_ln157_3      (and          ) [ 00000000000000000000000]
tmp_81           (fcmp         ) [ 00000000000000000000000]
and_ln157_4      (and          ) [ 00000000000000000000000]
and_ln157        (and          ) [ 00000000000000000000000]
tmp_82           (fcmp         ) [ 00000000000000000000000]
and_ln160_3      (and          ) [ 00000000000000000000000]
tmp_83           (dcmp         ) [ 00000000000000000000000]
and_ln160_4      (and          ) [ 00000000000000000000000]
and_ln160        (and          ) [ 00000000000001111111000]
or_ln160         (or           ) [ 00000000000001111111000]
tmp_72           (fcmp         ) [ 00000000000000000000000]
and_ln145_3      (and          ) [ 00000000000000000000000]
tmp_73           (dcmp         ) [ 00000000000000000000000]
and_ln145_4      (and          ) [ 00000000000000000000000]
and_ln145        (and          ) [ 00000000000000000000000]
tmp_74           (dcmp         ) [ 00000000000000000000000]
and_ln148_2      (and          ) [ 00000000000000000000000]
tmp_75           (dcmp         ) [ 00000000000000000000000]
and_ln148        (and          ) [ 00000000000000011111000]
or_ln148         (or           ) [ 00000000000000011111000]
tmp_64           (dcmp         ) [ 00000000000000000000000]
and_ln133_2      (and          ) [ 00000000000000000000000]
tmp_65           (dcmp         ) [ 00000000000000000000000]
and_ln133        (and          ) [ 00000000000000000000000]
tmp_66           (dcmp         ) [ 00000000000000000000000]
and_ln136_2      (and          ) [ 00000000000000000000000]
tmp_67           (dcmp         ) [ 00000000000000000000000]
and_ln136        (and          ) [ 00000000000000000110000]
or_ln136         (or           ) [ 00000000000000000110000]
tmp_s            (fcmp         ) [ 00000000000000000000000]
and_ln130        (and          ) [ 00000000000000000000000]
tmp_63           (dcmp         ) [ 00000000000000000000000]
and_ln130_3      (and          ) [ 00000000000000000000000]
lut_i            (and          ) [ 00000000000000000000000]
zext_ln120       (zext         ) [ 00000000000000000000000]
select_ln136     (select       ) [ 00000000000000000000000]
lut_i_16         (select       ) [ 00000000000000000000000]
zext_ln120_5     (zext         ) [ 00000000000000000000000]
tmp_68           (dcmp         ) [ 00000000000000000000000]
and_ln139_2      (and          ) [ 00000000000000000000000]
tmp_69           (dcmp         ) [ 00000000000000000000000]
and_ln139        (and          ) [ 00000000000000000000000]
tmp_70           (dcmp         ) [ 00000000000000000000000]
and_ln142_3      (and          ) [ 00000000000000000000000]
tmp_71           (fcmp         ) [ 00000000000000000000000]
and_ln142_4      (and          ) [ 00000000000000000000000]
and_ln142        (and          ) [ 00000000000000000000000]
select_ln142     (select       ) [ 00000000000000000000000]
or_ln142         (or           ) [ 00000000000000000000000]
lut_i_17         (select       ) [ 00000000000000000001000]
tmp_76           (dcmp         ) [ 00000000000000000001000]
tmp_77           (dcmp         ) [ 00000000000000000001000]
tmp_78           (dcmp         ) [ 00000000000000000000000]
and_ln154_2      (and          ) [ 00000000000000000000000]
tmp_79           (dcmp         ) [ 00000000000000000000000]
and_ln154        (and          ) [ 00000000000000000001000]
tmp_84           (dcmp         ) [ 00000000000000000001000]
tmp_85           (dcmp         ) [ 00000000000000000001000]
tmp_86           (dcmp         ) [ 00000000000000000000000]
and_ln166_2      (and          ) [ 00000000000000000000000]
tmp_87           (dcmp         ) [ 00000000000000000000000]
and_ln166        (and          ) [ 00000000000000000001000]
tmp_88           (dcmp         ) [ 00000000000000000001000]
tmp_89           (dcmp         ) [ 00000000000000000001000]
tmp_90           (dcmp         ) [ 00000000000000000000000]
and_ln172_3      (and          ) [ 00000000000000000000000]
tmp_91           (fcmp         ) [ 00000000000000000000000]
and_ln172_4      (and          ) [ 00000000000000000000000]
and_ln172        (and          ) [ 00000000000000000001000]
tmp_96           (dcmp         ) [ 00000000000000000001000]
tmp_97           (dcmp         ) [ 00000000000000000001000]
tmp_98           (dcmp         ) [ 00000000000000000000000]
and_ln184_2      (and          ) [ 00000000000000000000000]
tmp_99           (dcmp         ) [ 00000000000000000000000]
and_ln184        (and          ) [ 00000000000000000001000]
tmp_104          (dcmp         ) [ 00000000000000000001100]
tmp_105          (dcmp         ) [ 00000000000000000001100]
tmp_106          (dcmp         ) [ 00000000000000000000000]
and_ln196_2      (and          ) [ 00000000000000000000000]
tmp_107          (dcmp         ) [ 00000000000000000000000]
and_ln196        (and          ) [ 00000000000000000001100]
tmp_108          (dcmp         ) [ 00000000000000000001100]
tmp_109          (dcmp         ) [ 00000000000000000001100]
tmp_110          (dcmp         ) [ 00000000000000000000000]
and_ln202_3      (and          ) [ 00000000000000000000000]
tmp_111          (fcmp         ) [ 00000000000000000000000]
and_ln202_4      (and          ) [ 00000000000000000000000]
and_ln202        (and          ) [ 00000000000000000001100]
tmp_116          (dcmp         ) [ 00000000000000000001100]
tmp_117          (dcmp         ) [ 00000000000000000001100]
tmp_118          (dcmp         ) [ 00000000000000000000000]
and_ln214_2      (and          ) [ 00000000000000000000000]
tmp_119          (dcmp         ) [ 00000000000000000000000]
and_ln214        (and          ) [ 00000000000000000001100]
select_ln148     (select       ) [ 00000000000000000000000]
lut_i_18         (select       ) [ 00000000000000000000000]
zext_ln120_6     (zext         ) [ 00000000000000000000000]
and_ln151_2      (and          ) [ 00000000000000000000000]
and_ln151        (and          ) [ 00000000000000000000000]
select_ln154     (select       ) [ 00000000000000000000000]
or_ln154         (or           ) [ 00000000000000000000000]
lut_i_19         (select       ) [ 00000000000000000000000]
select_ln160     (select       ) [ 00000000000000000000000]
lut_i_20         (select       ) [ 00000000000000000000000]
and_ln163_2      (and          ) [ 00000000000000000000000]
and_ln163        (and          ) [ 00000000000000000000000]
select_ln166     (select       ) [ 00000000000000000000000]
or_ln166         (or           ) [ 00000000000000000000000]
lut_i_21         (select       ) [ 00000000000000000000000]
and_ln169_2      (and          ) [ 00000000000000000000000]
and_ln169        (and          ) [ 00000000000000000000000]
select_ln172     (select       ) [ 00000000000000000000000]
or_ln172         (or           ) [ 00000000000000000000000]
lut_i_22         (select       ) [ 00000000000000000000000]
zext_ln120_7     (zext         ) [ 00000000000000000000000]
select_ln178     (select       ) [ 00000000000000000000000]
lut_i_23         (select       ) [ 00000000000000000000000]
and_ln181_2      (and          ) [ 00000000000000000000000]
and_ln181        (and          ) [ 00000000000000000000000]
select_ln184     (select       ) [ 00000000000000000000000]
or_ln184         (or           ) [ 00000000000000000000000]
lut_i_24         (select       ) [ 00000000000000000000000]
select_ln190     (select       ) [ 00000000000000000000000]
lut_i_25         (select       ) [ 00000000000000000000100]
and_ln193_2      (and          ) [ 00000000000000000000000]
and_ln193        (and          ) [ 00000000000000000000000]
select_ln196     (select       ) [ 00000000000000000000000]
or_ln196         (or           ) [ 00000000000000000000000]
lut_i_26         (select       ) [ 00000000000000000000000]
and_ln199_2      (and          ) [ 00000000000000000000000]
and_ln199        (and          ) [ 00000000000000000000000]
select_ln202     (select       ) [ 00000000000000000000000]
or_ln202         (or           ) [ 00000000000000000000000]
lut_i_27         (select       ) [ 00000000000000000000000]
select_ln208     (select       ) [ 00000000000000000000000]
lut_i_28         (select       ) [ 00000000000000000000000]
and_ln211_2      (and          ) [ 00000000000000000000000]
and_ln211        (and          ) [ 00000000000000000000000]
select_ln214     (select       ) [ 00000000000000000000000]
or_ln214         (or           ) [ 00000000000000000000000]
lut_i_29         (select       ) [ 00000000000000000000000]
select_ln220     (select       ) [ 00000000000000000000000]
lut_i_30         (select       ) [ 00000000000000000000010]
zext_ln120_8     (zext         ) [ 00000000000000000000000]
tanh_lut100_addr (getelementptr) [ 00000000000000000000001]
tanh_lut100_load (load         ) [ 00000000000000000000000]
ret_ln381        (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tanh_lut100">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tanh_lut100"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="n_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tanh_lut100_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tanh_lut100_addr/21 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tanh_lut100_load/21 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv1_i/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_121/3 tmp_112/5 tmp_101/7 tmp_92/9 tmp_81/11 tmp_72/13 tmp_s/17 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_122/3 tmp_102/7 tmp_82/11 tmp_71/17 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="16"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_91/17 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="16"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_111/17 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_120/3 tmp_113/5 tmp_100/7 tmp_93/9 tmp_80/11 tmp_73/13 tmp_64/15 tmp_63/17 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="3"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_114/5 tmp_103/7 tmp_94/9 tmp_83/11 tmp_74/13 tmp_65/15 tmp_68/17 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="3"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_115/5 tmp_95/9 tmp_75/13 tmp_66/15 tmp_69/17 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="13"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_67/15 tmp_70/17 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="15"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_76/17 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="15"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_77/17 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="15"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_78/17 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="15"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_79/17 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="15"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_84/17 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="15"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_85/17 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="15"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_86/17 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="15"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_87/17 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="15"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_88/17 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="15"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_89/17 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="15"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_90/17 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="15"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_96/17 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="15"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_97/17 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="15"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_98/17 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="15"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_99/17 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="15"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_104/17 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="15"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_105/17 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="15"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_106/17 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="15"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_107/17 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="15"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_108/17 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="15"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_109/17 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="15"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_110/17 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="15"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_116/17 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="15"/>
<pin id="356" dir="0" index="1" bw="64" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_117/17 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="15"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_118/17 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="15"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_119/17 "/>
</bind>
</comp>

<comp id="369" class="1004" name="bitcast_ln130_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="3"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln130/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln130_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln130_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln130_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="23" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_4/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln130_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="bitcast_ln130_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="2"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln130_2/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_62_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="0" index="2" bw="7" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln130_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="0"/>
<pin id="419" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130_2/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln130_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_5/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln130_6_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="52" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_6/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln130_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130_2/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="and_ln217_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln217_3/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="and_ln217_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln217_4/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln217_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln217/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="and_ln220_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln220/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln220_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln220/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln205_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="2"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln205_3/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="and_ln205_4_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="2"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln205_4/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln205_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln205/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="and_ln208_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="2"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln208_2/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln208_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln208/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln208_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="and_ln187_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="4"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln187_3/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="and_ln187_4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="4"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln187_4/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="and_ln187_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln187/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="and_ln190_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="4"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln190_3/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="and_ln190_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="4"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln190_4/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="and_ln190_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln190/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="or_ln190_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln190/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="and_ln175_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="6"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln175_3/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="and_ln175_4_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="6"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln175_4/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="and_ln175_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln175/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="and_ln178_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="6"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln178_2/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="and_ln178_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln178/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="or_ln178_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln178/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="and_ln157_3_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="8"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln157_3/12 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln157_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="8"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln157_4/12 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln157_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln157/12 "/>
</bind>
</comp>

<comp id="589" class="1004" name="and_ln160_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="8"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160_3/12 "/>
</bind>
</comp>

<comp id="594" class="1004" name="and_ln160_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="8"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160_4/12 "/>
</bind>
</comp>

<comp id="599" class="1004" name="and_ln160_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="or_ln160_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="and_ln145_3_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="10"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145_3/14 "/>
</bind>
</comp>

<comp id="616" class="1004" name="and_ln145_4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="10"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145_4/14 "/>
</bind>
</comp>

<comp id="621" class="1004" name="and_ln145_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145/14 "/>
</bind>
</comp>

<comp id="627" class="1004" name="and_ln148_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="10"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln148_2/14 "/>
</bind>
</comp>

<comp id="632" class="1004" name="and_ln148_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln148/14 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln148_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148/14 "/>
</bind>
</comp>

<comp id="644" class="1004" name="and_ln133_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="12"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln133_2/16 "/>
</bind>
</comp>

<comp id="649" class="1004" name="and_ln133_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln133/16 "/>
</bind>
</comp>

<comp id="655" class="1004" name="and_ln136_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="12"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_2/16 "/>
</bind>
</comp>

<comp id="660" class="1004" name="and_ln136_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136/16 "/>
</bind>
</comp>

<comp id="666" class="1004" name="or_ln136_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136/16 "/>
</bind>
</comp>

<comp id="672" class="1004" name="and_ln130_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="14"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln130/18 "/>
</bind>
</comp>

<comp id="677" class="1004" name="and_ln130_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="14"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln130_3/18 "/>
</bind>
</comp>

<comp id="682" class="1004" name="lut_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="lut_i/18 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln120_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/18 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln136_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="2"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="0" index="2" bw="2" slack="0"/>
<pin id="696" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136/18 "/>
</bind>
</comp>

<comp id="699" class="1004" name="lut_i_16_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="2"/>
<pin id="701" dir="0" index="1" bw="2" slack="0"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_16/18 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln120_5_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_5/18 "/>
</bind>
</comp>

<comp id="710" class="1004" name="and_ln139_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="14"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln139_2/18 "/>
</bind>
</comp>

<comp id="715" class="1004" name="and_ln139_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln139/18 "/>
</bind>
</comp>

<comp id="721" class="1004" name="and_ln142_3_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="14"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142_3/18 "/>
</bind>
</comp>

<comp id="726" class="1004" name="and_ln142_4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="14"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142_4/18 "/>
</bind>
</comp>

<comp id="731" class="1004" name="and_ln142_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142/18 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln142_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="3" slack="0"/>
<pin id="740" dir="0" index="2" bw="3" slack="0"/>
<pin id="741" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln142/18 "/>
</bind>
</comp>

<comp id="745" class="1004" name="or_ln142_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln142/18 "/>
</bind>
</comp>

<comp id="751" class="1004" name="lut_i_17_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="3" slack="0"/>
<pin id="754" dir="0" index="2" bw="2" slack="0"/>
<pin id="755" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_17/18 "/>
</bind>
</comp>

<comp id="759" class="1004" name="and_ln154_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="14"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln154_2/18 "/>
</bind>
</comp>

<comp id="764" class="1004" name="and_ln154_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln154/18 "/>
</bind>
</comp>

<comp id="770" class="1004" name="and_ln166_2_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="14"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln166_2/18 "/>
</bind>
</comp>

<comp id="775" class="1004" name="and_ln166_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln166/18 "/>
</bind>
</comp>

<comp id="781" class="1004" name="and_ln172_3_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="14"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln172_3/18 "/>
</bind>
</comp>

<comp id="786" class="1004" name="and_ln172_4_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="14"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln172_4/18 "/>
</bind>
</comp>

<comp id="791" class="1004" name="and_ln172_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln172/18 "/>
</bind>
</comp>

<comp id="797" class="1004" name="and_ln184_2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="14"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_2/18 "/>
</bind>
</comp>

<comp id="802" class="1004" name="and_ln184_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184/18 "/>
</bind>
</comp>

<comp id="808" class="1004" name="and_ln196_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="14"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196_2/18 "/>
</bind>
</comp>

<comp id="813" class="1004" name="and_ln196_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196/18 "/>
</bind>
</comp>

<comp id="819" class="1004" name="and_ln202_3_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="14"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202_3/18 "/>
</bind>
</comp>

<comp id="824" class="1004" name="and_ln202_4_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="14"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202_4/18 "/>
</bind>
</comp>

<comp id="829" class="1004" name="and_ln202_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/18 "/>
</bind>
</comp>

<comp id="835" class="1004" name="and_ln214_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="14"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln214_2/18 "/>
</bind>
</comp>

<comp id="840" class="1004" name="and_ln214_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln214/18 "/>
</bind>
</comp>

<comp id="846" class="1004" name="select_ln148_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="5"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="0" index="2" bw="2" slack="0"/>
<pin id="850" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/19 "/>
</bind>
</comp>

<comp id="853" class="1004" name="lut_i_18_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="5"/>
<pin id="855" dir="0" index="1" bw="2" slack="0"/>
<pin id="856" dir="0" index="2" bw="3" slack="1"/>
<pin id="857" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_18/19 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln120_6_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="3" slack="0"/>
<pin id="861" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_6/19 "/>
</bind>
</comp>

<comp id="863" class="1004" name="and_ln151_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="15"/>
<pin id="865" dir="0" index="1" bw="1" slack="1"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln151_2/19 "/>
</bind>
</comp>

<comp id="867" class="1004" name="and_ln151_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="1"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln151/19 "/>
</bind>
</comp>

<comp id="872" class="1004" name="select_ln154_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="0" index="1" bw="4" slack="0"/>
<pin id="875" dir="0" index="2" bw="4" slack="0"/>
<pin id="876" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/19 "/>
</bind>
</comp>

<comp id="879" class="1004" name="or_ln154_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln154/19 "/>
</bind>
</comp>

<comp id="884" class="1004" name="lut_i_19_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="4" slack="0"/>
<pin id="887" dir="0" index="2" bw="3" slack="0"/>
<pin id="888" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_19/19 "/>
</bind>
</comp>

<comp id="892" class="1004" name="select_ln160_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="7"/>
<pin id="894" dir="0" index="1" bw="4" slack="0"/>
<pin id="895" dir="0" index="2" bw="4" slack="0"/>
<pin id="896" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln160/19 "/>
</bind>
</comp>

<comp id="899" class="1004" name="lut_i_20_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="7"/>
<pin id="901" dir="0" index="1" bw="4" slack="0"/>
<pin id="902" dir="0" index="2" bw="4" slack="0"/>
<pin id="903" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_20/19 "/>
</bind>
</comp>

<comp id="906" class="1004" name="and_ln163_2_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="15"/>
<pin id="908" dir="0" index="1" bw="1" slack="1"/>
<pin id="909" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln163_2/19 "/>
</bind>
</comp>

<comp id="910" class="1004" name="and_ln163_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="1"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln163/19 "/>
</bind>
</comp>

<comp id="915" class="1004" name="select_ln166_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="0" index="1" bw="3" slack="0"/>
<pin id="918" dir="0" index="2" bw="3" slack="0"/>
<pin id="919" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln166/19 "/>
</bind>
</comp>

<comp id="922" class="1004" name="or_ln166_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln166/19 "/>
</bind>
</comp>

<comp id="927" class="1004" name="lut_i_21_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="3" slack="0"/>
<pin id="930" dir="0" index="2" bw="4" slack="0"/>
<pin id="931" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_21/19 "/>
</bind>
</comp>

<comp id="935" class="1004" name="and_ln169_2_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="15"/>
<pin id="937" dir="0" index="1" bw="1" slack="1"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln169_2/19 "/>
</bind>
</comp>

<comp id="939" class="1004" name="and_ln169_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="1"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln169/19 "/>
</bind>
</comp>

<comp id="944" class="1004" name="select_ln172_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="0" index="2" bw="2" slack="0"/>
<pin id="948" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172/19 "/>
</bind>
</comp>

<comp id="951" class="1004" name="or_ln172_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln172/19 "/>
</bind>
</comp>

<comp id="956" class="1004" name="lut_i_22_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="2" slack="0"/>
<pin id="959" dir="0" index="2" bw="4" slack="0"/>
<pin id="960" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_22/19 "/>
</bind>
</comp>

<comp id="964" class="1004" name="zext_ln120_7_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="0"/>
<pin id="966" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_7/19 "/>
</bind>
</comp>

<comp id="968" class="1004" name="select_ln178_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="9"/>
<pin id="970" dir="0" index="1" bw="5" slack="0"/>
<pin id="971" dir="0" index="2" bw="5" slack="0"/>
<pin id="972" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln178/19 "/>
</bind>
</comp>

<comp id="975" class="1004" name="lut_i_23_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="9"/>
<pin id="977" dir="0" index="1" bw="5" slack="0"/>
<pin id="978" dir="0" index="2" bw="4" slack="0"/>
<pin id="979" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_23/19 "/>
</bind>
</comp>

<comp id="982" class="1004" name="and_ln181_2_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="15"/>
<pin id="984" dir="0" index="1" bw="1" slack="1"/>
<pin id="985" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln181_2/19 "/>
</bind>
</comp>

<comp id="986" class="1004" name="and_ln181_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="1"/>
<pin id="989" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln181/19 "/>
</bind>
</comp>

<comp id="991" class="1004" name="select_ln184_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="1"/>
<pin id="993" dir="0" index="1" bw="5" slack="0"/>
<pin id="994" dir="0" index="2" bw="5" slack="0"/>
<pin id="995" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln184/19 "/>
</bind>
</comp>

<comp id="998" class="1004" name="or_ln184_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln184/19 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="lut_i_24_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="5" slack="0"/>
<pin id="1006" dir="0" index="2" bw="5" slack="0"/>
<pin id="1007" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_24/19 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="select_ln190_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="11"/>
<pin id="1013" dir="0" index="1" bw="5" slack="0"/>
<pin id="1014" dir="0" index="2" bw="5" slack="0"/>
<pin id="1015" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/19 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="lut_i_25_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="11"/>
<pin id="1020" dir="0" index="1" bw="5" slack="0"/>
<pin id="1021" dir="0" index="2" bw="5" slack="0"/>
<pin id="1022" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_25/19 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="and_ln193_2_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="16"/>
<pin id="1027" dir="0" index="1" bw="1" slack="2"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193_2/20 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="and_ln193_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="2"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193/20 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="select_ln196_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="2"/>
<pin id="1036" dir="0" index="1" bw="5" slack="0"/>
<pin id="1037" dir="0" index="2" bw="5" slack="0"/>
<pin id="1038" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196/20 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="or_ln196_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="2"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196/20 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="lut_i_26_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="5" slack="0"/>
<pin id="1049" dir="0" index="2" bw="5" slack="1"/>
<pin id="1050" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_26/20 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="and_ln199_2_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="16"/>
<pin id="1055" dir="0" index="1" bw="1" slack="2"/>
<pin id="1056" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln199_2/20 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="and_ln199_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="2"/>
<pin id="1060" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln199/20 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="select_ln202_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="2"/>
<pin id="1064" dir="0" index="1" bw="4" slack="0"/>
<pin id="1065" dir="0" index="2" bw="4" slack="0"/>
<pin id="1066" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln202/20 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="or_ln202_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="2"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/20 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="lut_i_27_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="4" slack="0"/>
<pin id="1077" dir="0" index="2" bw="5" slack="0"/>
<pin id="1078" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_27/20 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="select_ln208_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="14"/>
<pin id="1084" dir="0" index="1" bw="4" slack="0"/>
<pin id="1085" dir="0" index="2" bw="4" slack="0"/>
<pin id="1086" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208/20 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="lut_i_28_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="14"/>
<pin id="1091" dir="0" index="1" bw="4" slack="0"/>
<pin id="1092" dir="0" index="2" bw="5" slack="0"/>
<pin id="1093" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_28/20 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="and_ln211_2_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="16"/>
<pin id="1098" dir="0" index="1" bw="1" slack="2"/>
<pin id="1099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln211_2/20 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="and_ln211_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="2"/>
<pin id="1103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln211/20 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="select_ln214_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="2"/>
<pin id="1107" dir="0" index="1" bw="3" slack="0"/>
<pin id="1108" dir="0" index="2" bw="3" slack="0"/>
<pin id="1109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/20 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="or_ln214_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="2"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214/20 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="lut_i_29_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="3" slack="0"/>
<pin id="1120" dir="0" index="2" bw="5" slack="0"/>
<pin id="1121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_29/20 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="select_ln220_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="16"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="0" index="2" bw="2" slack="0"/>
<pin id="1129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln220/20 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="lut_i_30_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="16"/>
<pin id="1134" dir="0" index="1" bw="2" slack="0"/>
<pin id="1135" dir="0" index="2" bw="5" slack="0"/>
<pin id="1136" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_30/20 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="zext_ln120_8_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="5" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_8/21 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="n_read_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="1"/>
<pin id="1145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="1153" class="1005" name="conv1_i_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="64" slack="1"/>
<pin id="1155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_i "/>
</bind>
</comp>

<comp id="1188" class="1005" name="or_ln130_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="2"/>
<pin id="1190" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln130 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="or_ln130_2_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="2"/>
<pin id="1205" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln130_2 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="and_ln220_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="16"/>
<pin id="1238" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="and_ln220 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="or_ln220_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="1"/>
<pin id="1243" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="or_ln220 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="and_ln208_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="14"/>
<pin id="1248" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="and_ln208 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="or_ln208_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="1"/>
<pin id="1253" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="or_ln208 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="and_ln190_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="11"/>
<pin id="1258" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="and_ln190 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="or_ln190_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="1"/>
<pin id="1263" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="or_ln190 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="and_ln178_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="9"/>
<pin id="1268" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="and_ln178 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="or_ln178_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="1"/>
<pin id="1273" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="or_ln178 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="and_ln160_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="7"/>
<pin id="1278" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="and_ln160 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="or_ln160_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="1"/>
<pin id="1283" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_ln160 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="and_ln148_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="5"/>
<pin id="1288" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="and_ln148 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="or_ln148_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="1"/>
<pin id="1293" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln148 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="and_ln136_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="2"/>
<pin id="1298" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln136 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="or_ln136_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="1"/>
<pin id="1303" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln136 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="lut_i_17_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="3" slack="1"/>
<pin id="1308" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lut_i_17 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="tmp_76_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="1"/>
<pin id="1313" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="tmp_77_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="and_ln154_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="1"/>
<pin id="1323" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln154 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="tmp_84_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="1"/>
<pin id="1329" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="tmp_85_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="1"/>
<pin id="1334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="and_ln166_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="1" slack="1"/>
<pin id="1339" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln166 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_88_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_89_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="and_ln172_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln172 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="tmp_96_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="1"/>
<pin id="1361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="tmp_97_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="1"/>
<pin id="1366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="and_ln184_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="1"/>
<pin id="1371" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln184 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="tmp_104_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="2"/>
<pin id="1377" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="tmp_105_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="2"/>
<pin id="1382" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="and_ln196_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="2"/>
<pin id="1387" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln196 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="tmp_108_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="2"/>
<pin id="1393" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="tmp_109_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="2"/>
<pin id="1398" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_109 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="and_ln202_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="2"/>
<pin id="1403" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln202 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_116_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="2"/>
<pin id="1409" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_116 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="tmp_117_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="1" slack="2"/>
<pin id="1414" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_117 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="and_ln214_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="2"/>
<pin id="1419" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln214 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="lut_i_25_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="5" slack="1"/>
<pin id="1425" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lut_i_25 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="lut_i_30_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="5" slack="1"/>
<pin id="1430" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lut_i_30 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="tanh_lut100_addr_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="5" slack="1"/>
<pin id="1435" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tanh_lut100_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="154"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="148" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="150" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="190"><net_src comp="66" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="229"><net_src comp="62" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="237"><net_src comp="68" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="70" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="72" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="72" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="74" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="74" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="76" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="78" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="40" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="80" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="80" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="82" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="82" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="84" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="84" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="34" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="86" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="86" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="6" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="378"><net_src comp="10" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="12" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="14" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="369" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="372" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="16" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="382" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="18" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="386" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="413"><net_src comp="20" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="22" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="24" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="420"><net_src comp="404" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="407" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="26" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="417" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="28" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="421" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="202" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="398" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="173" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="439" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="445" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="398" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="178" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="173" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="202" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="469" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="208" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="213" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="479" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="202" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="173" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="502" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="178" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="208" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="518" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="512" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="173" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="202" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="540" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="545" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="208" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="213" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="550" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="202" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="173" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="573" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="178" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="208" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="589" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="583" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="173" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="202" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="611" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="616" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="208" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="627" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="213" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="621" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="202" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="208" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="213" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="231" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="649" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="173" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="202" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="672" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="677" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="88" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="90" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="692" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="705"><net_src comp="688" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="709"><net_src comp="699" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="208" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="213" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="231" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="178" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="721" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="92" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="94" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="749"><net_src comp="731" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="715" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="737" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="706" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="763"><net_src comp="249" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="254" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="269" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="770" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="274" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="289" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="192" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="781" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="786" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="304" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="797" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="309" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="324" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="808" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="329" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="344" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="197" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="819" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="824" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="359" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="844"><net_src comp="835" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="364" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="851"><net_src comp="96" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="852"><net_src comp="98" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="858"><net_src comp="846" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="853" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="871"><net_src comp="863" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="877"><net_src comp="100" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="878"><net_src comp="102" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="883"><net_src comp="867" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="879" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="872" pin="3"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="859" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="897"><net_src comp="104" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="898"><net_src comp="106" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="904"><net_src comp="892" pin="3"/><net_sink comp="899" pin=1"/></net>

<net id="905"><net_src comp="884" pin="3"/><net_sink comp="899" pin=2"/></net>

<net id="914"><net_src comp="906" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="920"><net_src comp="108" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="921"><net_src comp="110" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="926"><net_src comp="910" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="922" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="915" pin="3"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="899" pin="3"/><net_sink comp="927" pin=2"/></net>

<net id="943"><net_src comp="935" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="949"><net_src comp="112" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="950"><net_src comp="114" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="955"><net_src comp="939" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="951" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="944" pin="3"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="927" pin="3"/><net_sink comp="956" pin=2"/></net>

<net id="967"><net_src comp="956" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="973"><net_src comp="116" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="974"><net_src comp="118" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="980"><net_src comp="968" pin="3"/><net_sink comp="975" pin=1"/></net>

<net id="981"><net_src comp="964" pin="1"/><net_sink comp="975" pin=2"/></net>

<net id="990"><net_src comp="982" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="996"><net_src comp="120" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="997"><net_src comp="122" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1002"><net_src comp="986" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="998" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="991" pin="3"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="975" pin="3"/><net_sink comp="1003" pin=2"/></net>

<net id="1016"><net_src comp="124" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1017"><net_src comp="126" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1023"><net_src comp="1011" pin="3"/><net_sink comp="1018" pin=1"/></net>

<net id="1024"><net_src comp="1003" pin="3"/><net_sink comp="1018" pin=2"/></net>

<net id="1033"><net_src comp="1025" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1039"><net_src comp="128" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1040"><net_src comp="130" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1045"><net_src comp="1029" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1041" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="1034" pin="3"/><net_sink comp="1046" pin=1"/></net>

<net id="1061"><net_src comp="1053" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1067"><net_src comp="132" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1068"><net_src comp="134" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1073"><net_src comp="1057" pin="2"/><net_sink comp="1069" pin=1"/></net>

<net id="1079"><net_src comp="1069" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="1062" pin="3"/><net_sink comp="1074" pin=1"/></net>

<net id="1081"><net_src comp="1046" pin="3"/><net_sink comp="1074" pin=2"/></net>

<net id="1087"><net_src comp="136" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1088"><net_src comp="138" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1094"><net_src comp="1082" pin="3"/><net_sink comp="1089" pin=1"/></net>

<net id="1095"><net_src comp="1074" pin="3"/><net_sink comp="1089" pin=2"/></net>

<net id="1104"><net_src comp="1096" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1110"><net_src comp="140" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1111"><net_src comp="142" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1116"><net_src comp="1100" pin="2"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="1112" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="1105" pin="3"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="1089" pin="3"/><net_sink comp="1117" pin=2"/></net>

<net id="1130"><net_src comp="144" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1131"><net_src comp="146" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1137"><net_src comp="1125" pin="3"/><net_sink comp="1132" pin=1"/></net>

<net id="1138"><net_src comp="1117" pin="3"/><net_sink comp="1132" pin=2"/></net>

<net id="1142"><net_src comp="1139" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1146"><net_src comp="150" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1149"><net_src comp="1143" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1150"><net_src comp="1143" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1151"><net_src comp="1143" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1152"><net_src comp="1143" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1156"><net_src comp="169" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1159"><net_src comp="1153" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1160"><net_src comp="1153" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1161"><net_src comp="1153" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1162"><net_src comp="1153" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1163"><net_src comp="1153" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1164"><net_src comp="1153" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1165"><net_src comp="1153" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1166"><net_src comp="1153" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1167"><net_src comp="1153" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1168"><net_src comp="1153" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1169"><net_src comp="1153" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1170"><net_src comp="1153" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1171"><net_src comp="1153" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1172"><net_src comp="1153" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1173"><net_src comp="1153" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1174"><net_src comp="1153" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1175"><net_src comp="1153" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1176"><net_src comp="1153" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1177"><net_src comp="1153" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1178"><net_src comp="1153" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1179"><net_src comp="1153" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1180"><net_src comp="1153" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1181"><net_src comp="1153" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1182"><net_src comp="1153" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1183"><net_src comp="1153" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1184"><net_src comp="1153" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1185"><net_src comp="1153" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1186"><net_src comp="1153" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1187"><net_src comp="1153" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1191"><net_src comp="398" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1194"><net_src comp="1188" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1195"><net_src comp="1188" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1196"><net_src comp="1188" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1197"><net_src comp="1188" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1198"><net_src comp="1188" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1199"><net_src comp="1188" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1200"><net_src comp="1188" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1201"><net_src comp="1188" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1202"><net_src comp="1188" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1206"><net_src comp="433" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1209"><net_src comp="1203" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1210"><net_src comp="1203" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1211"><net_src comp="1203" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1212"><net_src comp="1203" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1213"><net_src comp="1203" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1214"><net_src comp="1203" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1215"><net_src comp="1203" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1216"><net_src comp="1203" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1217"><net_src comp="1203" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1218"><net_src comp="1203" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1219"><net_src comp="1203" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1220"><net_src comp="1203" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1221"><net_src comp="1203" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1222"><net_src comp="1203" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1223"><net_src comp="1203" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1224"><net_src comp="1203" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1225"><net_src comp="1203" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1226"><net_src comp="1203" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1227"><net_src comp="1203" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1228"><net_src comp="1203" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1229"><net_src comp="1203" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1230"><net_src comp="1203" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1231"><net_src comp="1203" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1232"><net_src comp="1203" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1233"><net_src comp="1203" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1234"><net_src comp="1203" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1235"><net_src comp="1203" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1239"><net_src comp="457" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1244"><net_src comp="463" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1249"><net_src comp="490" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1254"><net_src comp="496" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1259"><net_src comp="528" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1264"><net_src comp="534" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1269"><net_src comp="561" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1274"><net_src comp="567" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1279"><net_src comp="599" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1284"><net_src comp="605" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1289"><net_src comp="632" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1294"><net_src comp="638" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1299"><net_src comp="660" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1304"><net_src comp="666" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1309"><net_src comp="751" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="853" pin=2"/></net>

<net id="1314"><net_src comp="239" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1319"><net_src comp="244" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1324"><net_src comp="764" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1330"><net_src comp="259" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1335"><net_src comp="264" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1340"><net_src comp="775" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1346"><net_src comp="279" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1351"><net_src comp="284" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1356"><net_src comp="791" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1362"><net_src comp="294" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1367"><net_src comp="299" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1372"><net_src comp="802" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1374"><net_src comp="1369" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1378"><net_src comp="314" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1383"><net_src comp="319" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1388"><net_src comp="813" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1394"><net_src comp="334" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1399"><net_src comp="339" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1404"><net_src comp="829" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1410"><net_src comp="349" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1415"><net_src comp="354" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1420"><net_src comp="840" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1422"><net_src comp="1417" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1426"><net_src comp="1018" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="1046" pin=2"/></net>

<net id="1431"><net_src comp="1132" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1436"><net_src comp="156" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="163" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: krnl_lut_tanh : n | {1 }
	Port: krnl_lut_tanh : tanh_lut100 | {21 22 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		tmp : 1
		trunc_ln130 : 1
		icmp_ln130 : 2
		icmp_ln130_4 : 2
		or_ln130 : 3
		tmp_62 : 1
		trunc_ln130_2 : 1
		icmp_ln130_5 : 2
		icmp_ln130_6 : 2
		or_ln130_2 : 3
		and_ln217_3 : 3
		and_ln217_4 : 3
		and_ln217 : 3
		and_ln220 : 3
		or_ln220 : 3
	State 5
	State 6
		and_ln205_3 : 1
		and_ln205_4 : 1
		and_ln205 : 1
		and_ln208_2 : 1
		and_ln208 : 1
		or_ln208 : 1
	State 7
	State 8
		and_ln187_3 : 1
		and_ln187_4 : 1
		and_ln187 : 1
		and_ln190_3 : 1
		and_ln190_4 : 1
		and_ln190 : 1
		or_ln190 : 1
	State 9
	State 10
		and_ln175_3 : 1
		and_ln175_4 : 1
		and_ln175 : 1
		and_ln178_2 : 1
		and_ln178 : 1
		or_ln178 : 1
	State 11
	State 12
		and_ln157_3 : 1
		and_ln157_4 : 1
		and_ln157 : 1
		and_ln160_3 : 1
		and_ln160_4 : 1
		and_ln160 : 1
		or_ln160 : 1
	State 13
	State 14
		and_ln145_3 : 1
		and_ln145_4 : 1
		and_ln145 : 1
		and_ln148_2 : 1
		and_ln148 : 1
		or_ln148 : 1
	State 15
	State 16
		and_ln133_2 : 1
		and_ln133 : 1
		and_ln136_2 : 1
		and_ln136 : 1
		or_ln136 : 1
	State 17
	State 18
		and_ln130 : 1
		and_ln130_3 : 1
		lut_i : 1
		zext_ln120 : 1
		lut_i_16 : 2
		zext_ln120_5 : 3
		and_ln139_2 : 1
		and_ln139 : 1
		and_ln142_3 : 1
		and_ln142_4 : 1
		and_ln142 : 1
		select_ln142 : 1
		or_ln142 : 1
		lut_i_17 : 4
		and_ln154_2 : 1
		and_ln154 : 1
		and_ln166_2 : 1
		and_ln166 : 1
		and_ln172_3 : 1
		and_ln172_4 : 1
		and_ln172 : 1
		and_ln184_2 : 1
		and_ln184 : 1
		and_ln196_2 : 1
		and_ln196 : 1
		and_ln202_3 : 1
		and_ln202_4 : 1
		and_ln202 : 1
		and_ln214_2 : 1
		and_ln214 : 1
	State 19
		lut_i_18 : 1
		zext_ln120_6 : 2
		lut_i_20 : 1
		lut_i_21 : 2
		lut_i_22 : 3
		zext_ln120_7 : 4
		lut_i_23 : 5
		lut_i_24 : 6
		lut_i_25 : 7
	State 20
		lut_i_27 : 1
		lut_i_28 : 2
		lut_i_29 : 3
		lut_i_30 : 4
	State 21
		tanh_lut100_addr : 1
		tanh_lut100_load : 2
	State 22
		ret_ln381 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  select_ln136_fu_692 |    0    |    2    |
|          |    lut_i_16_fu_699   |    0    |    2    |
|          |  select_ln142_fu_737 |    0    |    3    |
|          |    lut_i_17_fu_751   |    0    |    3    |
|          |  select_ln148_fu_846 |    0    |    2    |
|          |    lut_i_18_fu_853   |    0    |    3    |
|          |  select_ln154_fu_872 |    0    |    4    |
|          |    lut_i_19_fu_884   |    0    |    4    |
|          |  select_ln160_fu_892 |    0    |    4    |
|          |    lut_i_20_fu_899   |    0    |    4    |
|          |  select_ln166_fu_915 |    0    |    3    |
|          |    lut_i_21_fu_927   |    0    |    4    |
|          |  select_ln172_fu_944 |    0    |    2    |
|          |    lut_i_22_fu_956   |    0    |    4    |
|  select  |  select_ln178_fu_968 |    0    |    5    |
|          |    lut_i_23_fu_975   |    0    |    5    |
|          |  select_ln184_fu_991 |    0    |    5    |
|          |   lut_i_24_fu_1003   |    0    |    5    |
|          | select_ln190_fu_1011 |    0    |    5    |
|          |   lut_i_25_fu_1018   |    0    |    5    |
|          | select_ln196_fu_1034 |    0    |    5    |
|          |   lut_i_26_fu_1046   |    0    |    5    |
|          | select_ln202_fu_1062 |    0    |    4    |
|          |   lut_i_27_fu_1074   |    0    |    5    |
|          | select_ln208_fu_1082 |    0    |    4    |
|          |   lut_i_28_fu_1089   |    0    |    5    |
|          | select_ln214_fu_1105 |    0    |    3    |
|          |   lut_i_29_fu_1117   |    0    |    5    |
|          | select_ln220_fu_1125 |    0    |    2    |
|          |   lut_i_30_fu_1132   |    0    |    5    |
|----------|----------------------|---------|---------|
|          |  and_ln217_3_fu_439  |    0    |    1    |
|          |  and_ln217_4_fu_445  |    0    |    1    |
|          |   and_ln217_fu_451   |    0    |    1    |
|          |   and_ln220_fu_457   |    0    |    1    |
|          |  and_ln205_3_fu_469  |    0    |    1    |
|          |  and_ln205_4_fu_474  |    0    |    1    |
|          |   and_ln205_fu_479   |    0    |    1    |
|          |  and_ln208_2_fu_485  |    0    |    1    |
|          |   and_ln208_fu_490   |    0    |    1    |
|          |  and_ln187_3_fu_502  |    0    |    1    |
|          |  and_ln187_4_fu_507  |    0    |    1    |
|          |   and_ln187_fu_512   |    0    |    1    |
|          |  and_ln190_3_fu_518  |    0    |    1    |
|          |  and_ln190_4_fu_523  |    0    |    1    |
|          |   and_ln190_fu_528   |    0    |    1    |
|          |  and_ln175_3_fu_540  |    0    |    1    |
|          |  and_ln175_4_fu_545  |    0    |    1    |
|          |   and_ln175_fu_550   |    0    |    1    |
|          |  and_ln178_2_fu_556  |    0    |    1    |
|          |   and_ln178_fu_561   |    0    |    1    |
|          |  and_ln157_3_fu_573  |    0    |    1    |
|          |  and_ln157_4_fu_578  |    0    |    1    |
|          |   and_ln157_fu_583   |    0    |    1    |
|          |  and_ln160_3_fu_589  |    0    |    1    |
|          |  and_ln160_4_fu_594  |    0    |    1    |
|          |   and_ln160_fu_599   |    0    |    1    |
|          |  and_ln145_3_fu_611  |    0    |    1    |
|          |  and_ln145_4_fu_616  |    0    |    1    |
|          |   and_ln145_fu_621   |    0    |    1    |
|          |  and_ln148_2_fu_627  |    0    |    1    |
|          |   and_ln148_fu_632   |    0    |    1    |
|          |  and_ln133_2_fu_644  |    0    |    1    |
|          |   and_ln133_fu_649   |    0    |    1    |
|          |  and_ln136_2_fu_655  |    0    |    1    |
|          |   and_ln136_fu_660   |    0    |    1    |
|          |   and_ln130_fu_672   |    0    |    1    |
|    and   |  and_ln130_3_fu_677  |    0    |    1    |
|          |     lut_i_fu_682     |    0    |    1    |
|          |  and_ln139_2_fu_710  |    0    |    1    |
|          |   and_ln139_fu_715   |    0    |    1    |
|          |  and_ln142_3_fu_721  |    0    |    1    |
|          |  and_ln142_4_fu_726  |    0    |    1    |
|          |   and_ln142_fu_731   |    0    |    1    |
|          |  and_ln154_2_fu_759  |    0    |    1    |
|          |   and_ln154_fu_764   |    0    |    1    |
|          |  and_ln166_2_fu_770  |    0    |    1    |
|          |   and_ln166_fu_775   |    0    |    1    |
|          |  and_ln172_3_fu_781  |    0    |    1    |
|          |  and_ln172_4_fu_786  |    0    |    1    |
|          |   and_ln172_fu_791   |    0    |    1    |
|          |  and_ln184_2_fu_797  |    0    |    1    |
|          |   and_ln184_fu_802   |    0    |    1    |
|          |  and_ln196_2_fu_808  |    0    |    1    |
|          |   and_ln196_fu_813   |    0    |    1    |
|          |  and_ln202_3_fu_819  |    0    |    1    |
|          |  and_ln202_4_fu_824  |    0    |    1    |
|          |   and_ln202_fu_829   |    0    |    1    |
|          |  and_ln214_2_fu_835  |    0    |    1    |
|          |   and_ln214_fu_840   |    0    |    1    |
|          |  and_ln151_2_fu_863  |    0    |    1    |
|          |   and_ln151_fu_867   |    0    |    1    |
|          |  and_ln163_2_fu_906  |    0    |    1    |
|          |   and_ln163_fu_910   |    0    |    1    |
|          |  and_ln169_2_fu_935  |    0    |    1    |
|          |   and_ln169_fu_939   |    0    |    1    |
|          |  and_ln181_2_fu_982  |    0    |    1    |
|          |   and_ln181_fu_986   |    0    |    1    |
|          |  and_ln193_2_fu_1025 |    0    |    1    |
|          |   and_ln193_fu_1029  |    0    |    1    |
|          |  and_ln199_2_fu_1053 |    0    |    1    |
|          |   and_ln199_fu_1057  |    0    |    1    |
|          |  and_ln211_2_fu_1096 |    0    |    1    |
|          |   and_ln211_fu_1100  |    0    |    1    |
|----------|----------------------|---------|---------|
|          |   icmp_ln130_fu_386  |    0    |    4    |
|   icmp   |  icmp_ln130_4_fu_392 |    0    |    8    |
|          |  icmp_ln130_5_fu_421 |    0    |    5    |
|          |  icmp_ln130_6_fu_427 |    0    |    18   |
|----------|----------------------|---------|---------|
|          |    or_ln130_fu_398   |    0    |    1    |
|          |   or_ln130_2_fu_433  |    0    |    1    |
|          |    or_ln220_fu_463   |    0    |    1    |
|          |    or_ln208_fu_496   |    0    |    1    |
|          |    or_ln190_fu_534   |    0    |    1    |
|          |    or_ln178_fu_567   |    0    |    1    |
|          |    or_ln160_fu_605   |    0    |    1    |
|          |    or_ln148_fu_638   |    0    |    1    |
|    or    |    or_ln136_fu_666   |    0    |    1    |
|          |    or_ln142_fu_745   |    0    |    1    |
|          |    or_ln154_fu_879   |    0    |    1    |
|          |    or_ln166_fu_922   |    0    |    1    |
|          |    or_ln172_fu_951   |    0    |    1    |
|          |    or_ln184_fu_998   |    0    |    1    |
|          |   or_ln196_fu_1041   |    0    |    1    |
|          |   or_ln202_fu_1069   |    0    |    1    |
|          |   or_ln214_fu_1112   |    0    |    1    |
|----------|----------------------|---------|---------|
|   read   |  n_read_read_fu_150  |    0    |    0    |
|----------|----------------------|---------|---------|
|   fpext  |      grp_fu_169      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      grp_fu_173      |    0    |    0    |
|   fcmp   |      grp_fu_178      |    0    |    0    |
|          |      grp_fu_192      |    0    |    0    |
|          |      grp_fu_197      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      grp_fu_202      |    0    |    0    |
|          |      grp_fu_208      |    0    |    0    |
|          |      grp_fu_213      |    0    |    0    |
|          |      grp_fu_231      |    0    |    0    |
|          |      grp_fu_239      |    0    |    0    |
|          |      grp_fu_244      |    0    |    0    |
|          |      grp_fu_249      |    0    |    0    |
|          |      grp_fu_254      |    0    |    0    |
|          |      grp_fu_259      |    0    |    0    |
|          |      grp_fu_264      |    0    |    0    |
|          |      grp_fu_269      |    0    |    0    |
|          |      grp_fu_274      |    0    |    0    |
|          |      grp_fu_279      |    0    |    0    |
|          |      grp_fu_284      |    0    |    0    |
|   dcmp   |      grp_fu_289      |    0    |    0    |
|          |      grp_fu_294      |    0    |    0    |
|          |      grp_fu_299      |    0    |    0    |
|          |      grp_fu_304      |    0    |    0    |
|          |      grp_fu_309      |    0    |    0    |
|          |      grp_fu_314      |    0    |    0    |
|          |      grp_fu_319      |    0    |    0    |
|          |      grp_fu_324      |    0    |    0    |
|          |      grp_fu_329      |    0    |    0    |
|          |      grp_fu_334      |    0    |    0    |
|          |      grp_fu_339      |    0    |    0    |
|          |      grp_fu_344      |    0    |    0    |
|          |      grp_fu_349      |    0    |    0    |
|          |      grp_fu_354      |    0    |    0    |
|          |      grp_fu_359      |    0    |    0    |
|          |      grp_fu_364      |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      tmp_fu_372      |    0    |    0    |
|          |     tmp_62_fu_407    |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln130_fu_382  |    0    |    0    |
|          | trunc_ln130_2_fu_417 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln120_fu_688  |    0    |    0    |
|          |  zext_ln120_5_fu_706 |    0    |    0    |
|   zext   |  zext_ln120_6_fu_859 |    0    |    0    |
|          |  zext_ln120_7_fu_964 |    0    |    0    |
|          | zext_ln120_8_fu_1139 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   242   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    and_ln136_reg_1296   |    1   |
|    and_ln148_reg_1286   |    1   |
|    and_ln154_reg_1321   |    1   |
|    and_ln160_reg_1276   |    1   |
|    and_ln166_reg_1337   |    1   |
|    and_ln172_reg_1353   |    1   |
|    and_ln178_reg_1266   |    1   |
|    and_ln184_reg_1369   |    1   |
|    and_ln190_reg_1256   |    1   |
|    and_ln196_reg_1385   |    1   |
|    and_ln202_reg_1401   |    1   |
|    and_ln208_reg_1246   |    1   |
|    and_ln214_reg_1417   |    1   |
|    and_ln220_reg_1236   |    1   |
|     conv1_i_reg_1153    |   64   |
|    lut_i_17_reg_1306    |    3   |
|    lut_i_25_reg_1423    |    5   |
|    lut_i_30_reg_1428    |    5   |
|     n_read_reg_1143     |   32   |
|   or_ln130_2_reg_1203   |    1   |
|    or_ln130_reg_1188    |    1   |
|    or_ln136_reg_1301    |    1   |
|    or_ln148_reg_1291    |    1   |
|    or_ln160_reg_1281    |    1   |
|    or_ln178_reg_1271    |    1   |
|    or_ln190_reg_1261    |    1   |
|    or_ln208_reg_1251    |    1   |
|    or_ln220_reg_1241    |    1   |
|tanh_lut100_addr_reg_1433|    5   |
|     tmp_104_reg_1375    |    1   |
|     tmp_105_reg_1380    |    1   |
|     tmp_108_reg_1391    |    1   |
|     tmp_109_reg_1396    |    1   |
|     tmp_116_reg_1407    |    1   |
|     tmp_117_reg_1412    |    1   |
|     tmp_76_reg_1311     |    1   |
|     tmp_77_reg_1316     |    1   |
|     tmp_84_reg_1327     |    1   |
|     tmp_85_reg_1332     |    1   |
|     tmp_88_reg_1343     |    1   |
|     tmp_89_reg_1348     |    1   |
|     tmp_96_reg_1359     |    1   |
|     tmp_97_reg_1364     |    1   |
+-------------------------+--------+
|          Total          |   151  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_163 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_169    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_173    |  p1  |   7  |  32  |   224  ||    13   |
|     grp_fu_178    |  p1  |   4  |  32  |   128  ||    9    |
|     grp_fu_202    |  p1  |   7  |  64  |   448  ||    13   |
|     grp_fu_208    |  p1  |   7  |  64  |   448  ||    13   |
|     grp_fu_213    |  p1  |   5  |  64  |   320  ||    9    |
|     grp_fu_231    |  p1  |   2  |  64  |   128  |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1770  || 10.9254 ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   242  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   75   |
|  Register |    -   |   151  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   151  |   317  |
+-----------+--------+--------+--------+
