[{"DBLP title": "Profiling Intel Graphics Architecture with Long Instruction Traces.", "DBLP authors": ["Konstantin Levit-Gurevich", "Alex Skaletsky", "Michael Berezalsky", "Yulia Kuznetcova", "Hila Yakov"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00001", "OA papers": [{"PaperId": "https://openalex.org/W4283695187", "PaperTitle": "Profiling Intel Graphics Architecture with Long Instruction Traces", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel Corporation,Haifa,Israel": 5.0}, "Authors": ["Konstantin Levit-Gurevich", "Alex Skaletsky", "Michael Berezalsky", "Yulia I. Kuznetcova", "Hila Yakov"]}]}, {"DBLP title": "Performance Analysis and Optimization with Little's Law.", "DBLP authors": ["Sanyam Mehta"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00002", "OA papers": [{"PaperId": "https://openalex.org/W4283651665", "PaperTitle": "Performance Analysis and Optimization with Little\u2019s Law", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hardware Software Co-design HPE,Bloomington,MN,USA": 1.0}, "Authors": ["Sanyam Mehta"]}]}, {"DBLP title": "The Indigo Program-Verification Microbenchmark Suite of Irregular Parallel Code Patterns.", "DBLP authors": ["Yiqian Liu", "Noushin Azami", "Corbin Walters", "Martin Burtscher"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00003", "OA papers": [{"PaperId": "https://openalex.org/W4283658523", "PaperTitle": "The Indigo Program-Verification Microbenchmark Suite of Irregular Parallel Code Patterns", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas State University": 4.0}, "Authors": ["Yiqian Liu", "Noushin Azami", "Corbin Walters", "Martin Burtscher"]}]}, {"DBLP title": "gpuFI-4: A Microarchitecture-Level Framework for Assessing the Cross-Layer Resilience of Nvidia GPUs.", "DBLP authors": ["Dimitris Sartzetakis", "George Papadimitriou", "Dimitris Gizopoulos"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00004", "OA papers": [{"PaperId": "https://openalex.org/W4283689961", "PaperTitle": "gpuFI-4: A Microarchitecture-Level Framework for Assessing the Cross-Layer Resilience of Nvidia GPUs", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National and Kapodistrian University of Athens": 3.0}, "Authors": ["Dimitris Sartzetakis", "George N. Papadimitriou", "Dimitris Gizopoulos"]}]}, {"DBLP title": "Distilling the Real Cost of Production Garbage Collectors.", "DBLP authors": ["Zixian Cai", "Stephen M. Blackburn", "Michael D. Bond", "Martin Maas"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00005", "OA papers": [{"PaperId": "https://openalex.org/W4283700755", "PaperTitle": "Distilling the Real Cost of Production Garbage Collectors", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Australian National University": 1.5, "Google (United States)": 1.5, "The Ohio State University": 1.0}, "Authors": ["Zixian Cai", "Stephen M. Blackburn", "Michael Harris Bond", "Martin Maas"]}]}, {"DBLP title": "Scale-Model Architectural Simulation.", "DBLP authors": ["Wenjie Liu", "Wim Heirman", "Stijn Eyerman", "Shoaib Akram", "Lieven Eeckhout"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00006", "OA papers": [{"PaperId": "https://openalex.org/W4283710864", "PaperTitle": "Scale-Model Architectural Simulation", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ghent University Hospital": 2.0, "Intel Corporation,Belgium": 2.0, "Australian National University": 1.0}, "Authors": ["Wenjie Liu", "Wim Heirman", "Stijn Eyerman", "Shoaib Akram", "Lieven Eeckhout"]}]}, {"DBLP title": "MEGsim: A Novel Methodology for Efficient Simulation of Graphics Workloads in GPUs.", "DBLP authors": ["Jorge Ortiz", "David Corbal\u00e1n-Navarro", "Juan L. Arag\u00f3n", "Antonio Gonz\u00e1lez"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00007", "OA papers": [{"PaperId": "https://openalex.org/W4283651880", "PaperTitle": "MEGsim: A Novel Methodology for Efficient Simulation of Graphics Workloads in GPUs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Murcia": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Jorge Ortiz", "David Corbalan-Navarro", "Juan L. Arag\u00f3n", "Antonio Gonz\u00e1lez"]}]}, {"DBLP title": "MARTA: Multi-configuration Assembly pRofiler and Toolkit for performance Analysis.", "DBLP authors": ["Marcos Horro", "Louis-No\u00ebl Pouchet", "Gabriel Rodr\u00edguez", "Juan Touri\u00f1o"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00008", "OA papers": [{"PaperId": "https://openalex.org/W4283701403", "PaperTitle": "MARTA: Multi-configuration Assembly pRofiler and Toolkit for performance Analysis", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidade da Coru&#x00F1;a CITIC,Spain": 3.0, "Colorado State University": 1.0}, "Authors": ["Marcos Horro", "Louis-No\u00ebl Pouchet", "Gabriel RodriDguez", "Juan Touri\u00f1o"]}]}, {"DBLP title": "Left-shifter: A pre-silicon framework for usage model based performance verification of the PCIe interface in server processor system on chips.", "DBLP authors": ["Tessil Thomas", "Bharath Venkatasubramanian", "Dinesh Sthapit", "Christopher Gray", "Atresh Gummadavelly", "Janick Bergeron", "Pankaj Mehta", "Prabu Thangamuthu"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00009", "OA papers": [{"PaperId": "https://openalex.org/W4283713862", "PaperTitle": "Left-shifter: A pre-silicon framework for usage model based performance verification of the PCIe interface in server processor system on chips", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Central Engineering - Systems Arm&#x00AE;Ltd,Cambridge,United Kingdom": 1.0, "Central Engineering - Systems Arm&#x00AE;Ltd,Sheffield,United Kingdom": 3.0, "Engineering Systems (United States)": 1.0, "Synopsys (United States)": 1.0, "Solutions Group Synopsys&#x00AE;Inc,Bangalore,India": 2.0}, "Authors": ["Tessil Thomas", "Bharath Venkatasubramanian", "Dinesh Sthapit", "Christopher Gray", "Atresh Gummadavelly", "Janick Bergeron", "Pankaj Mehta", "Prabu Thangamuthu"]}]}, {"DBLP title": "FOURST: A code generator for FFT-based fast stencil computations.", "DBLP authors": ["Zafar Ahmad", "Mohammad Mahdi Javanmard", "Gregory Croisdale", "Aaron Gregory", "Pramod Ganapathi", "Louis-No\u00ebl Pouchet", "Rezaul Chowdhury"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00010", "OA papers": [{"PaperId": "https://openalex.org/W4283641593", "PaperTitle": "FOURST: A code generator for FFT-based fast stencil computations", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Stony Brook University": 4.0, "Meta (United States)": 1.0, "University of Tennessee at Knoxville": 1.0, "Colorado State University": 1.0}, "Authors": ["Zafar Ahmad", "Mohammad Mahdi Javanmard", "Gregory Croisdale", "Aaron Gregory", "Pramod Ganapathi", "Louis-No\u00ebl Pouchet", "Rezaul Chowdhury"]}]}, {"DBLP title": "Flexible Binary Instrumentation Framework to Profile Code Running on Intel GPUs.", "DBLP authors": ["Alex Skaletsky", "Konstantin Levit-Gurevich", "Michael Berezalsky", "Yulia Kuznetcova", "Hila Yakov"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00011", "OA papers": [{"PaperId": "https://openalex.org/W4283645641", "PaperTitle": "Flexible Binary Instrumentation Framework to Profile Code Running on Intel GPUs", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Israel Electric (Israel)": 2.5, "Intel (Israel)": 2.5}, "Authors": ["Alex Skaletsky", "Konstantin Levit-Gurevich", "Michael Berezalsky", "Yulia I. Kuznetcova", "Hila Yakov"]}]}, {"DBLP title": "POSET-RL: Phase ordering for Optimizing Size and Execution Time using Reinforcement Learning.", "DBLP authors": ["Shalini Jain", "Yashas Andaluri", "S. VenkataKeerthy", "Ramakrishna Upadrasta"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00012", "OA papers": [{"PaperId": "https://openalex.org/W4283662726", "PaperTitle": "POSET-RL: Phase ordering for Optimizing Size and Execution Time using Reinforcement Learning", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Hyderabad": 4.0}, "Authors": ["Hariom Yadav", "Yashas Andaluri", "S. VenkataKeerthy", "Ramakrishna Upadrasta"]}]}, {"DBLP title": "Roofline Model for UAVs: A Bottleneck Analysis Tool for Onboard Compute Characterization of Autonomous Unmanned Aerial Vehicles.", "DBLP authors": ["Srivatsan Krishnan", "Zishen Wan", "Kshitij Bhardwaj", "Ninad Jadhav", "Aleksandra Faust", "Vijay Janapa Reddi"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00023", "OA papers": [{"PaperId": "https://openalex.org/W4283709177", "PaperTitle": "Roofline Model for UAVs: A Bottleneck Analysis Tool for Onboard Compute Characterization of Autonomous Unmanned Aerial Vehicles", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Harvard University Press": 4.0, "Lawrence Livermore National Laboratory": 1.0, "Google (United States)": 1.0}, "Authors": ["Srivatsan Krishnan", "Zishen Wan", "Kshitij Bhardwaj", "Ninad Jadhav", "Aleksandra Faust", "Vijay Janapa Reddi"]}]}, {"DBLP title": "RTRBench: A Benchmark Suite for Real-Time Robotics.", "DBLP authors": ["Mohammad Bakhshalipour", "Maxim Likhachev", "Phillip B. Gibbons"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00024", "OA papers": [{"PaperId": "https://openalex.org/W4283652261", "PaperTitle": "RTRBench: A Benchmark Suite for Real-Time Robotics", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Mohammad Bakhshalipour", "Maxim Likhachev", "Phillip B. Gibbons"]}]}, {"DBLP title": "Characterization of MPC-based Private Inference for Transformer-based Models.", "DBLP authors": ["Yongqin Wang", "G. Edward Suh", "Wenjie Xiong", "Benjamin Lefaudeux", "Brian Knott", "Murali Annavaram", "Hsien-Hsin S. Lee"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00025", "OA papers": [{"PaperId": "https://openalex.org/W4283696039", "PaperTitle": "Characterization of MPC-based Private Inference for Transformer-based Models", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southern California University for Professional Studies": 1.0, "University of Southern California": 1.0, "Meta AI": 5.0}, "Authors": ["Yongqin Wang", "G. Edward Suh", "Wenjie Xiong", "Benjamin Lefaudeux", "Brian Knott", "Murali Annavaram", "Hsien-Hsin S. Lee"]}]}, {"DBLP title": "Spatiotemporal Strategies for Long-Term FPGA Resource Management.", "DBLP authors": ["Atefeh Mehrabi", "Daniel J. Sorin", "Benjamin C. Lee"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00026", "OA papers": [{"PaperId": "https://openalex.org/W4283656503", "PaperTitle": "Spatiotemporal Strategies for Long-Term FPGA Resource Management", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 2.0, "California University of Pennsylvania": 1.0}, "Authors": ["Atefeh Mehrabi", "Daniel J. Sorin", "Benjamin R. Lee"]}]}, {"DBLP title": "Eris: Fault Injection and Tracking Framework for Reliability Analysis of Open-Source Hardware.", "DBLP authors": ["Shubham Nema", "Justin Kirschner", "Debpratim Adak", "Sapan Agarwal", "Ben Feinberg", "Arun F. Rodrigues", "Matthew J. Marinella", "Amro Awad"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00027", "OA papers": [{"PaperId": "https://openalex.org/W4283709609", "PaperTitle": "Eris: Fault Injection and Tracking Framework for Reliability Analysis of Open-Source Hardware", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"North Carolina State University": 4.0, "Sandia National Laboratories": 3.5, "Arizona State University": 0.5}, "Authors": ["Shubham Nema", "Justin Kirschner", "Debpratim Adak", "Sapan Agarwal", "Ben Feinberg", "Arun Rodrigues", "Matthew J. Marinella", "Amro Awad"]}]}, {"DBLP title": "Ruby: Improving Hardware Efficiency for Tensor Algebra Accelerators Through Imperfect Factorization.", "DBLP authors": ["Mark Horeni", "Pooria Taheri", "Po-An Tsai", "Angshuman Parashar", "Joel S. Emer", "Siddharth Joshi"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00039", "OA papers": [{"PaperId": "https://openalex.org/W4283643682", "PaperTitle": "Ruby: Improving Hardware Efficiency for Tensor Algebra Accelerators Through Imperfect Factorization", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Notre Dame": 3.0, "Nvidia (United States)": 3.0}, "Authors": ["Mark Horeni", "Pooria Taheri", "Po-An Tsai", "Angshuman Parashar", "Joel Emer", "Siddharth Joshi"]}]}, {"DBLP title": "Pareto Rank Surrogate Model for Hardware-aware Neural Architecture Search.", "DBLP authors": ["Hadjer Benmeziane", "Sma\u00efl Niar", "Hamza Ouarnoughi", "Kaoutar El Maghraoui"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00040", "OA papers": [{"PaperId": "https://openalex.org/W4283706258", "PaperTitle": "Pareto Rank Surrogate Model for Hardware-aware Neural Architecture Search", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Hauts-de-France": 1.5, "Laboratory of Industrial and Human Automation Control, Mechanical Engineering and Computer Science": 1.5, "IBM T. J. Watson Research Center,NY,USA": 1.0}, "Authors": ["Hadjer Benmeziane", "Smail Niar", "Hamza Ouarnoughi", "Kaoutar El Maghraoui"]}]}, {"DBLP title": "Learning A Continuous and Reconstructible Latent Space for Hardware Accelerator Design.", "DBLP authors": ["Qijing Huang", "Charles Hong", "John Wawrzynek", "Mahesh Subedar", "Yakun Sophia Shao"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00041", "OA papers": [{"PaperId": "https://openalex.org/W4283654857", "PaperTitle": "Learning A Continuous and Reconstructible Latent Space for Hardware Accelerator Design", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NVIDIA": 1.0, "Berkeley College": 1.5, "University of California, Berkeley": 1.5, "Intel (United States)": 1.0}, "Authors": ["Qijing Huang", "Charles C. Hong", "John Wawrzynek", "Mahesh Subedar", "Yakun Sophia Shao"]}]}, {"DBLP title": "Bifrost: End-to-End Evaluation and optimization of Reconfigurable DNN Accelerators.", "DBLP authors": ["Axel Stjerngren", "Perry Gibson", "Jos\u00e9 Cano"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00042", "OA papers": [{"PaperId": "https://openalex.org/W4283697574", "PaperTitle": "Bifrost: End-to-End Evaluation and optimization of Reconfigurable DNN Accelerators", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Glasgow": 3.0}, "Authors": ["Stjerngren, Axel", "Perry Gibson", "Jos\u00e9 Antonio Rubio Cano"]}]}, {"DBLP title": "PCMCsim: An Accurate Phase-Change Memory Controller Simulator and its Performance Analysis.", "DBLP authors": ["Hyokeun Lee", "Hyungsuk Kim", "Seokbo Shim", "Seungyong Lee", "Do-sun Hong", "Hyuk-Jae Lee", "Hyun Kim"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00043", "OA papers": [{"PaperId": "https://openalex.org/W4283713055", "PaperTitle": "PCMCsim: An Accurate Phase-Change Memory Controller Simulator and its Performance Analysis", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 4.0, "SK Group (Japan)": 2.0, "Seoul National University of Science and Technology": 1.0}, "Authors": ["Hyo-Keun Lee", "Hyeon Hoe Kim", "Seokbo Shim", "Seungyong Lee", "Do-sun Hong", "Hyuk-Jae Lee", "Hyun Jung Kim"]}]}, {"DBLP title": "Address Translation Conscious Caching and Prefetching for High Performance Cache Hierarchy.", "DBLP authors": ["Vasudha", "Biswabandan Panda"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00044", "OA papers": [{"PaperId": "https://openalex.org/W4283642257", "PaperTitle": "Address Translation Conscious Caching and Prefetching for High Performance Cache Hierarchy", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kanpur": 1.0, "Indian Institute of Technology Bombay": 1.0}, "Authors": ["V.G. Vasudha", "Biswabandan Panda"]}]}, {"DBLP title": "DRAM Bandwidth and Latency Stacks: Visualizing DRAM Bottlenecks.", "DBLP authors": ["Stijn Eyerman", "Wim Heirman", "Ibrahim Hur"], "year": 2022, "doi": "https://doi.org/10.1109/ISPASS55109.2022.00045", "OA papers": [{"PaperId": "https://openalex.org/W4283643373", "PaperTitle": "DRAM Bandwidth and Latency Stacks: Visualizing DRAM Bottlenecks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel Corporation,Belgium": 2.0, "Intel (United States)": 1.0}, "Authors": ["Stijn Eyerman", "Wim Heirman", "Ibrahim Hur"]}]}]