# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_BENCH.bench_register_80_bits
# vsim lib_BENCH.bench_register_80_bits 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.bench_register_80_bits(arch)#1
# Loading lib_vhdl.register_80_bits(a)#1
add wave -position insertpoint  \
sim:/bench_register_80_bits/sig_reg_in \
sim:/bench_register_80_bits/sig_reg_out \
sim:/bench_register_80_bits/sig_enable \
sim:/bench_register_80_bits/sig_reset \
sim:/bench_register_80_bits/sig_clk \
sim:/bench_register_80_bits/delay
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: END OF SIMULATION
#    Time: 90 ns  Iteration: 0  Process: /bench_register_80_bits/line__37 File: register_80_Bits_Bench.vhd
# Break in Process line__37 at register_80_Bits_Bench.vhd line 51
run
# ** Failure: END OF SIMULATION
#    Time: 180 ns  Iteration: 0  Process: /bench_register_80_bits/line__37 File: register_80_Bits_Bench.vhd
# Break in Process line__37 at register_80_Bits_Bench.vhd line 51
restart
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: END OF SIMULATION
#    Time: 90 ns  Iteration: 0  Process: /bench_register_80_bits/line__37 File: register_80_Bits_Bench.vhd
# Break in Process line__37 at register_80_Bits_Bench.vhd line 51
vcom -reportprogress 300 -work lib_BENCH /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/bench/register_80_Bits_Bench.vhd
# Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity bench_Register_80_Bits
# -- Compiling architecture arch of bench_register_80_bits
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.bench_register_80_bits(arch)#1
# Loading lib_vhdl.register_80_bits(a)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
add wave -position insertpoint  \
sim:/bench_register_80_bits/sig_reg_in \
sim:/bench_register_80_bits/sig_reg_out \
sim:/bench_register_80_bits/sig_enable \
sim:/bench_register_80_bits/sig_reset \
sim:/bench_register_80_bits/sig_clk \
sim:/bench_register_80_bits/delay
run
# ** Failure: END OF SIMULATION
#    Time: 30 ns  Iteration: 0  Process: /bench_register_80_bits/line__37 File: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/bench/register_80_Bits_Bench.vhd
# Break in Process line__37 at /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/bench/register_80_Bits_Bench.vhd line 51
vcom -reportprogress 300 -work lib_BENCH /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/bench/register_80_Bits_Bench.vhd
# Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity bench_Register_80_Bits
# -- Compiling architecture arch of bench_register_80_bits
run
# ** Failure: END OF SIMULATION
#    Time: 60 ns  Iteration: 0  Process: /bench_register_80_bits/line__37 File: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/bench/register_80_Bits_Bench.vhd
# Break in Process line__37 at /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/bench/register_80_Bits_Bench.vhd line 51
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.bench_register_80_bits(arch)#1
# Loading lib_vhdl.register_80_bits(a)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
add wave -position insertpoint  \
sim:/bench_register_80_bits/sig_reg_in \
sim:/bench_register_80_bits/sig_reg_out \
sim:/bench_register_80_bits/sig_enable \
sim:/bench_register_80_bits/sig_reset \
sim:/bench_register_80_bits/sig_clk \
sim:/bench_register_80_bits/delay
run
# ** Failure: END OF SIMULATION
#    Time: 40 ns  Iteration: 0  Process: /bench_register_80_bits/line__37 File: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/bench/register_80_Bits_Bench.vhd
# Break in Process line__37 at /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/bench/register_80_Bits_Bench.vhd line 52
vcom -reportprogress 300 -work lib_BENCH /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/bench/register_80_Bits_Bench.vhd
# Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity bench_Register_80_Bits
# -- Compiling architecture arch of bench_register_80_bits
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.bench_register_80_bits(arch)#1
# Loading lib_vhdl.register_80_bits(a)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: END OF SIMULATION
#    Time: 50 ns  Iteration: 0  Process: /bench_register_80_bits/line__37 File: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/bench/register_80_Bits_Bench.vhd
# Break in Process line__37 at /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/bench/register_80_Bits_Bench.vhd line 55
