--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jan 31 00:07:57 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_B
Constraint file: TinyFPGA_B_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 62.500000 -name clk500 [get_nets \eeprom/i2c/i2c_clk]
            573 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 48.270ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESS  C              \eeprom/i2c/counter_i0  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFESR  D              \eeprom/i2c/counter_i7  (to \eeprom/i2c/i2c_clk +)

   Delay:                  14.097ns  (25.8% logic, 74.2% route), 9 logic levels.

 Constraint Details:

     14.097ns data_path \eeprom/i2c/counter_i0 to \eeprom/i2c/counter_i7 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 48.270ns

 Path Details: \eeprom/i2c/counter_i0 to \eeprom/i2c/counter_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/counter_i0 (from \eeprom/i2c/i2c_clk)
Route         6   e 1.478                                  \eeprom/i2c/counter[0]
LUT4        ---     0.408             I0 to CO             \eeprom/i2c/sub_39_add_2_2
Route         2   e 1.158                                  \eeprom/i2c/n2849
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_3
Route         2   e 1.158                                  \eeprom/i2c/n2850
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_4
Route         2   e 1.158                                  \eeprom/i2c/n2851
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_5
Route         2   e 1.158                                  \eeprom/i2c/n2852
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_6
Route         2   e 1.158                                  \eeprom/i2c/n2853
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_7
Route         2   e 1.158                                  \eeprom/i2c/n2854
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_8
Route         1   e 1.020                                  \eeprom/i2c/n2855
LUT4        ---     0.408             I3 to O              \eeprom/i2c/sub_39_add_2_9_lut
Route         1   e 1.020                                  \eeprom/i2c/n120
                  --------
                   14.097  (25.8% logic, 74.2% route), 9 logic levels.


Passed:  The following path meets requirements by 24.371ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESS  C              \eeprom/i2c/state_i0_i0  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFNESS E              \eeprom/i2c/write_enable_131  (to \eeprom/i2c/i2c_clk -)

   Delay:                   6.746ns  (23.6% logic, 76.4% route), 4 logic levels.

 Constraint Details:

      6.746ns data_path \eeprom/i2c/state_i0_i0 to \eeprom/i2c/write_enable_131 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 24.371ns

 Path Details: \eeprom/i2c/state_i0_i0 to \eeprom/i2c/write_enable_131

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/state_i0_i0 (from \eeprom/i2c/i2c_clk)
Route        22   e 1.738                                  \eeprom/state[0]_adj_384
LUT4        ---     0.408             I3 to O              \eeprom/i2c/i1_4_lut_4_lut
Route         3   e 1.239                                  \eeprom/i2c/n37
LUT4        ---     0.408             I1 to O              \eeprom/i2c/i1_3_lut
Route         2   e 1.158                                  \eeprom/i2c/n39
LUT4        ---     0.408             I3 to O              \eeprom/i2c/i2152_4_lut_4_lut
Route         1   e 1.020                                  \eeprom/i2c/n1153
                  --------
                    6.746  (23.6% logic, 76.4% route), 4 logic levels.


Passed:  The following path meets requirements by 24.371ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESS  C              \eeprom/i2c/state_i0_i0  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFNE   E              \eeprom/i2c/sda_out_132  (to \eeprom/i2c/i2c_clk -)

   Delay:                   6.746ns  (23.6% logic, 76.4% route), 4 logic levels.

 Constraint Details:

      6.746ns data_path \eeprom/i2c/state_i0_i0 to \eeprom/i2c/sda_out_132 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 24.371ns

 Path Details: \eeprom/i2c/state_i0_i0 to \eeprom/i2c/sda_out_132

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/state_i0_i0 (from \eeprom/i2c/i2c_clk)
Route        22   e 1.738                                  \eeprom/state[0]_adj_384
LUT4        ---     0.408             I3 to O              \eeprom/i2c/i1_4_lut_4_lut
Route         3   e 1.239                                  \eeprom/i2c/n37
LUT4        ---     0.408             I1 to O              \eeprom/i2c/i1_3_lut
Route         2   e 1.158                                  \eeprom/i2c/n39
LUT4        ---     0.408             I1 to O              \eeprom/i2c/i2148_4_lut
Route         1   e 1.020                                  \eeprom/i2c/n2967
                  --------
                    6.746  (23.6% logic, 76.4% route), 4 logic levels.

Report: 14.230 ns is the maximum delay for this constraint.



================================================================================
Constraint:  create_clock -period 62.500 -name TinyFPGA_B|\eeprom/i2c/i2c_clk [ get_nets \eeprom/i2c/i2c_clk ]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 62.500000 -waveform { 0.000000 31.250000 } -name CLK [ get_ports { CLK } ]
            773 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 10.825ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              delay_counter_i0  (from CLK +)
   Destination:    SB_DFFESR  D              delay_counter_i31  (to CLK +)

   Delay:                  51.542ns  (26.0% logic, 74.0% route), 33 logic levels.

 Constraint Details:

     51.542ns data_path delay_counter_i0 to delay_counter_i31 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 10.825ns

 Path Details: delay_counter_i0 to delay_counter_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_i0 (from CLK)
Route         3   e 1.339                                  delay_counter[0]
LUT4        ---     0.408             I0 to CO             add_8_2
Route         2   e 1.158                                  n2818
LUT4        ---     0.408             CI to CO             add_8_3
Route         2   e 1.158                                  n2819
LUT4        ---     0.408             CI to CO             add_8_4
Route         2   e 1.158                                  n2820
LUT4        ---     0.408             CI to CO             add_8_5
Route         2   e 1.158                                  n2821
LUT4        ---     0.408             CI to CO             add_8_6
Route         2   e 1.158                                  n2822
LUT4        ---     0.408             CI to CO             add_8_7
Route         2   e 1.158                                  n2823
LUT4        ---     0.408             CI to CO             add_8_8
Route         2   e 1.158                                  n2824
LUT4        ---     0.408             CI to CO             add_8_9
Route         2   e 1.158                                  n2825
LUT4        ---     0.408             CI to CO             add_8_10
Route         2   e 1.158                                  n2826
LUT4        ---     0.408             CI to CO             add_8_11
Route         2   e 1.158                                  n2827
LUT4        ---     0.408             CI to CO             add_8_12
Route         2   e 1.158                                  n2828
LUT4        ---     0.408             CI to CO             add_8_13
Route         2   e 1.158                                  n2829
LUT4        ---     0.408             CI to CO             add_8_14
Route         2   e 1.158                                  n2830
LUT4        ---     0.408             CI to CO             add_8_15
Route         2   e 1.158                                  n2831
LUT4        ---     0.408             CI to CO             add_8_16
Route         2   e 1.158                                  n2832
LUT4        ---     0.408             CI to CO             add_8_17
Route         2   e 1.158                                  n2833
LUT4        ---     0.408             CI to CO             add_8_18
Route         2   e 1.158                                  n2834
LUT4        ---     0.408             CI to CO             add_8_19
Route         2   e 1.158                                  n2835
LUT4        ---     0.408             CI to CO             add_8_20
Route         2   e 1.158                                  n2836
LUT4        ---     0.408             CI to CO             add_8_21
Route         2   e 1.158                                  n2837
LUT4        ---     0.408             CI to CO             add_8_22
Route         2   e 1.158                                  n2838
LUT4        ---     0.408             CI to CO             add_8_23
Route         2   e 1.158                                  n2839
LUT4        ---     0.408             CI to CO             add_8_24
Route         2   e 1.158                                  n2840
LUT4        ---     0.408             CI to CO             add_8_25
Route         2   e 1.158                                  n2841
LUT4        ---     0.408             CI to CO             add_8_26
Route         2   e 1.158                                  n2842
LUT4        ---     0.408             CI to CO             add_8_27
Route         2   e 1.158                                  n2843
LUT4        ---     0.408             CI to CO             add_8_28
Route         2   e 1.158                                  n2844
LUT4        ---     0.408             CI to CO             add_8_29
Route         2   e 1.158                                  n2845
LUT4        ---     0.408             CI to CO             add_8_30
Route         2   e 1.158                                  n2846
LUT4        ---     0.408             CI to CO             add_8_31
Route         2   e 1.158                                  n2847
LUT4        ---     0.408             CI to CO             add_8_32
Route         1   e 1.020                                  n2848
LUT4        ---     0.408             I3 to O              add_8_33_lut
Route         1   e 1.020                                  n72
                  --------
                   51.542  (26.0% logic, 74.0% route), 33 logic levels.


Passed:  The following path meets requirements by 12.253ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              delay_counter_i0  (from CLK +)
   Destination:    SB_DFFESR  D              delay_counter_i30  (to CLK +)

   Delay:                  50.114ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     50.114ns data_path delay_counter_i0 to delay_counter_i30 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 12.253ns

 Path Details: delay_counter_i0 to delay_counter_i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_i0 (from CLK)
Route         3   e 1.339                                  delay_counter[0]
LUT4        ---     0.408             I0 to CO             add_8_2
Route         2   e 1.158                                  n2818
LUT4        ---     0.408             CI to CO             add_8_3
Route         2   e 1.158                                  n2819
LUT4        ---     0.408             CI to CO             add_8_4
Route         2   e 1.158                                  n2820
LUT4        ---     0.408             CI to CO             add_8_5
Route         2   e 1.158                                  n2821
LUT4        ---     0.408             CI to CO             add_8_6
Route         2   e 1.158                                  n2822
LUT4        ---     0.408             CI to CO             add_8_7
Route         2   e 1.158                                  n2823
LUT4        ---     0.408             CI to CO             add_8_8
Route         2   e 1.158                                  n2824
LUT4        ---     0.408             CI to CO             add_8_9
Route         2   e 1.158                                  n2825
LUT4        ---     0.408             CI to CO             add_8_10
Route         2   e 1.158                                  n2826
LUT4        ---     0.408             CI to CO             add_8_11
Route         2   e 1.158                                  n2827
LUT4        ---     0.408             CI to CO             add_8_12
Route         2   e 1.158                                  n2828
LUT4        ---     0.408             CI to CO             add_8_13
Route         2   e 1.158                                  n2829
LUT4        ---     0.408             CI to CO             add_8_14
Route         2   e 1.158                                  n2830
LUT4        ---     0.408             CI to CO             add_8_15
Route         2   e 1.158                                  n2831
LUT4        ---     0.408             CI to CO             add_8_16
Route         2   e 1.158                                  n2832
LUT4        ---     0.408             CI to CO             add_8_17
Route         2   e 1.158                                  n2833
LUT4        ---     0.408             CI to CO             add_8_18
Route         2   e 1.158                                  n2834
LUT4        ---     0.408             CI to CO             add_8_19
Route         2   e 1.158                                  n2835
LUT4        ---     0.408             CI to CO             add_8_20
Route         2   e 1.158                                  n2836
LUT4        ---     0.408             CI to CO             add_8_21
Route         2   e 1.158                                  n2837
LUT4        ---     0.408             CI to CO             add_8_22
Route         2   e 1.158                                  n2838
LUT4        ---     0.408             CI to CO             add_8_23
Route         2   e 1.158                                  n2839
LUT4        ---     0.408             CI to CO             add_8_24
Route         2   e 1.158                                  n2840
LUT4        ---     0.408             CI to CO             add_8_25
Route         2   e 1.158                                  n2841
LUT4        ---     0.408             CI to CO             add_8_26
Route         2   e 1.158                                  n2842
LUT4        ---     0.408             CI to CO             add_8_27
Route         2   e 1.158                                  n2843
LUT4        ---     0.408             CI to CO             add_8_28
Route         2   e 1.158                                  n2844
LUT4        ---     0.408             CI to CO             add_8_29
Route         2   e 1.158                                  n2845
LUT4        ---     0.408             CI to CO             add_8_30
Route         2   e 1.158                                  n2846
LUT4        ---     0.408             CI to CO             add_8_31
Route         2   e 1.158                                  n2847
LUT4        ---     0.408             I3 to O              add_8_32_lut
Route         1   e 1.020                                  n73
                  --------
                   50.114  (26.0% logic, 74.0% route), 32 logic levels.


Passed:  The following path meets requirements by 12.391ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              delay_counter_i1  (from CLK +)
   Destination:    SB_DFFESR  D              delay_counter_i31  (to CLK +)

   Delay:                  49.976ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     49.976ns data_path delay_counter_i1 to delay_counter_i31 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 12.391ns

 Path Details: delay_counter_i1 to delay_counter_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_i1 (from CLK)
Route         3   e 1.339                                  delay_counter[1]
LUT4        ---     0.408             I0 to CO             add_8_3
Route         2   e 1.158                                  n2819
LUT4        ---     0.408             CI to CO             add_8_4
Route         2   e 1.158                                  n2820
LUT4        ---     0.408             CI to CO             add_8_5
Route         2   e 1.158                                  n2821
LUT4        ---     0.408             CI to CO             add_8_6
Route         2   e 1.158                                  n2822
LUT4        ---     0.408             CI to CO             add_8_7
Route         2   e 1.158                                  n2823
LUT4        ---     0.408             CI to CO             add_8_8
Route         2   e 1.158                                  n2824
LUT4        ---     0.408             CI to CO             add_8_9
Route         2   e 1.158                                  n2825
LUT4        ---     0.408             CI to CO             add_8_10
Route         2   e 1.158                                  n2826
LUT4        ---     0.408             CI to CO             add_8_11
Route         2   e 1.158                                  n2827
LUT4        ---     0.408             CI to CO             add_8_12
Route         2   e 1.158                                  n2828
LUT4        ---     0.408             CI to CO             add_8_13
Route         2   e 1.158                                  n2829
LUT4        ---     0.408             CI to CO             add_8_14
Route         2   e 1.158                                  n2830
LUT4        ---     0.408             CI to CO             add_8_15
Route         2   e 1.158                                  n2831
LUT4        ---     0.408             CI to CO             add_8_16
Route         2   e 1.158                                  n2832
LUT4        ---     0.408             CI to CO             add_8_17
Route         2   e 1.158                                  n2833
LUT4        ---     0.408             CI to CO             add_8_18
Route         2   e 1.158                                  n2834
LUT4        ---     0.408             CI to CO             add_8_19
Route         2   e 1.158                                  n2835
LUT4        ---     0.408             CI to CO             add_8_20
Route         2   e 1.158                                  n2836
LUT4        ---     0.408             CI to CO             add_8_21
Route         2   e 1.158                                  n2837
LUT4        ---     0.408             CI to CO             add_8_22
Route         2   e 1.158                                  n2838
LUT4        ---     0.408             CI to CO             add_8_23
Route         2   e 1.158                                  n2839
LUT4        ---     0.408             CI to CO             add_8_24
Route         2   e 1.158                                  n2840
LUT4        ---     0.408             CI to CO             add_8_25
Route         2   e 1.158                                  n2841
LUT4        ---     0.408             CI to CO             add_8_26
Route         2   e 1.158                                  n2842
LUT4        ---     0.408             CI to CO             add_8_27
Route         2   e 1.158                                  n2843
LUT4        ---     0.408             CI to CO             add_8_28
Route         2   e 1.158                                  n2844
LUT4        ---     0.408             CI to CO             add_8_29
Route         2   e 1.158                                  n2845
LUT4        ---     0.408             CI to CO             add_8_30
Route         2   e 1.158                                  n2846
LUT4        ---     0.408             CI to CO             add_8_31
Route         2   e 1.158                                  n2847
LUT4        ---     0.408             CI to CO             add_8_32
Route         1   e 1.020                                  n2848
LUT4        ---     0.408             I3 to O              add_8_33_lut
Route         1   e 1.020                                  n72
                  --------
                   49.976  (26.0% logic, 74.0% route), 32 logic levels.

Report: 51.675 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |    62.500 ns|    14.230 ns|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |    62.500 ns|    51.675 ns|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  5918 paths, 383 nets, and 1028 connections (93.4% coverage)


Peak memory: 210370560 bytes, TRCE: 180224 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
