{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648808386359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648808386359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 13:19:46 2022 " "Processing started: Fri Apr 01 13:19:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648808386359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808386359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off module_design -c module_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off module_design -c module_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808386359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648808386801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648808386801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_value.v 1 1 " "Found 1 design units, including 1 entities, in source file const_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_value " "Found entity 1: const_value" {  } { { "const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/const_value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2x4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2x4 " "Found entity 1: decoder_2x4" {  } { { "decoder_2x4.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/decoder_2x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_test_bench " "Found entity 1: decoder_test_bench" {  } { { "decoder_test_bench.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/decoder_test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_test_bench " "Found entity 1: mux_2x1_test_bench" {  } { { "mux_2x1_test_bench.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1_test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_8op.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8op " "Found entity 1: alu_8op" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simp_reg_sync_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file simp_reg_sync_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 simp_reg_sync_reset " "Found entity 1: simp_reg_sync_reset" {  } { { "simp_reg_sync_reset.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/simp_reg_sync_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simp_reg_sync_reset_with_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file simp_reg_sync_reset_with_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 simp_reg_sync_reset_with_enable " "Found entity 1: simp_reg_sync_reset_with_enable" {  } { { "simp_reg_sync_reset_with_enable.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/simp_reg_sync_reset_with_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_design.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath_design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_design " "Found entity 1: datapath_design" {  } { { "datapath_design.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP1/datapath_design.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648808394810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_design " "Elaborating entity \"datapath_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648808394845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_8op alu_8op:inst6 " "Elaborating entity \"alu_8op\" for hierarchy \"alu_8op:inst6\"" {  } { { "datapath_design.bdf" "inst6" { Schematic "D:/OKUL/4-2/446/LAB/EXP1/datapath_design.bdf" { { 488 800 984 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648808394873 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648808394875 "|datapath_design|alu_8op:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648808394875 "|datapath_design|alu_8op:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648808394875 "|datapath_design|alu_8op:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648808394875 "|datapath_design|alu_8op:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648808394875 "|datapath_design|alu_8op:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_new alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"B_new\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648808394875 "|datapath_design|alu_8op:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_new alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"A_new\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648808394875 "|datapath_design|alu_8op:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu_8op.v(22) " "Inferred latch for \"Z\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394876 "|datapath_design|alu_8op:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N alu_8op.v(22) " "Inferred latch for \"N\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394876 "|datapath_design|alu_8op:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF alu_8op.v(22) " "Inferred latch for \"OVF\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394876 "|datapath_design|alu_8op:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu_8op.v(22) " "Inferred latch for \"out\[0\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394876 "|datapath_design|alu_8op:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu_8op.v(22) " "Inferred latch for \"out\[1\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394876 "|datapath_design|alu_8op:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu_8op.v(22) " "Inferred latch for \"out\[2\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394876 "|datapath_design|alu_8op:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu_8op.v(22) " "Inferred latch for \"out\[3\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394876 "|datapath_design|alu_8op:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO alu_8op.v(22) " "Inferred latch for \"CO\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394876 "|datapath_design|alu_8op:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:mux_alu " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:mux_alu\"" {  } { { "datapath_design.bdf" "mux_alu" { Schematic "D:/OKUL/4-2/446/LAB/EXP1/datapath_design.bdf" { { 480 392 576 592 "mux_alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648808394877 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2x1.v(8) " "Verilog HDL Always Construct warning at mux_2x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648808394878 "|datapath_design|mux_2x1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_2x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394878 "|datapath_design|mux_2x1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_2x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394878 "|datapath_design|mux_2x1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_2x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394878 "|datapath_design|mux_2x1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_2x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808394878 "|datapath_design|mux_2x1:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_value const_value:inst12 " "Elaborating entity \"const_value\" for hierarchy \"const_value:inst12\"" {  } { { "datapath_design.bdf" "inst12" { Schematic "D:/OKUL/4-2/446/LAB/EXP1/datapath_design.bdf" { { 448 104 248 528 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648808394879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 const_value.v(7) " "Verilog HDL assignment warning at const_value.v(7): truncated value with size 32 to match size of target (4)" {  } { { "const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/const_value.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648808394879 "|datapath_design|const_value:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simp_reg_sync_reset simp_reg_sync_reset:inst4 " "Elaborating entity \"simp_reg_sync_reset\" for hierarchy \"simp_reg_sync_reset:inst4\"" {  } { { "datapath_design.bdf" "inst4" { Schematic "D:/OKUL/4-2/446/LAB/EXP1/datapath_design.bdf" { { 312 816 1000 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648808394880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst7 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst7\"" {  } { { "datapath_design.bdf" "inst7" { Schematic "D:/OKUL/4-2/446/LAB/EXP1/datapath_design.bdf" { { 776 392 576 952 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648808394882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:inst6\|out\[3\] " "LATCH primitive \"alu_8op:inst6\|out\[3\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1648808395129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:inst6\|out\[2\] " "LATCH primitive \"alu_8op:inst6\|out\[2\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1648808395129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:inst6\|out\[1\] " "LATCH primitive \"alu_8op:inst6\|out\[1\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1648808395129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:inst6\|out\[0\] " "LATCH primitive \"alu_8op:inst6\|out\[0\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1648808395129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:inst6\|CO " "LATCH primitive \"alu_8op:inst6\|CO\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1648808395129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:inst6\|OVF " "LATCH primitive \"alu_8op:inst6\|OVF\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1648808395129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:inst6\|N " "LATCH primitive \"alu_8op:inst6\|N\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1648808395129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:inst6\|Z " "LATCH primitive \"alu_8op:inst6\|Z\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1648808395129 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648808395398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648808395747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648808395747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648808395779 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648808395779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648808395779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648808395779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648808395793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 13:19:55 2022 " "Processing ended: Fri Apr 01 13:19:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648808395793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648808395793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648808395793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648808395793 ""}
