<stg><name>sssp_kernel_0_Pipeline_VITIS_LOOP_54_1</name>


<trans_list>

<trans id="2046" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:1 %zext_ln72_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %p_cast555_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast555

]]></Node>
<StgValue><ssdm name="p_cast555_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %p_cast554_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast554

]]></Node>
<StgValue><ssdm name="p_cast554_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %p_cast553_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast553

]]></Node>
<StgValue><ssdm name="p_cast553_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %p_cast552_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast552

]]></Node>
<StgValue><ssdm name="p_cast552_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %p_cast551_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast551

]]></Node>
<StgValue><ssdm name="p_cast551_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %p_cast550_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast550

]]></Node>
<StgValue><ssdm name="p_cast550_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %p_cast549_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast549

]]></Node>
<StgValue><ssdm name="p_cast549_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %p_cast548_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast548

]]></Node>
<StgValue><ssdm name="p_cast548_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %p_cast547_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast547

]]></Node>
<StgValue><ssdm name="p_cast547_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:11 %p_cast546_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast546

]]></Node>
<StgValue><ssdm name="p_cast546_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:12 %p_cast545_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast545

]]></Node>
<StgValue><ssdm name="p_cast545_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:13 %p_cast544_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast544

]]></Node>
<StgValue><ssdm name="p_cast544_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:14 %p_cast543_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast543

]]></Node>
<StgValue><ssdm name="p_cast543_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:15 %p_cast542_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast542

]]></Node>
<StgValue><ssdm name="p_cast542_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:16 %p_cast541_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast541

]]></Node>
<StgValue><ssdm name="p_cast541_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %out_degree_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_degree

]]></Node>
<StgValue><ssdm name="out_degree_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:18 %zext_ln56_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="zext_ln56_1_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:19 %p_cast539_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast539

]]></Node>
<StgValue><ssdm name="p_cast539_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:20 %p_cast538_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast538

]]></Node>
<StgValue><ssdm name="p_cast538_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:21 %p_cast537_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast537

]]></Node>
<StgValue><ssdm name="p_cast537_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:22 %p_cast536_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast536

]]></Node>
<StgValue><ssdm name="p_cast536_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:23 %p_cast535_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast535

]]></Node>
<StgValue><ssdm name="p_cast535_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:24 %p_cast534_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast534

]]></Node>
<StgValue><ssdm name="p_cast534_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:25 %p_cast533_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast533

]]></Node>
<StgValue><ssdm name="p_cast533_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:26 %p_cast532_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast532

]]></Node>
<StgValue><ssdm name="p_cast532_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:27 %p_cast531_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast531

]]></Node>
<StgValue><ssdm name="p_cast531_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:28 %p_cast530_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast530

]]></Node>
<StgValue><ssdm name="p_cast530_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:29 %p_cast529_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast529

]]></Node>
<StgValue><ssdm name="p_cast529_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:30 %p_cast528_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast528

]]></Node>
<StgValue><ssdm name="p_cast528_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:31 %p_cast527_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast527

]]></Node>
<StgValue><ssdm name="p_cast527_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:32 %p_cast526_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast526

]]></Node>
<StgValue><ssdm name="p_cast526_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:33 %p_cast525_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast525

]]></Node>
<StgValue><ssdm name="p_cast525_read"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:34 %e_dst_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %e_dst

]]></Node>
<StgValue><ssdm name="e_dst_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:35 %zext_ln56_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln56

]]></Node>
<StgValue><ssdm name="zext_ln56_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:36 %p_cast523_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast523

]]></Node>
<StgValue><ssdm name="p_cast523_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:37 %p_cast522_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast522

]]></Node>
<StgValue><ssdm name="p_cast522_read"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:38 %p_cast521_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast521

]]></Node>
<StgValue><ssdm name="p_cast521_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:39 %p_cast520_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast520

]]></Node>
<StgValue><ssdm name="p_cast520_read"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:40 %p_cast519_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast519

]]></Node>
<StgValue><ssdm name="p_cast519_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:41 %p_cast518_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast518

]]></Node>
<StgValue><ssdm name="p_cast518_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:42 %p_cast517_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast517

]]></Node>
<StgValue><ssdm name="p_cast517_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:43 %p_cast516_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast516

]]></Node>
<StgValue><ssdm name="p_cast516_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:44 %p_cast515_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast515

]]></Node>
<StgValue><ssdm name="p_cast515_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:45 %p_cast514_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast514

]]></Node>
<StgValue><ssdm name="p_cast514_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:46 %p_cast513_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast513

]]></Node>
<StgValue><ssdm name="p_cast513_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:47 %p_cast512_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast512

]]></Node>
<StgValue><ssdm name="p_cast512_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:48 %p_cast511_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast511

]]></Node>
<StgValue><ssdm name="p_cast511_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:49 %p_cast510_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast510

]]></Node>
<StgValue><ssdm name="p_cast510_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:50 %p_cast509_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast509

]]></Node>
<StgValue><ssdm name="p_cast509_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:51 %e_src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %e_src

]]></Node>
<StgValue><ssdm name="e_src_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
newFuncRoot:52 %zext_ln54_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %zext_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:53 %zext_ln72_cast = zext i9 %zext_ln72_read

]]></Node>
<StgValue><ssdm name="zext_ln72_cast"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:54 %p_cast555_cast = zext i9 %p_cast555_read

]]></Node>
<StgValue><ssdm name="p_cast555_cast"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:55 %p_cast554_cast = zext i9 %p_cast554_read

]]></Node>
<StgValue><ssdm name="p_cast554_cast"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:56 %p_cast553_cast = zext i9 %p_cast553_read

]]></Node>
<StgValue><ssdm name="p_cast553_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:57 %p_cast552_cast = zext i9 %p_cast552_read

]]></Node>
<StgValue><ssdm name="p_cast552_cast"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:58 %p_cast551_cast = zext i9 %p_cast551_read

]]></Node>
<StgValue><ssdm name="p_cast551_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:59 %p_cast550_cast = zext i9 %p_cast550_read

]]></Node>
<StgValue><ssdm name="p_cast550_cast"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:60 %p_cast549_cast = zext i9 %p_cast549_read

]]></Node>
<StgValue><ssdm name="p_cast549_cast"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:61 %p_cast548_cast = zext i9 %p_cast548_read

]]></Node>
<StgValue><ssdm name="p_cast548_cast"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:62 %p_cast547_cast = zext i9 %p_cast547_read

]]></Node>
<StgValue><ssdm name="p_cast547_cast"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:63 %p_cast546_cast = zext i9 %p_cast546_read

]]></Node>
<StgValue><ssdm name="p_cast546_cast"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:64 %p_cast545_cast = zext i9 %p_cast545_read

]]></Node>
<StgValue><ssdm name="p_cast545_cast"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:65 %p_cast544_cast = zext i9 %p_cast544_read

]]></Node>
<StgValue><ssdm name="p_cast544_cast"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:66 %p_cast543_cast = zext i9 %p_cast543_read

]]></Node>
<StgValue><ssdm name="p_cast543_cast"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:67 %p_cast542_cast = zext i9 %p_cast542_read

]]></Node>
<StgValue><ssdm name="p_cast542_cast"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:68 %p_cast541_cast = zext i9 %p_cast541_read

]]></Node>
<StgValue><ssdm name="p_cast541_cast"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:69 %zext_ln56_1_cast = zext i9 %zext_ln56_1_read

]]></Node>
<StgValue><ssdm name="zext_ln56_1_cast"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:70 %p_cast539_cast = zext i9 %p_cast539_read

]]></Node>
<StgValue><ssdm name="p_cast539_cast"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:71 %p_cast538_cast = zext i9 %p_cast538_read

]]></Node>
<StgValue><ssdm name="p_cast538_cast"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:72 %p_cast537_cast = zext i9 %p_cast537_read

]]></Node>
<StgValue><ssdm name="p_cast537_cast"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:73 %p_cast536_cast = zext i9 %p_cast536_read

]]></Node>
<StgValue><ssdm name="p_cast536_cast"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:74 %p_cast535_cast = zext i9 %p_cast535_read

]]></Node>
<StgValue><ssdm name="p_cast535_cast"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:75 %p_cast534_cast = zext i9 %p_cast534_read

]]></Node>
<StgValue><ssdm name="p_cast534_cast"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:76 %p_cast533_cast = zext i9 %p_cast533_read

]]></Node>
<StgValue><ssdm name="p_cast533_cast"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:77 %p_cast532_cast = zext i9 %p_cast532_read

]]></Node>
<StgValue><ssdm name="p_cast532_cast"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:78 %p_cast531_cast = zext i9 %p_cast531_read

]]></Node>
<StgValue><ssdm name="p_cast531_cast"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:79 %p_cast530_cast = zext i9 %p_cast530_read

]]></Node>
<StgValue><ssdm name="p_cast530_cast"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:80 %p_cast529_cast = zext i9 %p_cast529_read

]]></Node>
<StgValue><ssdm name="p_cast529_cast"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:81 %p_cast528_cast = zext i9 %p_cast528_read

]]></Node>
<StgValue><ssdm name="p_cast528_cast"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:82 %p_cast527_cast = zext i9 %p_cast527_read

]]></Node>
<StgValue><ssdm name="p_cast527_cast"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:83 %p_cast526_cast = zext i9 %p_cast526_read

]]></Node>
<StgValue><ssdm name="p_cast526_cast"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:84 %p_cast525_cast = zext i9 %p_cast525_read

]]></Node>
<StgValue><ssdm name="p_cast525_cast"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:85 %zext_ln56_cast = zext i9 %zext_ln56_read

]]></Node>
<StgValue><ssdm name="zext_ln56_cast"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:86 %p_cast523_cast = zext i9 %p_cast523_read

]]></Node>
<StgValue><ssdm name="p_cast523_cast"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:87 %p_cast522_cast = zext i9 %p_cast522_read

]]></Node>
<StgValue><ssdm name="p_cast522_cast"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:88 %p_cast521_cast = zext i9 %p_cast521_read

]]></Node>
<StgValue><ssdm name="p_cast521_cast"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:89 %p_cast520_cast = zext i9 %p_cast520_read

]]></Node>
<StgValue><ssdm name="p_cast520_cast"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:90 %p_cast519_cast = zext i9 %p_cast519_read

]]></Node>
<StgValue><ssdm name="p_cast519_cast"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:91 %p_cast518_cast = zext i9 %p_cast518_read

]]></Node>
<StgValue><ssdm name="p_cast518_cast"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:92 %p_cast517_cast = zext i9 %p_cast517_read

]]></Node>
<StgValue><ssdm name="p_cast517_cast"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:93 %p_cast516_cast = zext i9 %p_cast516_read

]]></Node>
<StgValue><ssdm name="p_cast516_cast"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:94 %p_cast515_cast = zext i9 %p_cast515_read

]]></Node>
<StgValue><ssdm name="p_cast515_cast"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:95 %p_cast514_cast = zext i9 %p_cast514_read

]]></Node>
<StgValue><ssdm name="p_cast514_cast"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:96 %p_cast513_cast = zext i9 %p_cast513_read

]]></Node>
<StgValue><ssdm name="p_cast513_cast"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:97 %p_cast512_cast = zext i9 %p_cast512_read

]]></Node>
<StgValue><ssdm name="p_cast512_cast"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:98 %p_cast511_cast = zext i9 %p_cast511_read

]]></Node>
<StgValue><ssdm name="p_cast511_cast"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:99 %p_cast510_cast = zext i9 %p_cast510_read

]]></Node>
<StgValue><ssdm name="p_cast510_cast"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:100 %p_cast509_cast = zext i9 %p_cast509_read

]]></Node>
<StgValue><ssdm name="p_cast509_cast"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="38" op_0_bw="37">
<![CDATA[
newFuncRoot:101 %zext_ln54_cast = zext i37 %zext_ln54_read

]]></Node>
<StgValue><ssdm name="zext_ln54_cast"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty, void @empty_0, void @empty_14, i32 64, i32 64, i32 64, i32 64, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:103 %store_ln0 = store i8 0, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:104 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader2:0 %i = load i8 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:1 %icmp_ln54 = icmp_eq  i8 %i, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:3 %add_ln54 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4 %br_ln54 = br i1 %icmp_ln54, void %.split14, void %_Z11buffer_loadPA32_jS0_S0_P7ap_uintILi512EES3_S3_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="8">
<![CDATA[
.split14:162 %trunc_ln56 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.split14:163 %shl_ln56_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %trunc_ln56, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln56_2"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="38" op_0_bw="12">
<![CDATA[
.split14:164 %zext_ln56_3 = zext i12 %shl_ln56_2

]]></Node>
<StgValue><ssdm name="zext_ln56_3"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split14:165 %add_ln56 = add i38 %zext_ln56_3, i38 %zext_ln54_cast

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="44" op_0_bw="44" op_1_bw="38" op_2_bw="6">
<![CDATA[
.split14:166 %shl_ln = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i38.i6, i38 %add_ln56, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="44">
<![CDATA[
.split14:167 %shl_ln56_cast = zext i44 %shl_ln

]]></Node>
<StgValue><ssdm name="shl_ln56_cast"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:168 %empty_694 = add i64 %shl_ln56_cast, i64 %e_src_read

]]></Node>
<StgValue><ssdm name="empty_694"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:169 %p_cast61 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_694, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:1032 %store_ln54 = store i8 %add_ln54, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="58">
<![CDATA[
.split14:170 %p_cast61_cast = sext i58 %p_cast61

]]></Node>
<StgValue><ssdm name="p_cast61_cast"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:171 %gmem_addr = getelementptr i512 %gmem, i64 %p_cast61_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split14:172 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:177 %empty_697 = add i64 %empty_694, i64 4

]]></Node>
<StgValue><ssdm name="empty_697"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:178 %p_cast63 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_697, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="233" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split14:172 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="58">
<![CDATA[
.split14:179 %p_cast63_cast = sext i58 %p_cast63

]]></Node>
<StgValue><ssdm name="p_cast63_cast"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:180 %gmem_addr_1 = getelementptr i512 %gmem, i64 %p_cast63_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:181 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:186 %empty_700 = add i64 %empty_694, i64 8

]]></Node>
<StgValue><ssdm name="empty_700"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:187 %p_cast65 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_700, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="239" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split14:172 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:181 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="58">
<![CDATA[
.split14:188 %p_cast65_cast = sext i58 %p_cast65

]]></Node>
<StgValue><ssdm name="p_cast65_cast"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:189 %gmem_addr_2 = getelementptr i512 %gmem, i64 %p_cast65_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:190 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:195 %empty_703 = add i64 %empty_694, i64 12

]]></Node>
<StgValue><ssdm name="empty_703"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:196 %p_cast67 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_703, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast67"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="246" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split14:172 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:181 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:190 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="58">
<![CDATA[
.split14:197 %p_cast67_cast = sext i58 %p_cast67

]]></Node>
<StgValue><ssdm name="p_cast67_cast"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:198 %gmem_addr_3 = getelementptr i512 %gmem, i64 %p_cast67_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:199 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:204 %empty_706 = add i64 %empty_694, i64 16

]]></Node>
<StgValue><ssdm name="empty_706"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:205 %p_cast69 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_706, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast69"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="254" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split14:172 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:181 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:190 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:199 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="58">
<![CDATA[
.split14:206 %p_cast69_cast = sext i58 %p_cast69

]]></Node>
<StgValue><ssdm name="p_cast69_cast"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:207 %gmem_addr_4 = getelementptr i512 %gmem, i64 %p_cast69_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:208 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:213 %empty_709 = add i64 %empty_694, i64 20

]]></Node>
<StgValue><ssdm name="empty_709"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:214 %p_cast71 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_709, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="263" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split14:172 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:181 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:190 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:199 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:208 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="58">
<![CDATA[
.split14:215 %p_cast71_cast = sext i58 %p_cast71

]]></Node>
<StgValue><ssdm name="p_cast71_cast"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:216 %gmem_addr_5 = getelementptr i512 %gmem, i64 %p_cast71_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:217 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:222 %empty_712 = add i64 %empty_694, i64 24

]]></Node>
<StgValue><ssdm name="empty_712"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:223 %p_cast73 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_712, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast73"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="273" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split14:172 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:181 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:190 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:199 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:208 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:217 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="58">
<![CDATA[
.split14:224 %p_cast73_cast = sext i58 %p_cast73

]]></Node>
<StgValue><ssdm name="p_cast73_cast"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:225 %gmem_addr_6 = getelementptr i512 %gmem, i64 %p_cast73_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:226 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:231 %empty_715 = add i64 %empty_694, i64 28

]]></Node>
<StgValue><ssdm name="empty_715"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:232 %p_cast75 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_715, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast75"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="284" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split14:173 %gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:181 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:190 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:199 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:208 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:217 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:226 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="58">
<![CDATA[
.split14:233 %p_cast75_cast = sext i58 %p_cast75

]]></Node>
<StgValue><ssdm name="p_cast75_cast"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:234 %gmem_addr_7 = getelementptr i512 %gmem, i64 %p_cast75_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:235 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:240 %empty_718 = add i64 %empty_694, i64 32

]]></Node>
<StgValue><ssdm name="empty_718"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:241 %p_cast77 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_718, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast77"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="296" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:174 %empty_695 = lshr i512 %gmem_addr_read, i512 %p_cast509_cast

]]></Node>
<StgValue><ssdm name="empty_695"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="512">
<![CDATA[
.split14:175 %empty_696 = trunc i512 %empty_695

]]></Node>
<StgValue><ssdm name="empty_696"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:182 %gmem_addr_1_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:190 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:199 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:208 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:217 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:226 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:235 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="58">
<![CDATA[
.split14:242 %p_cast77_cast = sext i58 %p_cast77

]]></Node>
<StgValue><ssdm name="p_cast77_cast"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:243 %gmem_addr_8 = getelementptr i512 %gmem, i64 %p_cast77_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:244 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:249 %empty_721 = add i64 %empty_694, i64 36

]]></Node>
<StgValue><ssdm name="empty_721"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:250 %p_cast79 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_721, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast79"/></StgValue>
</operation>

<operation id="1829" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0">
<![CDATA[
_Z11buffer_loadPA32_jS0_S0_P7ap_uintILi512EES3_S3_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split14:0 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %i, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="13">
<![CDATA[
.split14:1 %tmp_134_cast = zext i13 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:2 %e_src_buffer_a_addr = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:176 %store_ln56 = store i32 %empty_696, i12 %e_src_buffer_a_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:183 %empty_698 = lshr i512 %gmem_addr_1_read, i512 %p_cast510_cast

]]></Node>
<StgValue><ssdm name="empty_698"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="512">
<![CDATA[
.split14:184 %empty_699 = trunc i512 %empty_698

]]></Node>
<StgValue><ssdm name="empty_699"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:191 %gmem_addr_2_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:199 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:208 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:217 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:226 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:235 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:244 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="58">
<![CDATA[
.split14:251 %p_cast79_cast = sext i58 %p_cast79

]]></Node>
<StgValue><ssdm name="p_cast79_cast"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:252 %gmem_addr_9 = getelementptr i512 %gmem, i64 %p_cast79_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:253 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:258 %empty_724 = add i64 %empty_694, i64 40

]]></Node>
<StgValue><ssdm name="empty_724"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:259 %p_cast81 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_724, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast81"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:3 %empty_663 = or i13 %tmp_s, i13 1

]]></Node>
<StgValue><ssdm name="empty_663"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:4 %tmp_108 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_663

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:5 %e_src_buffer_a_addr_1 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:185 %store_ln56 = store i32 %empty_699, i12 %e_src_buffer_a_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:192 %empty_701 = lshr i512 %gmem_addr_2_read, i512 %p_cast511_cast

]]></Node>
<StgValue><ssdm name="empty_701"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="512">
<![CDATA[
.split14:193 %empty_702 = trunc i512 %empty_701

]]></Node>
<StgValue><ssdm name="empty_702"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:200 %gmem_addr_3_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:208 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:217 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:226 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:235 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:244 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:253 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="58">
<![CDATA[
.split14:260 %p_cast81_cast = sext i58 %p_cast81

]]></Node>
<StgValue><ssdm name="p_cast81_cast"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:261 %gmem_addr_10 = getelementptr i512 %gmem, i64 %p_cast81_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:262 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:267 %empty_727 = add i64 %empty_694, i64 44

]]></Node>
<StgValue><ssdm name="empty_727"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:268 %p_cast83 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_727, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast83"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:6 %empty_664 = or i13 %tmp_s, i13 2

]]></Node>
<StgValue><ssdm name="empty_664"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:7 %tmp_109 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_664

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:8 %e_src_buffer_a_addr_2 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_109

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_2"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:194 %store_ln56 = store i32 %empty_702, i12 %e_src_buffer_a_addr_2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:201 %empty_704 = lshr i512 %gmem_addr_3_read, i512 %p_cast512_cast

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="512">
<![CDATA[
.split14:202 %empty_705 = trunc i512 %empty_704

]]></Node>
<StgValue><ssdm name="empty_705"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:209 %gmem_addr_4_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:217 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:226 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:235 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:244 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:253 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:262 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="58">
<![CDATA[
.split14:269 %p_cast83_cast = sext i58 %p_cast83

]]></Node>
<StgValue><ssdm name="p_cast83_cast"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:270 %gmem_addr_11 = getelementptr i512 %gmem, i64 %p_cast83_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:271 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:276 %empty_730 = add i64 %empty_694, i64 48

]]></Node>
<StgValue><ssdm name="empty_730"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:277 %p_cast85 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_730, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast85"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:9 %empty_665 = or i13 %tmp_s, i13 3

]]></Node>
<StgValue><ssdm name="empty_665"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:10 %tmp_110 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_665

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:11 %e_src_buffer_a_addr_3 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_3"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:203 %store_ln56 = store i32 %empty_705, i12 %e_src_buffer_a_addr_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:210 %empty_707 = lshr i512 %gmem_addr_4_read, i512 %p_cast513_cast

]]></Node>
<StgValue><ssdm name="empty_707"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="512">
<![CDATA[
.split14:211 %empty_708 = trunc i512 %empty_707

]]></Node>
<StgValue><ssdm name="empty_708"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:218 %gmem_addr_5_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:226 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:235 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:244 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:253 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:262 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:271 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="58">
<![CDATA[
.split14:278 %p_cast85_cast = sext i58 %p_cast85

]]></Node>
<StgValue><ssdm name="p_cast85_cast"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:279 %gmem_addr_12 = getelementptr i512 %gmem, i64 %p_cast85_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:280 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:285 %empty_733 = add i64 %empty_694, i64 52

]]></Node>
<StgValue><ssdm name="empty_733"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:286 %p_cast87 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_733, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast87"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:12 %empty_666 = or i13 %tmp_s, i13 4

]]></Node>
<StgValue><ssdm name="empty_666"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:13 %tmp_111 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_666

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:14 %e_src_buffer_a_addr_4 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_4"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:212 %store_ln56 = store i32 %empty_708, i12 %e_src_buffer_a_addr_4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:219 %empty_710 = lshr i512 %gmem_addr_5_read, i512 %p_cast514_cast

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="512">
<![CDATA[
.split14:220 %empty_711 = trunc i512 %empty_710

]]></Node>
<StgValue><ssdm name="empty_711"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:227 %gmem_addr_6_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:235 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:244 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:253 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:262 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:271 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:280 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="58">
<![CDATA[
.split14:287 %p_cast87_cast = sext i58 %p_cast87

]]></Node>
<StgValue><ssdm name="p_cast87_cast"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:288 %gmem_addr_13 = getelementptr i512 %gmem, i64 %p_cast87_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:289 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:294 %empty_736 = add i64 %empty_694, i64 56

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:295 %p_cast89 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_736, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast89"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:15 %empty_667 = or i13 %tmp_s, i13 5

]]></Node>
<StgValue><ssdm name="empty_667"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:16 %tmp_112 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_667

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:17 %e_src_buffer_a_addr_5 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_5"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:221 %store_ln56 = store i32 %empty_711, i12 %e_src_buffer_a_addr_5

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:228 %empty_713 = lshr i512 %gmem_addr_6_read, i512 %p_cast515_cast

]]></Node>
<StgValue><ssdm name="empty_713"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="512">
<![CDATA[
.split14:229 %empty_714 = trunc i512 %empty_713

]]></Node>
<StgValue><ssdm name="empty_714"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:236 %gmem_addr_7_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:244 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:253 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:262 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:271 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:280 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:289 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="58">
<![CDATA[
.split14:296 %p_cast89_cast = sext i58 %p_cast89

]]></Node>
<StgValue><ssdm name="p_cast89_cast"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:297 %gmem_addr_14 = getelementptr i512 %gmem, i64 %p_cast89_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:298 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:303 %empty_739 = add i64 %empty_694, i64 60

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:304 %p_cast91 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_739, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast91"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:18 %empty_668 = or i13 %tmp_s, i13 6

]]></Node>
<StgValue><ssdm name="empty_668"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:19 %tmp_113 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_668

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:20 %e_src_buffer_a_addr_6 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_6"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:230 %store_ln56 = store i32 %empty_714, i12 %e_src_buffer_a_addr_6

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:237 %empty_716 = lshr i512 %gmem_addr_7_read, i512 %p_cast516_cast

]]></Node>
<StgValue><ssdm name="empty_716"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="512">
<![CDATA[
.split14:238 %empty_717 = trunc i512 %empty_716

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:245 %gmem_addr_8_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:253 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:262 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:271 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:280 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:289 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:298 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="58">
<![CDATA[
.split14:305 %p_cast91_cast = sext i58 %p_cast91

]]></Node>
<StgValue><ssdm name="p_cast91_cast"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:306 %gmem_addr_15 = getelementptr i512 %gmem, i64 %p_cast91_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:307 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:312 %empty_742 = add i64 %empty_694, i64 64

]]></Node>
<StgValue><ssdm name="empty_742"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:313 %p_cast93 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_742, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast93"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:21 %empty_669 = or i13 %tmp_s, i13 7

]]></Node>
<StgValue><ssdm name="empty_669"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:22 %tmp_114 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_669

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:23 %e_src_buffer_a_addr_7 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_7"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:239 %store_ln56 = store i32 %empty_717, i12 %e_src_buffer_a_addr_7

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:246 %empty_719 = lshr i512 %gmem_addr_8_read, i512 %p_cast517_cast

]]></Node>
<StgValue><ssdm name="empty_719"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="512">
<![CDATA[
.split14:247 %empty_720 = trunc i512 %empty_719

]]></Node>
<StgValue><ssdm name="empty_720"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:254 %gmem_addr_9_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:262 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:271 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:280 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:289 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:298 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:307 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="58">
<![CDATA[
.split14:314 %p_cast93_cast = sext i58 %p_cast93

]]></Node>
<StgValue><ssdm name="p_cast93_cast"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:315 %gmem_addr_16 = getelementptr i512 %gmem, i64 %p_cast93_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:316 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:321 %empty_745 = add i64 %empty_694, i64 68

]]></Node>
<StgValue><ssdm name="empty_745"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:322 %p_cast95 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_745, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast95"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:24 %empty_670 = or i13 %tmp_s, i13 8

]]></Node>
<StgValue><ssdm name="empty_670"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:25 %tmp_115 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_670

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:26 %e_src_buffer_a_addr_8 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_8"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:248 %store_ln56 = store i32 %empty_720, i12 %e_src_buffer_a_addr_8

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:255 %empty_722 = lshr i512 %gmem_addr_9_read, i512 %p_cast518_cast

]]></Node>
<StgValue><ssdm name="empty_722"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="512">
<![CDATA[
.split14:256 %empty_723 = trunc i512 %empty_722

]]></Node>
<StgValue><ssdm name="empty_723"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:263 %gmem_addr_10_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:271 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:280 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:289 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:298 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:307 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:316 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="58">
<![CDATA[
.split14:323 %p_cast95_cast = sext i58 %p_cast95

]]></Node>
<StgValue><ssdm name="p_cast95_cast"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:324 %gmem_addr_17 = getelementptr i512 %gmem, i64 %p_cast95_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:325 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:330 %empty_748 = add i64 %empty_694, i64 72

]]></Node>
<StgValue><ssdm name="empty_748"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:331 %p_cast97 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_748, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast97"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="472" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:27 %empty_671 = or i13 %tmp_s, i13 9

]]></Node>
<StgValue><ssdm name="empty_671"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:28 %tmp_116 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_671

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:29 %e_src_buffer_a_addr_9 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_9"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:257 %store_ln56 = store i32 %empty_723, i12 %e_src_buffer_a_addr_9

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:264 %empty_725 = lshr i512 %gmem_addr_10_read, i512 %p_cast519_cast

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="512">
<![CDATA[
.split14:265 %empty_726 = trunc i512 %empty_725

]]></Node>
<StgValue><ssdm name="empty_726"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:272 %gmem_addr_11_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:280 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:289 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:298 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:307 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:316 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:325 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="58">
<![CDATA[
.split14:332 %p_cast97_cast = sext i58 %p_cast97

]]></Node>
<StgValue><ssdm name="p_cast97_cast"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:333 %gmem_addr_18 = getelementptr i512 %gmem, i64 %p_cast97_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:334 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:339 %empty_751 = add i64 %empty_694, i64 76

]]></Node>
<StgValue><ssdm name="empty_751"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:340 %p_cast99 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_751, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast99"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="490" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:30 %empty_672 = or i13 %tmp_s, i13 10

]]></Node>
<StgValue><ssdm name="empty_672"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:31 %tmp_117 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_672

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:32 %e_src_buffer_a_addr_10 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_10"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:266 %store_ln56 = store i32 %empty_726, i12 %e_src_buffer_a_addr_10

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:273 %empty_728 = lshr i512 %gmem_addr_11_read, i512 %p_cast520_cast

]]></Node>
<StgValue><ssdm name="empty_728"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="512">
<![CDATA[
.split14:274 %empty_729 = trunc i512 %empty_728

]]></Node>
<StgValue><ssdm name="empty_729"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:281 %gmem_addr_12_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:289 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:298 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:307 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:316 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:325 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:334 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="58">
<![CDATA[
.split14:341 %p_cast99_cast = sext i58 %p_cast99

]]></Node>
<StgValue><ssdm name="p_cast99_cast"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:342 %gmem_addr_19 = getelementptr i512 %gmem, i64 %p_cast99_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:343 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:348 %empty_754 = add i64 %empty_694, i64 80

]]></Node>
<StgValue><ssdm name="empty_754"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:349 %p_cast101 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_754, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast101"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:33 %empty_673 = or i13 %tmp_s, i13 11

]]></Node>
<StgValue><ssdm name="empty_673"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:34 %tmp_118 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_673

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:35 %e_src_buffer_a_addr_11 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_11"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:275 %store_ln56 = store i32 %empty_729, i12 %e_src_buffer_a_addr_11

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:282 %empty_731 = lshr i512 %gmem_addr_12_read, i512 %p_cast521_cast

]]></Node>
<StgValue><ssdm name="empty_731"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="512">
<![CDATA[
.split14:283 %empty_732 = trunc i512 %empty_731

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:290 %gmem_addr_13_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:298 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:307 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:316 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:325 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:334 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:343 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="58">
<![CDATA[
.split14:350 %p_cast101_cast = sext i58 %p_cast101

]]></Node>
<StgValue><ssdm name="p_cast101_cast"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:351 %gmem_addr_20 = getelementptr i512 %gmem, i64 %p_cast101_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:352 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:357 %empty_757 = add i64 %empty_694, i64 84

]]></Node>
<StgValue><ssdm name="empty_757"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:358 %p_cast103 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_757, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast103"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="526" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:36 %empty_674 = or i13 %tmp_s, i13 12

]]></Node>
<StgValue><ssdm name="empty_674"/></StgValue>
</operation>

<operation id="527" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:37 %tmp_119 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_674

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="528" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:38 %e_src_buffer_a_addr_12 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_12"/></StgValue>
</operation>

<operation id="529" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:284 %store_ln56 = store i32 %empty_732, i12 %e_src_buffer_a_addr_12

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="530" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:291 %empty_734 = lshr i512 %gmem_addr_13_read, i512 %p_cast522_cast

]]></Node>
<StgValue><ssdm name="empty_734"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="512">
<![CDATA[
.split14:292 %empty_735 = trunc i512 %empty_734

]]></Node>
<StgValue><ssdm name="empty_735"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:299 %gmem_addr_14_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:307 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:316 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:325 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:334 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:343 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:352 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="58">
<![CDATA[
.split14:359 %p_cast103_cast = sext i58 %p_cast103

]]></Node>
<StgValue><ssdm name="p_cast103_cast"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:360 %gmem_addr_21 = getelementptr i512 %gmem, i64 %p_cast103_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:361 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:366 %empty_760 = add i64 %empty_694, i64 88

]]></Node>
<StgValue><ssdm name="empty_760"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:367 %p_cast105 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_760, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast105"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="544" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:39 %empty_675 = or i13 %tmp_s, i13 13

]]></Node>
<StgValue><ssdm name="empty_675"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:40 %tmp_120 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_675

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:41 %e_src_buffer_a_addr_13 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_13"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:293 %store_ln56 = store i32 %empty_735, i12 %e_src_buffer_a_addr_13

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:300 %empty_737 = lshr i512 %gmem_addr_14_read, i512 %p_cast523_cast

]]></Node>
<StgValue><ssdm name="empty_737"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="512">
<![CDATA[
.split14:301 %empty_738 = trunc i512 %empty_737

]]></Node>
<StgValue><ssdm name="empty_738"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:308 %gmem_addr_15_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:316 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:325 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:334 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:343 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:352 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:361 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="58">
<![CDATA[
.split14:368 %p_cast105_cast = sext i58 %p_cast105

]]></Node>
<StgValue><ssdm name="p_cast105_cast"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:369 %gmem_addr_22 = getelementptr i512 %gmem, i64 %p_cast105_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:370 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:375 %empty_763 = add i64 %empty_694, i64 92

]]></Node>
<StgValue><ssdm name="empty_763"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:376 %p_cast107 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_763, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast107"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="562" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:42 %empty_676 = or i13 %tmp_s, i13 14

]]></Node>
<StgValue><ssdm name="empty_676"/></StgValue>
</operation>

<operation id="563" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:43 %tmp_121 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_676

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="564" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:44 %e_src_buffer_a_addr_14 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_14"/></StgValue>
</operation>

<operation id="565" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:302 %store_ln56 = store i32 %empty_738, i12 %e_src_buffer_a_addr_14

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:309 %empty_740 = lshr i512 %gmem_addr_15_read, i512 %zext_ln56_cast

]]></Node>
<StgValue><ssdm name="empty_740"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="512">
<![CDATA[
.split14:310 %empty_741 = trunc i512 %empty_740

]]></Node>
<StgValue><ssdm name="empty_741"/></StgValue>
</operation>

<operation id="568" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:317 %gmem_addr_16_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="569" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:325 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="570" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:334 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="571" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:343 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="572" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:352 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="573" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:361 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="574" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:370 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="575" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="58">
<![CDATA[
.split14:377 %p_cast107_cast = sext i58 %p_cast107

]]></Node>
<StgValue><ssdm name="p_cast107_cast"/></StgValue>
</operation>

<operation id="576" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:378 %gmem_addr_23 = getelementptr i512 %gmem, i64 %p_cast107_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>

<operation id="577" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:379 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="578" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:384 %empty_766 = add i64 %empty_694, i64 96

]]></Node>
<StgValue><ssdm name="empty_766"/></StgValue>
</operation>

<operation id="579" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:385 %p_cast109 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_766, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast109"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="580" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:45 %empty_677 = or i13 %tmp_s, i13 15

]]></Node>
<StgValue><ssdm name="empty_677"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:46 %tmp_122 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_677

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:47 %e_src_buffer_a_addr_15 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_15"/></StgValue>
</operation>

<operation id="583" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:311 %store_ln56 = store i32 %empty_741, i12 %e_src_buffer_a_addr_15

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="584" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:318 %empty_743 = lshr i512 %gmem_addr_16_read, i512 %p_cast509_cast

]]></Node>
<StgValue><ssdm name="empty_743"/></StgValue>
</operation>

<operation id="585" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="512">
<![CDATA[
.split14:319 %empty_744 = trunc i512 %empty_743

]]></Node>
<StgValue><ssdm name="empty_744"/></StgValue>
</operation>

<operation id="586" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:326 %gmem_addr_17_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="587" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:334 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="588" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:343 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="589" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:352 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="590" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:361 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="591" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:370 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="592" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:379 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="593" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="58">
<![CDATA[
.split14:386 %p_cast109_cast = sext i58 %p_cast109

]]></Node>
<StgValue><ssdm name="p_cast109_cast"/></StgValue>
</operation>

<operation id="594" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:387 %gmem_addr_24 = getelementptr i512 %gmem, i64 %p_cast109_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>

<operation id="595" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:388 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="596" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:393 %empty_769 = add i64 %empty_694, i64 100

]]></Node>
<StgValue><ssdm name="empty_769"/></StgValue>
</operation>

<operation id="597" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:394 %p_cast111 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_769, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast111"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="598" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:48 %empty_678 = or i13 %tmp_s, i13 16

]]></Node>
<StgValue><ssdm name="empty_678"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:49 %tmp_123 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_678

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:50 %e_src_buffer_a_addr_16 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_16"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:320 %store_ln56 = store i32 %empty_744, i12 %e_src_buffer_a_addr_16

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:327 %empty_746 = lshr i512 %gmem_addr_17_read, i512 %p_cast510_cast

]]></Node>
<StgValue><ssdm name="empty_746"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="512">
<![CDATA[
.split14:328 %empty_747 = trunc i512 %empty_746

]]></Node>
<StgValue><ssdm name="empty_747"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:335 %gmem_addr_18_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:343 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:352 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:361 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:370 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:379 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:388 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="58">
<![CDATA[
.split14:395 %p_cast111_cast = sext i58 %p_cast111

]]></Node>
<StgValue><ssdm name="p_cast111_cast"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:396 %gmem_addr_25 = getelementptr i512 %gmem, i64 %p_cast111_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:397 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:402 %empty_772 = add i64 %empty_694, i64 104

]]></Node>
<StgValue><ssdm name="empty_772"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:403 %p_cast113 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_772, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast113"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="616" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:51 %empty_679 = or i13 %tmp_s, i13 17

]]></Node>
<StgValue><ssdm name="empty_679"/></StgValue>
</operation>

<operation id="617" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:52 %tmp_124 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_679

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="618" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:53 %e_src_buffer_a_addr_17 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_17"/></StgValue>
</operation>

<operation id="619" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:329 %store_ln56 = store i32 %empty_747, i12 %e_src_buffer_a_addr_17

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="620" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:336 %empty_749 = lshr i512 %gmem_addr_18_read, i512 %p_cast511_cast

]]></Node>
<StgValue><ssdm name="empty_749"/></StgValue>
</operation>

<operation id="621" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="512">
<![CDATA[
.split14:337 %empty_750 = trunc i512 %empty_749

]]></Node>
<StgValue><ssdm name="empty_750"/></StgValue>
</operation>

<operation id="622" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:344 %gmem_addr_19_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>

<operation id="623" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:352 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="624" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:361 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="625" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:370 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:379 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:388 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:397 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="58">
<![CDATA[
.split14:404 %p_cast113_cast = sext i58 %p_cast113

]]></Node>
<StgValue><ssdm name="p_cast113_cast"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:405 %gmem_addr_26 = getelementptr i512 %gmem, i64 %p_cast113_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_26"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:406 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:411 %empty_775 = add i64 %empty_694, i64 108

]]></Node>
<StgValue><ssdm name="empty_775"/></StgValue>
</operation>

<operation id="633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:412 %p_cast115 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_775, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast115"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:54 %empty_680 = or i13 %tmp_s, i13 18

]]></Node>
<StgValue><ssdm name="empty_680"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:55 %tmp_125 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_680

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:56 %e_src_buffer_a_addr_18 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_18"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:338 %store_ln56 = store i32 %empty_750, i12 %e_src_buffer_a_addr_18

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:345 %empty_752 = lshr i512 %gmem_addr_19_read, i512 %p_cast512_cast

]]></Node>
<StgValue><ssdm name="empty_752"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="512">
<![CDATA[
.split14:346 %empty_753 = trunc i512 %empty_752

]]></Node>
<StgValue><ssdm name="empty_753"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:353 %gmem_addr_20_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:361 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:370 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:379 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:388 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:397 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:406 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="58">
<![CDATA[
.split14:413 %p_cast115_cast = sext i58 %p_cast115

]]></Node>
<StgValue><ssdm name="p_cast115_cast"/></StgValue>
</operation>

<operation id="648" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:414 %gmem_addr_27 = getelementptr i512 %gmem, i64 %p_cast115_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_27"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:415 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="650" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:420 %empty_778 = add i64 %empty_694, i64 112

]]></Node>
<StgValue><ssdm name="empty_778"/></StgValue>
</operation>

<operation id="651" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:421 %p_cast117 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_778, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast117"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="652" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:57 %empty_681 = or i13 %tmp_s, i13 19

]]></Node>
<StgValue><ssdm name="empty_681"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:58 %tmp_126 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_681

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:59 %e_src_buffer_a_addr_19 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_19"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:347 %store_ln56 = store i32 %empty_753, i12 %e_src_buffer_a_addr_19

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:354 %empty_755 = lshr i512 %gmem_addr_20_read, i512 %p_cast513_cast

]]></Node>
<StgValue><ssdm name="empty_755"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="512">
<![CDATA[
.split14:355 %empty_756 = trunc i512 %empty_755

]]></Node>
<StgValue><ssdm name="empty_756"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:362 %gmem_addr_21_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>

<operation id="659" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:370 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="660" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:379 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="661" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:388 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="662" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:397 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="663" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:406 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="664" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:415 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="665" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="58">
<![CDATA[
.split14:422 %p_cast117_cast = sext i58 %p_cast117

]]></Node>
<StgValue><ssdm name="p_cast117_cast"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:423 %gmem_addr_28 = getelementptr i512 %gmem, i64 %p_cast117_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_28"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:424 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:429 %empty_781 = add i64 %empty_694, i64 116

]]></Node>
<StgValue><ssdm name="empty_781"/></StgValue>
</operation>

<operation id="669" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:430 %p_cast119 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_781, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast119"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="670" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:60 %empty_682 = or i13 %tmp_s, i13 20

]]></Node>
<StgValue><ssdm name="empty_682"/></StgValue>
</operation>

<operation id="671" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:61 %tmp_127 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_682

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="672" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:62 %e_src_buffer_a_addr_20 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_20"/></StgValue>
</operation>

<operation id="673" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:356 %store_ln56 = store i32 %empty_756, i12 %e_src_buffer_a_addr_20

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="674" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:363 %empty_758 = lshr i512 %gmem_addr_21_read, i512 %p_cast514_cast

]]></Node>
<StgValue><ssdm name="empty_758"/></StgValue>
</operation>

<operation id="675" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="512">
<![CDATA[
.split14:364 %empty_759 = trunc i512 %empty_758

]]></Node>
<StgValue><ssdm name="empty_759"/></StgValue>
</operation>

<operation id="676" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:371 %gmem_addr_22_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_read"/></StgValue>
</operation>

<operation id="677" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:379 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="678" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:388 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="679" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:397 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="680" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:406 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="681" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:415 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="682" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:424 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="683" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="58">
<![CDATA[
.split14:431 %p_cast119_cast = sext i58 %p_cast119

]]></Node>
<StgValue><ssdm name="p_cast119_cast"/></StgValue>
</operation>

<operation id="684" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:432 %gmem_addr_29 = getelementptr i512 %gmem, i64 %p_cast119_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_29"/></StgValue>
</operation>

<operation id="685" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:433 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="686" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:438 %empty_784 = add i64 %empty_694, i64 120

]]></Node>
<StgValue><ssdm name="empty_784"/></StgValue>
</operation>

<operation id="687" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:439 %p_cast121 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_784, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast121"/></StgValue>
</operation>

<operation id="688" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:447 %empty_787 = add i64 %empty_694, i64 124

]]></Node>
<StgValue><ssdm name="empty_787"/></StgValue>
</operation>

<operation id="689" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:448 %p_cast123 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_787, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast123"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="690" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:63 %empty_683 = or i13 %tmp_s, i13 21

]]></Node>
<StgValue><ssdm name="empty_683"/></StgValue>
</operation>

<operation id="691" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:64 %tmp_128 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_683

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="692" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:65 %e_src_buffer_a_addr_21 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_21"/></StgValue>
</operation>

<operation id="693" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:365 %store_ln56 = store i32 %empty_759, i12 %e_src_buffer_a_addr_21

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="694" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:372 %empty_761 = lshr i512 %gmem_addr_22_read, i512 %p_cast515_cast

]]></Node>
<StgValue><ssdm name="empty_761"/></StgValue>
</operation>

<operation id="695" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="512">
<![CDATA[
.split14:373 %empty_762 = trunc i512 %empty_761

]]></Node>
<StgValue><ssdm name="empty_762"/></StgValue>
</operation>

<operation id="696" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:380 %gmem_addr_23_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_read"/></StgValue>
</operation>

<operation id="697" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:388 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="698" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:397 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="699" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:406 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="700" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:415 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="701" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:424 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="702" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:433 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="703" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="58">
<![CDATA[
.split14:440 %p_cast121_cast = sext i58 %p_cast121

]]></Node>
<StgValue><ssdm name="p_cast121_cast"/></StgValue>
</operation>

<operation id="704" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:441 %gmem_addr_30 = getelementptr i512 %gmem, i64 %p_cast121_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_30"/></StgValue>
</operation>

<operation id="705" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:442 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="706" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:66 %empty_684 = or i13 %tmp_s, i13 22

]]></Node>
<StgValue><ssdm name="empty_684"/></StgValue>
</operation>

<operation id="707" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:67 %tmp_129 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_684

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="708" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:68 %e_src_buffer_a_addr_22 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_22"/></StgValue>
</operation>

<operation id="709" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:374 %store_ln56 = store i32 %empty_762, i12 %e_src_buffer_a_addr_22

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="710" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:381 %empty_764 = lshr i512 %gmem_addr_23_read, i512 %p_cast516_cast

]]></Node>
<StgValue><ssdm name="empty_764"/></StgValue>
</operation>

<operation id="711" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="512">
<![CDATA[
.split14:382 %empty_765 = trunc i512 %empty_764

]]></Node>
<StgValue><ssdm name="empty_765"/></StgValue>
</operation>

<operation id="712" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:389 %gmem_addr_24_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24_read"/></StgValue>
</operation>

<operation id="713" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:397 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="714" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:406 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="715" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:415 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="716" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:424 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="717" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:433 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="718" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:442 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="719" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="58">
<![CDATA[
.split14:449 %p_cast123_cast = sext i58 %p_cast123

]]></Node>
<StgValue><ssdm name="p_cast123_cast"/></StgValue>
</operation>

<operation id="720" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:450 %gmem_addr_31 = getelementptr i512 %gmem, i64 %p_cast123_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_31"/></StgValue>
</operation>

<operation id="721" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:451 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="722" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:456 %empty_790 = add i64 %shl_ln56_cast, i64 %e_dst_read

]]></Node>
<StgValue><ssdm name="empty_790"/></StgValue>
</operation>

<operation id="723" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:457 %p_cast125 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_790, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast125"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="724" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:69 %empty_685 = or i13 %tmp_s, i13 23

]]></Node>
<StgValue><ssdm name="empty_685"/></StgValue>
</operation>

<operation id="725" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:70 %tmp_130 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_685

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="726" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:71 %e_src_buffer_a_addr_23 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_23"/></StgValue>
</operation>

<operation id="727" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:383 %store_ln56 = store i32 %empty_765, i12 %e_src_buffer_a_addr_23

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="728" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:390 %empty_767 = lshr i512 %gmem_addr_24_read, i512 %p_cast517_cast

]]></Node>
<StgValue><ssdm name="empty_767"/></StgValue>
</operation>

<operation id="729" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="512">
<![CDATA[
.split14:391 %empty_768 = trunc i512 %empty_767

]]></Node>
<StgValue><ssdm name="empty_768"/></StgValue>
</operation>

<operation id="730" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:398 %gmem_addr_25_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25_read"/></StgValue>
</operation>

<operation id="731" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:406 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="732" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:415 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="733" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:424 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="734" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:433 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="735" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:442 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="736" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:451 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="737" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="58">
<![CDATA[
.split14:458 %p_cast125_cast = sext i58 %p_cast125

]]></Node>
<StgValue><ssdm name="p_cast125_cast"/></StgValue>
</operation>

<operation id="738" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:459 %gmem_addr_32 = getelementptr i512 %gmem, i64 %p_cast125_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_32"/></StgValue>
</operation>

<operation id="739" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:460 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="740" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:465 %empty_793 = add i64 %empty_790, i64 4

]]></Node>
<StgValue><ssdm name="empty_793"/></StgValue>
</operation>

<operation id="741" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:466 %p_cast127 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_793, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast127"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="742" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:72 %empty_686 = or i13 %tmp_s, i13 24

]]></Node>
<StgValue><ssdm name="empty_686"/></StgValue>
</operation>

<operation id="743" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:73 %tmp_131 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_686

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="744" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:74 %e_src_buffer_a_addr_24 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_24"/></StgValue>
</operation>

<operation id="745" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:392 %store_ln56 = store i32 %empty_768, i12 %e_src_buffer_a_addr_24

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="746" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:399 %empty_770 = lshr i512 %gmem_addr_25_read, i512 %p_cast518_cast

]]></Node>
<StgValue><ssdm name="empty_770"/></StgValue>
</operation>

<operation id="747" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="512">
<![CDATA[
.split14:400 %empty_771 = trunc i512 %empty_770

]]></Node>
<StgValue><ssdm name="empty_771"/></StgValue>
</operation>

<operation id="748" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:407 %gmem_addr_26_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26_read"/></StgValue>
</operation>

<operation id="749" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:415 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="750" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:424 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="751" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:433 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="752" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:442 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="753" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:451 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="754" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:460 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="755" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="58">
<![CDATA[
.split14:467 %p_cast127_cast = sext i58 %p_cast127

]]></Node>
<StgValue><ssdm name="p_cast127_cast"/></StgValue>
</operation>

<operation id="756" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:468 %gmem_addr_33 = getelementptr i512 %gmem, i64 %p_cast127_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_33"/></StgValue>
</operation>

<operation id="757" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:469 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="758" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:474 %empty_796 = add i64 %empty_790, i64 8

]]></Node>
<StgValue><ssdm name="empty_796"/></StgValue>
</operation>

<operation id="759" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:475 %p_cast = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_796, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="760" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:75 %empty_687 = or i13 %tmp_s, i13 25

]]></Node>
<StgValue><ssdm name="empty_687"/></StgValue>
</operation>

<operation id="761" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:76 %tmp_132 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_687

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="762" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:77 %e_src_buffer_a_addr_25 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_25"/></StgValue>
</operation>

<operation id="763" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:401 %store_ln56 = store i32 %empty_771, i12 %e_src_buffer_a_addr_25

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="764" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:408 %empty_773 = lshr i512 %gmem_addr_26_read, i512 %p_cast519_cast

]]></Node>
<StgValue><ssdm name="empty_773"/></StgValue>
</operation>

<operation id="765" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="512">
<![CDATA[
.split14:409 %empty_774 = trunc i512 %empty_773

]]></Node>
<StgValue><ssdm name="empty_774"/></StgValue>
</operation>

<operation id="766" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:416 %gmem_addr_27_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_read"/></StgValue>
</operation>

<operation id="767" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:424 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="768" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:433 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="769" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:442 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="770" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:451 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="771" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:460 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="772" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:469 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="773" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="58">
<![CDATA[
.split14:476 %p_cast129_cast = sext i58 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast129_cast"/></StgValue>
</operation>

<operation id="774" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:477 %gmem_addr_34 = getelementptr i512 %gmem, i64 %p_cast129_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_34"/></StgValue>
</operation>

<operation id="775" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:478 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="776" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:483 %empty_799 = add i64 %empty_790, i64 12

]]></Node>
<StgValue><ssdm name="empty_799"/></StgValue>
</operation>

<operation id="777" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:484 %p_cast128 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_799, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast128"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="778" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:78 %empty_688 = or i13 %tmp_s, i13 26

]]></Node>
<StgValue><ssdm name="empty_688"/></StgValue>
</operation>

<operation id="779" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:79 %tmp_133 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_688

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="780" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:80 %e_src_buffer_a_addr_26 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_26"/></StgValue>
</operation>

<operation id="781" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:410 %store_ln56 = store i32 %empty_774, i12 %e_src_buffer_a_addr_26

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="782" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:417 %empty_776 = lshr i512 %gmem_addr_27_read, i512 %p_cast520_cast

]]></Node>
<StgValue><ssdm name="empty_776"/></StgValue>
</operation>

<operation id="783" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="512">
<![CDATA[
.split14:418 %empty_777 = trunc i512 %empty_776

]]></Node>
<StgValue><ssdm name="empty_777"/></StgValue>
</operation>

<operation id="784" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:425 %gmem_addr_28_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_28

]]></Node>
<StgValue><ssdm name="gmem_addr_28_read"/></StgValue>
</operation>

<operation id="785" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:433 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="786" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:442 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="787" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:451 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="788" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:460 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="789" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:469 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="790" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:478 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="791" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="58">
<![CDATA[
.split14:485 %p_cast131_cast = sext i58 %p_cast128

]]></Node>
<StgValue><ssdm name="p_cast131_cast"/></StgValue>
</operation>

<operation id="792" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:486 %gmem_addr_35 = getelementptr i512 %gmem, i64 %p_cast131_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_35"/></StgValue>
</operation>

<operation id="793" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:487 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="794" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:492 %empty_802 = add i64 %empty_790, i64 16

]]></Node>
<StgValue><ssdm name="empty_802"/></StgValue>
</operation>

<operation id="795" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:493 %p_cast129 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_802, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast129"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="796" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:81 %empty_689 = or i13 %tmp_s, i13 27

]]></Node>
<StgValue><ssdm name="empty_689"/></StgValue>
</operation>

<operation id="797" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:82 %tmp_134 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_689

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="798" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:83 %e_src_buffer_a_addr_27 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_27"/></StgValue>
</operation>

<operation id="799" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:419 %store_ln56 = store i32 %empty_777, i12 %e_src_buffer_a_addr_27

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="800" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:426 %empty_779 = lshr i512 %gmem_addr_28_read, i512 %p_cast521_cast

]]></Node>
<StgValue><ssdm name="empty_779"/></StgValue>
</operation>

<operation id="801" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="512">
<![CDATA[
.split14:427 %empty_780 = trunc i512 %empty_779

]]></Node>
<StgValue><ssdm name="empty_780"/></StgValue>
</operation>

<operation id="802" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:434 %gmem_addr_29_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29_read"/></StgValue>
</operation>

<operation id="803" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:442 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="804" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:451 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="805" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:460 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="806" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:469 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="807" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:478 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="808" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:487 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="809" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="58">
<![CDATA[
.split14:494 %p_cast133_cast = sext i58 %p_cast129

]]></Node>
<StgValue><ssdm name="p_cast133_cast"/></StgValue>
</operation>

<operation id="810" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:495 %gmem_addr_36 = getelementptr i512 %gmem, i64 %p_cast133_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_36"/></StgValue>
</operation>

<operation id="811" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:496 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="812" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:501 %empty_805 = add i64 %empty_790, i64 20

]]></Node>
<StgValue><ssdm name="empty_805"/></StgValue>
</operation>

<operation id="813" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:502 %p_cast130 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_805, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast130"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="814" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:84 %empty_690 = or i13 %tmp_s, i13 28

]]></Node>
<StgValue><ssdm name="empty_690"/></StgValue>
</operation>

<operation id="815" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:85 %tmp_135 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_690

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="816" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:86 %e_src_buffer_a_addr_28 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_28"/></StgValue>
</operation>

<operation id="817" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:428 %store_ln56 = store i32 %empty_780, i12 %e_src_buffer_a_addr_28

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="818" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:435 %empty_782 = lshr i512 %gmem_addr_29_read, i512 %p_cast522_cast

]]></Node>
<StgValue><ssdm name="empty_782"/></StgValue>
</operation>

<operation id="819" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="512">
<![CDATA[
.split14:436 %empty_783 = trunc i512 %empty_782

]]></Node>
<StgValue><ssdm name="empty_783"/></StgValue>
</operation>

<operation id="820" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:443 %gmem_addr_30_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_30

]]></Node>
<StgValue><ssdm name="gmem_addr_30_read"/></StgValue>
</operation>

<operation id="821" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:451 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="822" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:460 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="823" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:469 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="824" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:478 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="825" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:487 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="826" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:496 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="827" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="58">
<![CDATA[
.split14:503 %p_cast135_cast = sext i58 %p_cast130

]]></Node>
<StgValue><ssdm name="p_cast135_cast"/></StgValue>
</operation>

<operation id="828" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:504 %gmem_addr_37 = getelementptr i512 %gmem, i64 %p_cast135_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_37"/></StgValue>
</operation>

<operation id="829" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:505 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="830" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:510 %empty_808 = add i64 %empty_790, i64 24

]]></Node>
<StgValue><ssdm name="empty_808"/></StgValue>
</operation>

<operation id="831" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:511 %p_cast131 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_808, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast131"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="832" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:87 %empty_691 = or i13 %tmp_s, i13 29

]]></Node>
<StgValue><ssdm name="empty_691"/></StgValue>
</operation>

<operation id="833" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:88 %tmp_136 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_691

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="834" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:89 %e_src_buffer_a_addr_29 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_29"/></StgValue>
</operation>

<operation id="835" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:437 %store_ln56 = store i32 %empty_783, i12 %e_src_buffer_a_addr_29

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="836" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:444 %empty_785 = lshr i512 %gmem_addr_30_read, i512 %p_cast523_cast

]]></Node>
<StgValue><ssdm name="empty_785"/></StgValue>
</operation>

<operation id="837" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="512">
<![CDATA[
.split14:445 %empty_786 = trunc i512 %empty_785

]]></Node>
<StgValue><ssdm name="empty_786"/></StgValue>
</operation>

<operation id="838" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:452 %gmem_addr_31_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_31

]]></Node>
<StgValue><ssdm name="gmem_addr_31_read"/></StgValue>
</operation>

<operation id="839" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:460 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="840" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:469 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="841" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:478 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="842" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:487 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="843" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:496 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="844" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:505 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="845" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="58">
<![CDATA[
.split14:512 %p_cast137_cast = sext i58 %p_cast131

]]></Node>
<StgValue><ssdm name="p_cast137_cast"/></StgValue>
</operation>

<operation id="846" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:513 %gmem_addr_38 = getelementptr i512 %gmem, i64 %p_cast137_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_38"/></StgValue>
</operation>

<operation id="847" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:514 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="848" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:519 %empty_811 = add i64 %empty_790, i64 28

]]></Node>
<StgValue><ssdm name="empty_811"/></StgValue>
</operation>

<operation id="849" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:520 %p_cast132 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_811, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast132"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="850" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:90 %empty_692 = or i13 %tmp_s, i13 30

]]></Node>
<StgValue><ssdm name="empty_692"/></StgValue>
</operation>

<operation id="851" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:91 %tmp_137 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_692

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="852" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:92 %e_src_buffer_a_addr_30 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_30"/></StgValue>
</operation>

<operation id="853" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:446 %store_ln56 = store i32 %empty_786, i12 %e_src_buffer_a_addr_30

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="854" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:453 %empty_788 = lshr i512 %gmem_addr_31_read, i512 %zext_ln56_cast

]]></Node>
<StgValue><ssdm name="empty_788"/></StgValue>
</operation>

<operation id="855" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="512">
<![CDATA[
.split14:454 %empty_789 = trunc i512 %empty_788

]]></Node>
<StgValue><ssdm name="empty_789"/></StgValue>
</operation>

<operation id="856" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:461 %gmem_addr_32_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32_read"/></StgValue>
</operation>

<operation id="857" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:469 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="858" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:478 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="859" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:487 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="860" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:496 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="861" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:505 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="862" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:514 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="863" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="58">
<![CDATA[
.split14:521 %p_cast139_cast = sext i58 %p_cast132

]]></Node>
<StgValue><ssdm name="p_cast139_cast"/></StgValue>
</operation>

<operation id="864" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:522 %gmem_addr_39 = getelementptr i512 %gmem, i64 %p_cast139_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_39"/></StgValue>
</operation>

<operation id="865" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:523 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="866" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:528 %empty_814 = add i64 %empty_790, i64 32

]]></Node>
<StgValue><ssdm name="empty_814"/></StgValue>
</operation>

<operation id="867" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:529 %p_cast133 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_814, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast133"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="868" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:93 %empty_693 = or i13 %tmp_s, i13 31

]]></Node>
<StgValue><ssdm name="empty_693"/></StgValue>
</operation>

<operation id="869" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split14:94 %tmp_138 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_693

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="870" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:95 %e_src_buffer_a_addr_31 = getelementptr i32 %e_src_buffer_a, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="e_src_buffer_a_addr_31"/></StgValue>
</operation>

<operation id="871" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:455 %store_ln56 = store i32 %empty_789, i12 %e_src_buffer_a_addr_31

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="872" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:462 %empty_791 = lshr i512 %gmem_addr_32_read, i512 %p_cast525_cast

]]></Node>
<StgValue><ssdm name="empty_791"/></StgValue>
</operation>

<operation id="873" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="5" op_0_bw="512">
<![CDATA[
.split14:463 %empty_792 = trunc i512 %empty_791

]]></Node>
<StgValue><ssdm name="empty_792"/></StgValue>
</operation>

<operation id="874" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:470 %gmem_addr_33_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="gmem_addr_33_read"/></StgValue>
</operation>

<operation id="875" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:478 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="876" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:487 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="877" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:496 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="878" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:505 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="879" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:514 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="880" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:523 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="881" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="58">
<![CDATA[
.split14:530 %p_cast141_cast = sext i58 %p_cast133

]]></Node>
<StgValue><ssdm name="p_cast141_cast"/></StgValue>
</operation>

<operation id="882" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:531 %gmem_addr_40 = getelementptr i512 %gmem, i64 %p_cast141_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_40"/></StgValue>
</operation>

<operation id="883" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:532 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="884" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:537 %empty_817 = add i64 %empty_790, i64 36

]]></Node>
<StgValue><ssdm name="empty_817"/></StgValue>
</operation>

<operation id="885" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:538 %p_cast134 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_817, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast134"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="886" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:96 %e_dst_buffer_a_addr = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr"/></StgValue>
</operation>

<operation id="887" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:464 %store_ln56 = store i5 %empty_792, i12 %e_dst_buffer_a_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="888" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:471 %empty_794 = lshr i512 %gmem_addr_33_read, i512 %p_cast526_cast

]]></Node>
<StgValue><ssdm name="empty_794"/></StgValue>
</operation>

<operation id="889" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="512">
<![CDATA[
.split14:472 %empty_795 = trunc i512 %empty_794

]]></Node>
<StgValue><ssdm name="empty_795"/></StgValue>
</operation>

<operation id="890" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:479 %gmem_addr_34_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_34

]]></Node>
<StgValue><ssdm name="gmem_addr_34_read"/></StgValue>
</operation>

<operation id="891" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:487 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="892" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:496 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="893" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:505 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="894" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:514 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="895" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:523 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="896" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:532 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="897" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="58">
<![CDATA[
.split14:539 %p_cast143_cast = sext i58 %p_cast134

]]></Node>
<StgValue><ssdm name="p_cast143_cast"/></StgValue>
</operation>

<operation id="898" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:540 %gmem_addr_41 = getelementptr i512 %gmem, i64 %p_cast143_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_41"/></StgValue>
</operation>

<operation id="899" st_id="43" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:541 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="900" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:546 %empty_820 = add i64 %empty_790, i64 40

]]></Node>
<StgValue><ssdm name="empty_820"/></StgValue>
</operation>

<operation id="901" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:547 %p_cast135 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_820, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast135"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="902" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:97 %e_dst_buffer_a_addr_1 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_1"/></StgValue>
</operation>

<operation id="903" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:473 %store_ln56 = store i5 %empty_795, i12 %e_dst_buffer_a_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="904" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:480 %empty_797 = lshr i512 %gmem_addr_34_read, i512 %p_cast527_cast

]]></Node>
<StgValue><ssdm name="empty_797"/></StgValue>
</operation>

<operation id="905" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="5" op_0_bw="512">
<![CDATA[
.split14:481 %empty_798 = trunc i512 %empty_797

]]></Node>
<StgValue><ssdm name="empty_798"/></StgValue>
</operation>

<operation id="906" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:488 %gmem_addr_35_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_35

]]></Node>
<StgValue><ssdm name="gmem_addr_35_read"/></StgValue>
</operation>

<operation id="907" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:496 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="908" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:505 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="909" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:514 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="910" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:523 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="911" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:532 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="912" st_id="44" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:541 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="913" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="58">
<![CDATA[
.split14:548 %p_cast145_cast = sext i58 %p_cast135

]]></Node>
<StgValue><ssdm name="p_cast145_cast"/></StgValue>
</operation>

<operation id="914" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:549 %gmem_addr_42 = getelementptr i512 %gmem, i64 %p_cast145_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_42"/></StgValue>
</operation>

<operation id="915" st_id="44" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:550 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="916" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:555 %empty_823 = add i64 %empty_790, i64 44

]]></Node>
<StgValue><ssdm name="empty_823"/></StgValue>
</operation>

<operation id="917" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:556 %p_cast136 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_823, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast136"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="918" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:98 %e_dst_buffer_a_addr_2 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_109

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_2"/></StgValue>
</operation>

<operation id="919" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:482 %store_ln56 = store i5 %empty_798, i12 %e_dst_buffer_a_addr_2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="920" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:489 %empty_800 = lshr i512 %gmem_addr_35_read, i512 %p_cast528_cast

]]></Node>
<StgValue><ssdm name="empty_800"/></StgValue>
</operation>

<operation id="921" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="5" op_0_bw="512">
<![CDATA[
.split14:490 %empty_801 = trunc i512 %empty_800

]]></Node>
<StgValue><ssdm name="empty_801"/></StgValue>
</operation>

<operation id="922" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:497 %gmem_addr_36_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_36

]]></Node>
<StgValue><ssdm name="gmem_addr_36_read"/></StgValue>
</operation>

<operation id="923" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:505 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="924" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:514 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="925" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:523 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="926" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:532 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="927" st_id="45" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:541 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="928" st_id="45" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:550 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="929" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="58">
<![CDATA[
.split14:557 %p_cast147_cast = sext i58 %p_cast136

]]></Node>
<StgValue><ssdm name="p_cast147_cast"/></StgValue>
</operation>

<operation id="930" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:558 %gmem_addr_43 = getelementptr i512 %gmem, i64 %p_cast147_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_43"/></StgValue>
</operation>

<operation id="931" st_id="45" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:559 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="932" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:564 %empty_826 = add i64 %empty_790, i64 48

]]></Node>
<StgValue><ssdm name="empty_826"/></StgValue>
</operation>

<operation id="933" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:565 %p_cast137 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_826, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast137"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="934" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:99 %e_dst_buffer_a_addr_3 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_3"/></StgValue>
</operation>

<operation id="935" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:491 %store_ln56 = store i5 %empty_801, i12 %e_dst_buffer_a_addr_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="936" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:498 %empty_803 = lshr i512 %gmem_addr_36_read, i512 %p_cast529_cast

]]></Node>
<StgValue><ssdm name="empty_803"/></StgValue>
</operation>

<operation id="937" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="5" op_0_bw="512">
<![CDATA[
.split14:499 %empty_804 = trunc i512 %empty_803

]]></Node>
<StgValue><ssdm name="empty_804"/></StgValue>
</operation>

<operation id="938" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:506 %gmem_addr_37_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_37

]]></Node>
<StgValue><ssdm name="gmem_addr_37_read"/></StgValue>
</operation>

<operation id="939" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:514 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="940" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:523 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="941" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:532 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="942" st_id="46" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:541 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="943" st_id="46" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:550 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="944" st_id="46" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:559 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="945" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="58">
<![CDATA[
.split14:566 %p_cast149_cast = sext i58 %p_cast137

]]></Node>
<StgValue><ssdm name="p_cast149_cast"/></StgValue>
</operation>

<operation id="946" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:567 %gmem_addr_44 = getelementptr i512 %gmem, i64 %p_cast149_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_44"/></StgValue>
</operation>

<operation id="947" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:568 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="948" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:573 %empty_829 = add i64 %empty_790, i64 52

]]></Node>
<StgValue><ssdm name="empty_829"/></StgValue>
</operation>

<operation id="949" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:574 %p_cast138 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_829, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast138"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="950" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:100 %e_dst_buffer_a_addr_4 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_4"/></StgValue>
</operation>

<operation id="951" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:500 %store_ln56 = store i5 %empty_804, i12 %e_dst_buffer_a_addr_4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="952" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:507 %empty_806 = lshr i512 %gmem_addr_37_read, i512 %p_cast530_cast

]]></Node>
<StgValue><ssdm name="empty_806"/></StgValue>
</operation>

<operation id="953" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="5" op_0_bw="512">
<![CDATA[
.split14:508 %empty_807 = trunc i512 %empty_806

]]></Node>
<StgValue><ssdm name="empty_807"/></StgValue>
</operation>

<operation id="954" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:515 %gmem_addr_38_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_38

]]></Node>
<StgValue><ssdm name="gmem_addr_38_read"/></StgValue>
</operation>

<operation id="955" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:523 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="956" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:532 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="957" st_id="47" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:541 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="958" st_id="47" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:550 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="959" st_id="47" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:559 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="960" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:568 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="961" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="58">
<![CDATA[
.split14:575 %p_cast151_cast = sext i58 %p_cast138

]]></Node>
<StgValue><ssdm name="p_cast151_cast"/></StgValue>
</operation>

<operation id="962" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:576 %gmem_addr_45 = getelementptr i512 %gmem, i64 %p_cast151_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_45"/></StgValue>
</operation>

<operation id="963" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:577 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="964" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:582 %empty_832 = add i64 %empty_790, i64 56

]]></Node>
<StgValue><ssdm name="empty_832"/></StgValue>
</operation>

<operation id="965" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:583 %p_cast139 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_832, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast139"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="966" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:101 %e_dst_buffer_a_addr_5 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_5"/></StgValue>
</operation>

<operation id="967" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:509 %store_ln56 = store i5 %empty_807, i12 %e_dst_buffer_a_addr_5

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="968" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:516 %empty_809 = lshr i512 %gmem_addr_38_read, i512 %p_cast531_cast

]]></Node>
<StgValue><ssdm name="empty_809"/></StgValue>
</operation>

<operation id="969" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="512">
<![CDATA[
.split14:517 %empty_810 = trunc i512 %empty_809

]]></Node>
<StgValue><ssdm name="empty_810"/></StgValue>
</operation>

<operation id="970" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:524 %gmem_addr_39_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_39

]]></Node>
<StgValue><ssdm name="gmem_addr_39_read"/></StgValue>
</operation>

<operation id="971" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:532 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="972" st_id="48" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:541 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="973" st_id="48" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:550 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="974" st_id="48" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:559 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="975" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:568 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="976" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:577 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="977" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="58">
<![CDATA[
.split14:584 %p_cast153_cast = sext i58 %p_cast139

]]></Node>
<StgValue><ssdm name="p_cast153_cast"/></StgValue>
</operation>

<operation id="978" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:585 %gmem_addr_46 = getelementptr i512 %gmem, i64 %p_cast153_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_46"/></StgValue>
</operation>

<operation id="979" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:586 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="980" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:591 %empty_835 = add i64 %empty_790, i64 60

]]></Node>
<StgValue><ssdm name="empty_835"/></StgValue>
</operation>

<operation id="981" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:592 %p_cast140 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_835, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast140"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="982" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:102 %e_dst_buffer_a_addr_6 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_6"/></StgValue>
</operation>

<operation id="983" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:518 %store_ln56 = store i5 %empty_810, i12 %e_dst_buffer_a_addr_6

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="984" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:525 %empty_812 = lshr i512 %gmem_addr_39_read, i512 %p_cast532_cast

]]></Node>
<StgValue><ssdm name="empty_812"/></StgValue>
</operation>

<operation id="985" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="512">
<![CDATA[
.split14:526 %empty_813 = trunc i512 %empty_812

]]></Node>
<StgValue><ssdm name="empty_813"/></StgValue>
</operation>

<operation id="986" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:533 %gmem_addr_40_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_40

]]></Node>
<StgValue><ssdm name="gmem_addr_40_read"/></StgValue>
</operation>

<operation id="987" st_id="49" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:541 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="988" st_id="49" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:550 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="989" st_id="49" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:559 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="990" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:568 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="991" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:577 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="992" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:586 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="993" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="58">
<![CDATA[
.split14:593 %p_cast155_cast = sext i58 %p_cast140

]]></Node>
<StgValue><ssdm name="p_cast155_cast"/></StgValue>
</operation>

<operation id="994" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:594 %gmem_addr_47 = getelementptr i512 %gmem, i64 %p_cast155_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_47"/></StgValue>
</operation>

<operation id="995" st_id="49" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:595 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="996" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:600 %empty_838 = add i64 %empty_790, i64 64

]]></Node>
<StgValue><ssdm name="empty_838"/></StgValue>
</operation>

<operation id="997" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:601 %p_cast141 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_838, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast141"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="998" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:103 %e_dst_buffer_a_addr_7 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_7"/></StgValue>
</operation>

<operation id="999" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:527 %store_ln56 = store i5 %empty_813, i12 %e_dst_buffer_a_addr_7

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1000" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:534 %empty_815 = lshr i512 %gmem_addr_40_read, i512 %p_cast533_cast

]]></Node>
<StgValue><ssdm name="empty_815"/></StgValue>
</operation>

<operation id="1001" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="512">
<![CDATA[
.split14:535 %empty_816 = trunc i512 %empty_815

]]></Node>
<StgValue><ssdm name="empty_816"/></StgValue>
</operation>

<operation id="1002" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:542 %gmem_addr_41_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_41

]]></Node>
<StgValue><ssdm name="gmem_addr_41_read"/></StgValue>
</operation>

<operation id="1003" st_id="50" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:550 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="1004" st_id="50" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:559 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="1005" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:568 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="1006" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:577 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="1007" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:586 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1008" st_id="50" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:595 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1009" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="58">
<![CDATA[
.split14:602 %p_cast157_cast = sext i58 %p_cast141

]]></Node>
<StgValue><ssdm name="p_cast157_cast"/></StgValue>
</operation>

<operation id="1010" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:603 %gmem_addr_48 = getelementptr i512 %gmem, i64 %p_cast157_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_48"/></StgValue>
</operation>

<operation id="1011" st_id="50" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:604 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1012" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:609 %empty_841 = add i64 %empty_790, i64 68

]]></Node>
<StgValue><ssdm name="empty_841"/></StgValue>
</operation>

<operation id="1013" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:610 %p_cast142 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_841, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast142"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1014" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:104 %e_dst_buffer_a_addr_8 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_8"/></StgValue>
</operation>

<operation id="1015" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:536 %store_ln56 = store i5 %empty_816, i12 %e_dst_buffer_a_addr_8

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1016" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:543 %empty_818 = lshr i512 %gmem_addr_41_read, i512 %p_cast534_cast

]]></Node>
<StgValue><ssdm name="empty_818"/></StgValue>
</operation>

<operation id="1017" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="5" op_0_bw="512">
<![CDATA[
.split14:544 %empty_819 = trunc i512 %empty_818

]]></Node>
<StgValue><ssdm name="empty_819"/></StgValue>
</operation>

<operation id="1018" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:551 %gmem_addr_42_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_42

]]></Node>
<StgValue><ssdm name="gmem_addr_42_read"/></StgValue>
</operation>

<operation id="1019" st_id="51" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:559 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="1020" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:568 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="1021" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:577 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="1022" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:586 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1023" st_id="51" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:595 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1024" st_id="51" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:604 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1025" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="58">
<![CDATA[
.split14:611 %p_cast159_cast = sext i58 %p_cast142

]]></Node>
<StgValue><ssdm name="p_cast159_cast"/></StgValue>
</operation>

<operation id="1026" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:612 %gmem_addr_49 = getelementptr i512 %gmem, i64 %p_cast159_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_49"/></StgValue>
</operation>

<operation id="1027" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:613 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1028" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:618 %empty_844 = add i64 %empty_790, i64 72

]]></Node>
<StgValue><ssdm name="empty_844"/></StgValue>
</operation>

<operation id="1029" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:619 %p_cast143 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_844, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast143"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1030" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:105 %e_dst_buffer_a_addr_9 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_9"/></StgValue>
</operation>

<operation id="1031" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:545 %store_ln56 = store i5 %empty_819, i12 %e_dst_buffer_a_addr_9

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1032" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:552 %empty_821 = lshr i512 %gmem_addr_42_read, i512 %p_cast535_cast

]]></Node>
<StgValue><ssdm name="empty_821"/></StgValue>
</operation>

<operation id="1033" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="512">
<![CDATA[
.split14:553 %empty_822 = trunc i512 %empty_821

]]></Node>
<StgValue><ssdm name="empty_822"/></StgValue>
</operation>

<operation id="1034" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:560 %gmem_addr_43_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_43

]]></Node>
<StgValue><ssdm name="gmem_addr_43_read"/></StgValue>
</operation>

<operation id="1035" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:568 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="1036" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:577 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="1037" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:586 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1038" st_id="52" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:595 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1039" st_id="52" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:604 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1040" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:613 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1041" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="58">
<![CDATA[
.split14:620 %p_cast161_cast = sext i58 %p_cast143

]]></Node>
<StgValue><ssdm name="p_cast161_cast"/></StgValue>
</operation>

<operation id="1042" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:621 %gmem_addr_50 = getelementptr i512 %gmem, i64 %p_cast161_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_50"/></StgValue>
</operation>

<operation id="1043" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:622 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1044" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:627 %empty_847 = add i64 %empty_790, i64 76

]]></Node>
<StgValue><ssdm name="empty_847"/></StgValue>
</operation>

<operation id="1045" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:628 %p_cast144 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_847, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast144"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1046" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:106 %e_dst_buffer_a_addr_10 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_10"/></StgValue>
</operation>

<operation id="1047" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:554 %store_ln56 = store i5 %empty_822, i12 %e_dst_buffer_a_addr_10

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1048" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:561 %empty_824 = lshr i512 %gmem_addr_43_read, i512 %p_cast536_cast

]]></Node>
<StgValue><ssdm name="empty_824"/></StgValue>
</operation>

<operation id="1049" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="5" op_0_bw="512">
<![CDATA[
.split14:562 %empty_825 = trunc i512 %empty_824

]]></Node>
<StgValue><ssdm name="empty_825"/></StgValue>
</operation>

<operation id="1050" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:569 %gmem_addr_44_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_44

]]></Node>
<StgValue><ssdm name="gmem_addr_44_read"/></StgValue>
</operation>

<operation id="1051" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:577 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="1052" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:586 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1053" st_id="53" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:595 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1054" st_id="53" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:604 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1055" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:613 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1056" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:622 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1057" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="58">
<![CDATA[
.split14:629 %p_cast163_cast = sext i58 %p_cast144

]]></Node>
<StgValue><ssdm name="p_cast163_cast"/></StgValue>
</operation>

<operation id="1058" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:630 %gmem_addr_51 = getelementptr i512 %gmem, i64 %p_cast163_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_51"/></StgValue>
</operation>

<operation id="1059" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:631 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1060" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:636 %empty_850 = add i64 %empty_790, i64 80

]]></Node>
<StgValue><ssdm name="empty_850"/></StgValue>
</operation>

<operation id="1061" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:637 %p_cast145 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_850, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast145"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1062" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:107 %e_dst_buffer_a_addr_11 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_11"/></StgValue>
</operation>

<operation id="1063" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:563 %store_ln56 = store i5 %empty_825, i12 %e_dst_buffer_a_addr_11

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1064" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:570 %empty_827 = lshr i512 %gmem_addr_44_read, i512 %p_cast537_cast

]]></Node>
<StgValue><ssdm name="empty_827"/></StgValue>
</operation>

<operation id="1065" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="5" op_0_bw="512">
<![CDATA[
.split14:571 %empty_828 = trunc i512 %empty_827

]]></Node>
<StgValue><ssdm name="empty_828"/></StgValue>
</operation>

<operation id="1066" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:578 %gmem_addr_45_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_45

]]></Node>
<StgValue><ssdm name="gmem_addr_45_read"/></StgValue>
</operation>

<operation id="1067" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:586 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1068" st_id="54" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:595 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1069" st_id="54" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:604 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1070" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:613 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1071" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:622 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1072" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:631 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1073" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="58">
<![CDATA[
.split14:638 %p_cast165_cast = sext i58 %p_cast145

]]></Node>
<StgValue><ssdm name="p_cast165_cast"/></StgValue>
</operation>

<operation id="1074" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:639 %gmem_addr_52 = getelementptr i512 %gmem, i64 %p_cast165_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_52"/></StgValue>
</operation>

<operation id="1075" st_id="54" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:640 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1076" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:645 %empty_853 = add i64 %empty_790, i64 84

]]></Node>
<StgValue><ssdm name="empty_853"/></StgValue>
</operation>

<operation id="1077" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:646 %p_cast146 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_853, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast146"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1078" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:108 %e_dst_buffer_a_addr_12 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_12"/></StgValue>
</operation>

<operation id="1079" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:572 %store_ln56 = store i5 %empty_828, i12 %e_dst_buffer_a_addr_12

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1080" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:579 %empty_830 = lshr i512 %gmem_addr_45_read, i512 %p_cast538_cast

]]></Node>
<StgValue><ssdm name="empty_830"/></StgValue>
</operation>

<operation id="1081" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="5" op_0_bw="512">
<![CDATA[
.split14:580 %empty_831 = trunc i512 %empty_830

]]></Node>
<StgValue><ssdm name="empty_831"/></StgValue>
</operation>

<operation id="1082" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:587 %gmem_addr_46_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_46

]]></Node>
<StgValue><ssdm name="gmem_addr_46_read"/></StgValue>
</operation>

<operation id="1083" st_id="55" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:595 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1084" st_id="55" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:604 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1085" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:613 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1086" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:622 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1087" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:631 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1088" st_id="55" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:640 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1089" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="58">
<![CDATA[
.split14:647 %p_cast167_cast = sext i58 %p_cast146

]]></Node>
<StgValue><ssdm name="p_cast167_cast"/></StgValue>
</operation>

<operation id="1090" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:648 %gmem_addr_53 = getelementptr i512 %gmem, i64 %p_cast167_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_53"/></StgValue>
</operation>

<operation id="1091" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:649 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1092" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:654 %empty_856 = add i64 %empty_790, i64 88

]]></Node>
<StgValue><ssdm name="empty_856"/></StgValue>
</operation>

<operation id="1093" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:655 %p_cast147 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_856, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast147"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1094" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:109 %e_dst_buffer_a_addr_13 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_13"/></StgValue>
</operation>

<operation id="1095" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:581 %store_ln56 = store i5 %empty_831, i12 %e_dst_buffer_a_addr_13

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1096" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:588 %empty_833 = lshr i512 %gmem_addr_46_read, i512 %p_cast539_cast

]]></Node>
<StgValue><ssdm name="empty_833"/></StgValue>
</operation>

<operation id="1097" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="5" op_0_bw="512">
<![CDATA[
.split14:589 %empty_834 = trunc i512 %empty_833

]]></Node>
<StgValue><ssdm name="empty_834"/></StgValue>
</operation>

<operation id="1098" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:596 %gmem_addr_47_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_47

]]></Node>
<StgValue><ssdm name="gmem_addr_47_read"/></StgValue>
</operation>

<operation id="1099" st_id="56" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:604 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1100" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:613 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1101" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:622 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1102" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:631 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1103" st_id="56" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:640 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1104" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:649 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1105" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="58">
<![CDATA[
.split14:656 %p_cast169_cast = sext i58 %p_cast147

]]></Node>
<StgValue><ssdm name="p_cast169_cast"/></StgValue>
</operation>

<operation id="1106" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:657 %gmem_addr_54 = getelementptr i512 %gmem, i64 %p_cast169_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_54"/></StgValue>
</operation>

<operation id="1107" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:658 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1108" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:663 %empty_859 = add i64 %empty_790, i64 92

]]></Node>
<StgValue><ssdm name="empty_859"/></StgValue>
</operation>

<operation id="1109" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:664 %p_cast148 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_859, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast148"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1110" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:110 %e_dst_buffer_a_addr_14 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_14"/></StgValue>
</operation>

<operation id="1111" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:590 %store_ln56 = store i5 %empty_834, i12 %e_dst_buffer_a_addr_14

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1112" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:597 %empty_836 = lshr i512 %gmem_addr_47_read, i512 %zext_ln56_1_cast

]]></Node>
<StgValue><ssdm name="empty_836"/></StgValue>
</operation>

<operation id="1113" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="512">
<![CDATA[
.split14:598 %empty_837 = trunc i512 %empty_836

]]></Node>
<StgValue><ssdm name="empty_837"/></StgValue>
</operation>

<operation id="1114" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:605 %gmem_addr_48_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_48

]]></Node>
<StgValue><ssdm name="gmem_addr_48_read"/></StgValue>
</operation>

<operation id="1115" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:613 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1116" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:622 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1117" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:631 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1118" st_id="57" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:640 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1119" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:649 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1120" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:658 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1121" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="58">
<![CDATA[
.split14:665 %p_cast171_cast = sext i58 %p_cast148

]]></Node>
<StgValue><ssdm name="p_cast171_cast"/></StgValue>
</operation>

<operation id="1122" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:666 %gmem_addr_55 = getelementptr i512 %gmem, i64 %p_cast171_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_55"/></StgValue>
</operation>

<operation id="1123" st_id="57" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:667 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1124" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:672 %empty_862 = add i64 %empty_790, i64 96

]]></Node>
<StgValue><ssdm name="empty_862"/></StgValue>
</operation>

<operation id="1125" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:673 %p_cast149 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_862, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast149"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1126" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:111 %e_dst_buffer_a_addr_15 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_15"/></StgValue>
</operation>

<operation id="1127" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:599 %store_ln56 = store i5 %empty_837, i12 %e_dst_buffer_a_addr_15

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1128" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:606 %empty_839 = lshr i512 %gmem_addr_48_read, i512 %p_cast525_cast

]]></Node>
<StgValue><ssdm name="empty_839"/></StgValue>
</operation>

<operation id="1129" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="5" op_0_bw="512">
<![CDATA[
.split14:607 %empty_840 = trunc i512 %empty_839

]]></Node>
<StgValue><ssdm name="empty_840"/></StgValue>
</operation>

<operation id="1130" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:614 %gmem_addr_49_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_49

]]></Node>
<StgValue><ssdm name="gmem_addr_49_read"/></StgValue>
</operation>

<operation id="1131" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:622 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1132" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:631 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1133" st_id="58" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:640 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1134" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:649 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1135" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:658 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1136" st_id="58" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:667 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1137" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="58">
<![CDATA[
.split14:674 %p_cast173_cast = sext i58 %p_cast149

]]></Node>
<StgValue><ssdm name="p_cast173_cast"/></StgValue>
</operation>

<operation id="1138" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:675 %gmem_addr_56 = getelementptr i512 %gmem, i64 %p_cast173_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_56"/></StgValue>
</operation>

<operation id="1139" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:676 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1140" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:681 %empty_865 = add i64 %empty_790, i64 100

]]></Node>
<StgValue><ssdm name="empty_865"/></StgValue>
</operation>

<operation id="1141" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:682 %p_cast150 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_865, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast150"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1142" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:112 %e_dst_buffer_a_addr_16 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_16"/></StgValue>
</operation>

<operation id="1143" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:608 %store_ln56 = store i5 %empty_840, i12 %e_dst_buffer_a_addr_16

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1144" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:615 %empty_842 = lshr i512 %gmem_addr_49_read, i512 %p_cast526_cast

]]></Node>
<StgValue><ssdm name="empty_842"/></StgValue>
</operation>

<operation id="1145" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="5" op_0_bw="512">
<![CDATA[
.split14:616 %empty_843 = trunc i512 %empty_842

]]></Node>
<StgValue><ssdm name="empty_843"/></StgValue>
</operation>

<operation id="1146" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:623 %gmem_addr_50_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_50

]]></Node>
<StgValue><ssdm name="gmem_addr_50_read"/></StgValue>
</operation>

<operation id="1147" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:631 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1148" st_id="59" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:640 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1149" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:649 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1150" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:658 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1151" st_id="59" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:667 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1152" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:676 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1153" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="58">
<![CDATA[
.split14:683 %p_cast175_cast = sext i58 %p_cast150

]]></Node>
<StgValue><ssdm name="p_cast175_cast"/></StgValue>
</operation>

<operation id="1154" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:684 %gmem_addr_57 = getelementptr i512 %gmem, i64 %p_cast175_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_57"/></StgValue>
</operation>

<operation id="1155" st_id="59" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:685 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1156" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:690 %empty_868 = add i64 %empty_790, i64 104

]]></Node>
<StgValue><ssdm name="empty_868"/></StgValue>
</operation>

<operation id="1157" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:691 %p_cast151 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_868, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast151"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1158" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:113 %e_dst_buffer_a_addr_17 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_17"/></StgValue>
</operation>

<operation id="1159" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:617 %store_ln56 = store i5 %empty_843, i12 %e_dst_buffer_a_addr_17

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1160" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:624 %empty_845 = lshr i512 %gmem_addr_50_read, i512 %p_cast527_cast

]]></Node>
<StgValue><ssdm name="empty_845"/></StgValue>
</operation>

<operation id="1161" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="5" op_0_bw="512">
<![CDATA[
.split14:625 %empty_846 = trunc i512 %empty_845

]]></Node>
<StgValue><ssdm name="empty_846"/></StgValue>
</operation>

<operation id="1162" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:632 %gmem_addr_51_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_51

]]></Node>
<StgValue><ssdm name="gmem_addr_51_read"/></StgValue>
</operation>

<operation id="1163" st_id="60" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:640 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1164" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:649 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1165" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:658 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1166" st_id="60" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:667 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1167" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:676 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1168" st_id="60" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:685 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1169" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="58">
<![CDATA[
.split14:692 %p_cast177_cast = sext i58 %p_cast151

]]></Node>
<StgValue><ssdm name="p_cast177_cast"/></StgValue>
</operation>

<operation id="1170" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:693 %gmem_addr_58 = getelementptr i512 %gmem, i64 %p_cast177_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_58"/></StgValue>
</operation>

<operation id="1171" st_id="60" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:694 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1172" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:699 %empty_871 = add i64 %empty_790, i64 108

]]></Node>
<StgValue><ssdm name="empty_871"/></StgValue>
</operation>

<operation id="1173" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:700 %p_cast152 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_871, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast152"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1174" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:114 %e_dst_buffer_a_addr_18 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_18"/></StgValue>
</operation>

<operation id="1175" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:626 %store_ln56 = store i5 %empty_846, i12 %e_dst_buffer_a_addr_18

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1176" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:633 %empty_848 = lshr i512 %gmem_addr_51_read, i512 %p_cast528_cast

]]></Node>
<StgValue><ssdm name="empty_848"/></StgValue>
</operation>

<operation id="1177" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="5" op_0_bw="512">
<![CDATA[
.split14:634 %empty_849 = trunc i512 %empty_848

]]></Node>
<StgValue><ssdm name="empty_849"/></StgValue>
</operation>

<operation id="1178" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:641 %gmem_addr_52_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_52

]]></Node>
<StgValue><ssdm name="gmem_addr_52_read"/></StgValue>
</operation>

<operation id="1179" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:649 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1180" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:658 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1181" st_id="61" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:667 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1182" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:676 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1183" st_id="61" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:685 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1184" st_id="61" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:694 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1185" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="58">
<![CDATA[
.split14:701 %p_cast179_cast = sext i58 %p_cast152

]]></Node>
<StgValue><ssdm name="p_cast179_cast"/></StgValue>
</operation>

<operation id="1186" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:702 %gmem_addr_59 = getelementptr i512 %gmem, i64 %p_cast179_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_59"/></StgValue>
</operation>

<operation id="1187" st_id="61" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:703 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1188" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:708 %empty_874 = add i64 %empty_790, i64 112

]]></Node>
<StgValue><ssdm name="empty_874"/></StgValue>
</operation>

<operation id="1189" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:709 %p_cast153 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_874, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast153"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1190" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:115 %e_dst_buffer_a_addr_19 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_19"/></StgValue>
</operation>

<operation id="1191" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:635 %store_ln56 = store i5 %empty_849, i12 %e_dst_buffer_a_addr_19

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1192" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:642 %empty_851 = lshr i512 %gmem_addr_52_read, i512 %p_cast529_cast

]]></Node>
<StgValue><ssdm name="empty_851"/></StgValue>
</operation>

<operation id="1193" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="5" op_0_bw="512">
<![CDATA[
.split14:643 %empty_852 = trunc i512 %empty_851

]]></Node>
<StgValue><ssdm name="empty_852"/></StgValue>
</operation>

<operation id="1194" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:650 %gmem_addr_53_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_53

]]></Node>
<StgValue><ssdm name="gmem_addr_53_read"/></StgValue>
</operation>

<operation id="1195" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:658 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1196" st_id="62" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:667 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1197" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:676 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1198" st_id="62" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:685 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1199" st_id="62" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:694 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1200" st_id="62" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:703 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1201" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="58">
<![CDATA[
.split14:710 %p_cast181_cast = sext i58 %p_cast153

]]></Node>
<StgValue><ssdm name="p_cast181_cast"/></StgValue>
</operation>

<operation id="1202" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:711 %gmem_addr_60 = getelementptr i512 %gmem, i64 %p_cast181_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_60"/></StgValue>
</operation>

<operation id="1203" st_id="62" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:712 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1204" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:717 %empty_877 = add i64 %empty_790, i64 116

]]></Node>
<StgValue><ssdm name="empty_877"/></StgValue>
</operation>

<operation id="1205" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:718 %p_cast154 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_877, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast154"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1206" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:116 %e_dst_buffer_a_addr_20 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_20"/></StgValue>
</operation>

<operation id="1207" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:644 %store_ln56 = store i5 %empty_852, i12 %e_dst_buffer_a_addr_20

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1208" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:651 %empty_854 = lshr i512 %gmem_addr_53_read, i512 %p_cast530_cast

]]></Node>
<StgValue><ssdm name="empty_854"/></StgValue>
</operation>

<operation id="1209" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="512">
<![CDATA[
.split14:652 %empty_855 = trunc i512 %empty_854

]]></Node>
<StgValue><ssdm name="empty_855"/></StgValue>
</operation>

<operation id="1210" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:659 %gmem_addr_54_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_54

]]></Node>
<StgValue><ssdm name="gmem_addr_54_read"/></StgValue>
</operation>

<operation id="1211" st_id="63" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:667 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1212" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:676 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1213" st_id="63" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:685 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1214" st_id="63" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:694 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1215" st_id="63" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:703 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1216" st_id="63" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:712 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1217" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="58">
<![CDATA[
.split14:719 %p_cast183_cast = sext i58 %p_cast154

]]></Node>
<StgValue><ssdm name="p_cast183_cast"/></StgValue>
</operation>

<operation id="1218" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:720 %gmem_addr_61 = getelementptr i512 %gmem, i64 %p_cast183_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_61"/></StgValue>
</operation>

<operation id="1219" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:721 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1220" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:726 %empty_880 = add i64 %empty_790, i64 120

]]></Node>
<StgValue><ssdm name="empty_880"/></StgValue>
</operation>

<operation id="1221" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:727 %p_cast155 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_880, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast155"/></StgValue>
</operation>

<operation id="1222" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:735 %empty_883 = add i64 %empty_790, i64 124

]]></Node>
<StgValue><ssdm name="empty_883"/></StgValue>
</operation>

<operation id="1223" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:736 %p_cast156 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_883, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast156"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1224" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:117 %e_dst_buffer_a_addr_21 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_21"/></StgValue>
</operation>

<operation id="1225" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:653 %store_ln56 = store i5 %empty_855, i12 %e_dst_buffer_a_addr_21

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1226" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:660 %empty_857 = lshr i512 %gmem_addr_54_read, i512 %p_cast531_cast

]]></Node>
<StgValue><ssdm name="empty_857"/></StgValue>
</operation>

<operation id="1227" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="5" op_0_bw="512">
<![CDATA[
.split14:661 %empty_858 = trunc i512 %empty_857

]]></Node>
<StgValue><ssdm name="empty_858"/></StgValue>
</operation>

<operation id="1228" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:668 %gmem_addr_55_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_55

]]></Node>
<StgValue><ssdm name="gmem_addr_55_read"/></StgValue>
</operation>

<operation id="1229" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:676 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1230" st_id="64" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:685 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1231" st_id="64" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:694 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1232" st_id="64" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:703 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1233" st_id="64" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:712 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1234" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:721 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1235" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="58">
<![CDATA[
.split14:728 %p_cast185_cast = sext i58 %p_cast155

]]></Node>
<StgValue><ssdm name="p_cast185_cast"/></StgValue>
</operation>

<operation id="1236" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:729 %gmem_addr_62 = getelementptr i512 %gmem, i64 %p_cast185_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_62"/></StgValue>
</operation>

<operation id="1237" st_id="64" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:730 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1238" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:118 %e_dst_buffer_a_addr_22 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_22"/></StgValue>
</operation>

<operation id="1239" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:662 %store_ln56 = store i5 %empty_858, i12 %e_dst_buffer_a_addr_22

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1240" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:669 %empty_860 = lshr i512 %gmem_addr_55_read, i512 %p_cast532_cast

]]></Node>
<StgValue><ssdm name="empty_860"/></StgValue>
</operation>

<operation id="1241" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="5" op_0_bw="512">
<![CDATA[
.split14:670 %empty_861 = trunc i512 %empty_860

]]></Node>
<StgValue><ssdm name="empty_861"/></StgValue>
</operation>

<operation id="1242" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:677 %gmem_addr_56_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_56

]]></Node>
<StgValue><ssdm name="gmem_addr_56_read"/></StgValue>
</operation>

<operation id="1243" st_id="65" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:685 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1244" st_id="65" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:694 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1245" st_id="65" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:703 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1246" st_id="65" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:712 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1247" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:721 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1248" st_id="65" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:730 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1249" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="58">
<![CDATA[
.split14:737 %p_cast187_cast = sext i58 %p_cast156

]]></Node>
<StgValue><ssdm name="p_cast187_cast"/></StgValue>
</operation>

<operation id="1250" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:738 %gmem_addr_63 = getelementptr i512 %gmem, i64 %p_cast187_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_63"/></StgValue>
</operation>

<operation id="1251" st_id="65" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:739 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1252" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:744 %empty_886 = add i64 %shl_ln56_cast, i64 %out_degree_read

]]></Node>
<StgValue><ssdm name="empty_886"/></StgValue>
</operation>

<operation id="1253" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:745 %p_cast157 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_886, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast157"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1254" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:119 %e_dst_buffer_a_addr_23 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_23"/></StgValue>
</operation>

<operation id="1255" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:671 %store_ln56 = store i5 %empty_861, i12 %e_dst_buffer_a_addr_23

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1256" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:678 %empty_863 = lshr i512 %gmem_addr_56_read, i512 %p_cast533_cast

]]></Node>
<StgValue><ssdm name="empty_863"/></StgValue>
</operation>

<operation id="1257" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="5" op_0_bw="512">
<![CDATA[
.split14:679 %empty_864 = trunc i512 %empty_863

]]></Node>
<StgValue><ssdm name="empty_864"/></StgValue>
</operation>

<operation id="1258" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:686 %gmem_addr_57_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_57

]]></Node>
<StgValue><ssdm name="gmem_addr_57_read"/></StgValue>
</operation>

<operation id="1259" st_id="66" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:694 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1260" st_id="66" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:703 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1261" st_id="66" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:712 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1262" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:721 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1263" st_id="66" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:730 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1264" st_id="66" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:739 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1265" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="58">
<![CDATA[
.split14:746 %p_cast189_cast = sext i58 %p_cast157

]]></Node>
<StgValue><ssdm name="p_cast189_cast"/></StgValue>
</operation>

<operation id="1266" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:747 %gmem_addr_64 = getelementptr i512 %gmem, i64 %p_cast189_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_64"/></StgValue>
</operation>

<operation id="1267" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:748 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="1268" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:753 %empty_889 = add i64 %empty_886, i64 4

]]></Node>
<StgValue><ssdm name="empty_889"/></StgValue>
</operation>

<operation id="1269" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:754 %p_cast158 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_889, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast158"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1270" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:120 %e_dst_buffer_a_addr_24 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_24"/></StgValue>
</operation>

<operation id="1271" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:680 %store_ln56 = store i5 %empty_864, i12 %e_dst_buffer_a_addr_24

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1272" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:687 %empty_866 = lshr i512 %gmem_addr_57_read, i512 %p_cast534_cast

]]></Node>
<StgValue><ssdm name="empty_866"/></StgValue>
</operation>

<operation id="1273" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="5" op_0_bw="512">
<![CDATA[
.split14:688 %empty_867 = trunc i512 %empty_866

]]></Node>
<StgValue><ssdm name="empty_867"/></StgValue>
</operation>

<operation id="1274" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:695 %gmem_addr_58_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_58

]]></Node>
<StgValue><ssdm name="gmem_addr_58_read"/></StgValue>
</operation>

<operation id="1275" st_id="67" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:703 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1276" st_id="67" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:712 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1277" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:721 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1278" st_id="67" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:730 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1279" st_id="67" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:739 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1280" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:748 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="1281" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="58">
<![CDATA[
.split14:755 %p_cast191_cast = sext i58 %p_cast158

]]></Node>
<StgValue><ssdm name="p_cast191_cast"/></StgValue>
</operation>

<operation id="1282" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:756 %gmem_addr_65 = getelementptr i512 %gmem, i64 %p_cast191_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_65"/></StgValue>
</operation>

<operation id="1283" st_id="67" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:757 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="1284" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:762 %empty_892 = add i64 %empty_886, i64 8

]]></Node>
<StgValue><ssdm name="empty_892"/></StgValue>
</operation>

<operation id="1285" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:763 %p_cast159 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_892, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast159"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1286" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:121 %e_dst_buffer_a_addr_25 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_25"/></StgValue>
</operation>

<operation id="1287" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:689 %store_ln56 = store i5 %empty_867, i12 %e_dst_buffer_a_addr_25

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1288" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:696 %empty_869 = lshr i512 %gmem_addr_58_read, i512 %p_cast535_cast

]]></Node>
<StgValue><ssdm name="empty_869"/></StgValue>
</operation>

<operation id="1289" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="5" op_0_bw="512">
<![CDATA[
.split14:697 %empty_870 = trunc i512 %empty_869

]]></Node>
<StgValue><ssdm name="empty_870"/></StgValue>
</operation>

<operation id="1290" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:704 %gmem_addr_59_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_59

]]></Node>
<StgValue><ssdm name="gmem_addr_59_read"/></StgValue>
</operation>

<operation id="1291" st_id="68" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:712 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1292" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:721 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1293" st_id="68" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:730 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1294" st_id="68" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:739 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1295" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:748 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="1296" st_id="68" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:757 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="1297" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="58">
<![CDATA[
.split14:764 %p_cast193_cast = sext i58 %p_cast159

]]></Node>
<StgValue><ssdm name="p_cast193_cast"/></StgValue>
</operation>

<operation id="1298" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:765 %gmem_addr_66 = getelementptr i512 %gmem, i64 %p_cast193_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_66"/></StgValue>
</operation>

<operation id="1299" st_id="68" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:766 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="1300" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:771 %empty_895 = add i64 %empty_886, i64 12

]]></Node>
<StgValue><ssdm name="empty_895"/></StgValue>
</operation>

<operation id="1301" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:772 %p_cast160 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_895, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast160"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1302" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:122 %e_dst_buffer_a_addr_26 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_26"/></StgValue>
</operation>

<operation id="1303" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:698 %store_ln56 = store i5 %empty_870, i12 %e_dst_buffer_a_addr_26

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1304" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:705 %empty_872 = lshr i512 %gmem_addr_59_read, i512 %p_cast536_cast

]]></Node>
<StgValue><ssdm name="empty_872"/></StgValue>
</operation>

<operation id="1305" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="512">
<![CDATA[
.split14:706 %empty_873 = trunc i512 %empty_872

]]></Node>
<StgValue><ssdm name="empty_873"/></StgValue>
</operation>

<operation id="1306" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:713 %gmem_addr_60_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_60

]]></Node>
<StgValue><ssdm name="gmem_addr_60_read"/></StgValue>
</operation>

<operation id="1307" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:721 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1308" st_id="69" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:730 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1309" st_id="69" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:739 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1310" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:748 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="1311" st_id="69" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:757 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="1312" st_id="69" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:766 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="1313" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="58">
<![CDATA[
.split14:773 %p_cast195_cast = sext i58 %p_cast160

]]></Node>
<StgValue><ssdm name="p_cast195_cast"/></StgValue>
</operation>

<operation id="1314" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:774 %gmem_addr_67 = getelementptr i512 %gmem, i64 %p_cast195_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_67"/></StgValue>
</operation>

<operation id="1315" st_id="69" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:775 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="1316" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:780 %empty_898 = add i64 %empty_886, i64 16

]]></Node>
<StgValue><ssdm name="empty_898"/></StgValue>
</operation>

<operation id="1317" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:781 %p_cast161 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_898, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast161"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1318" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:123 %e_dst_buffer_a_addr_27 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_27"/></StgValue>
</operation>

<operation id="1319" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:707 %store_ln56 = store i5 %empty_873, i12 %e_dst_buffer_a_addr_27

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1320" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:714 %empty_875 = lshr i512 %gmem_addr_60_read, i512 %p_cast537_cast

]]></Node>
<StgValue><ssdm name="empty_875"/></StgValue>
</operation>

<operation id="1321" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="5" op_0_bw="512">
<![CDATA[
.split14:715 %empty_876 = trunc i512 %empty_875

]]></Node>
<StgValue><ssdm name="empty_876"/></StgValue>
</operation>

<operation id="1322" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:722 %gmem_addr_61_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_61

]]></Node>
<StgValue><ssdm name="gmem_addr_61_read"/></StgValue>
</operation>

<operation id="1323" st_id="70" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:730 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1324" st_id="70" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:739 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1325" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:748 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="1326" st_id="70" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:757 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="1327" st_id="70" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:766 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="1328" st_id="70" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:775 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="1329" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="58">
<![CDATA[
.split14:782 %p_cast197_cast = sext i58 %p_cast161

]]></Node>
<StgValue><ssdm name="p_cast197_cast"/></StgValue>
</operation>

<operation id="1330" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:783 %gmem_addr_68 = getelementptr i512 %gmem, i64 %p_cast197_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_68"/></StgValue>
</operation>

<operation id="1331" st_id="70" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:784 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="1332" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:789 %empty_901 = add i64 %empty_886, i64 20

]]></Node>
<StgValue><ssdm name="empty_901"/></StgValue>
</operation>

<operation id="1333" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:790 %p_cast162 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_901, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast162"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="1334" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:124 %e_dst_buffer_a_addr_28 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_28"/></StgValue>
</operation>

<operation id="1335" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:716 %store_ln56 = store i5 %empty_876, i12 %e_dst_buffer_a_addr_28

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1336" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:723 %empty_878 = lshr i512 %gmem_addr_61_read, i512 %p_cast538_cast

]]></Node>
<StgValue><ssdm name="empty_878"/></StgValue>
</operation>

<operation id="1337" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="5" op_0_bw="512">
<![CDATA[
.split14:724 %empty_879 = trunc i512 %empty_878

]]></Node>
<StgValue><ssdm name="empty_879"/></StgValue>
</operation>

<operation id="1338" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:731 %gmem_addr_62_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_62

]]></Node>
<StgValue><ssdm name="gmem_addr_62_read"/></StgValue>
</operation>

<operation id="1339" st_id="71" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:739 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1340" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:748 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="1341" st_id="71" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:757 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="1342" st_id="71" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:766 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="1343" st_id="71" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:775 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="1344" st_id="71" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:784 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="1345" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="58">
<![CDATA[
.split14:791 %p_cast199_cast = sext i58 %p_cast162

]]></Node>
<StgValue><ssdm name="p_cast199_cast"/></StgValue>
</operation>

<operation id="1346" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:792 %gmem_addr_69 = getelementptr i512 %gmem, i64 %p_cast199_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_69"/></StgValue>
</operation>

<operation id="1347" st_id="71" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:793 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="1348" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:798 %empty_904 = add i64 %empty_886, i64 24

]]></Node>
<StgValue><ssdm name="empty_904"/></StgValue>
</operation>

<operation id="1349" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:799 %p_cast163 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_904, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast163"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="1350" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:125 %e_dst_buffer_a_addr_29 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_29"/></StgValue>
</operation>

<operation id="1351" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:725 %store_ln56 = store i5 %empty_879, i12 %e_dst_buffer_a_addr_29

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1352" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:732 %empty_881 = lshr i512 %gmem_addr_62_read, i512 %p_cast539_cast

]]></Node>
<StgValue><ssdm name="empty_881"/></StgValue>
</operation>

<operation id="1353" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="5" op_0_bw="512">
<![CDATA[
.split14:733 %empty_882 = trunc i512 %empty_881

]]></Node>
<StgValue><ssdm name="empty_882"/></StgValue>
</operation>

<operation id="1354" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:740 %gmem_addr_63_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_63

]]></Node>
<StgValue><ssdm name="gmem_addr_63_read"/></StgValue>
</operation>

<operation id="1355" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:748 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="1356" st_id="72" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:757 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="1357" st_id="72" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:766 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="1358" st_id="72" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:775 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="1359" st_id="72" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:784 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="1360" st_id="72" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:793 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="1361" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="58">
<![CDATA[
.split14:800 %p_cast201_cast = sext i58 %p_cast163

]]></Node>
<StgValue><ssdm name="p_cast201_cast"/></StgValue>
</operation>

<operation id="1362" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:801 %gmem_addr_70 = getelementptr i512 %gmem, i64 %p_cast201_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_70"/></StgValue>
</operation>

<operation id="1363" st_id="72" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:802 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="1364" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:807 %empty_907 = add i64 %empty_886, i64 28

]]></Node>
<StgValue><ssdm name="empty_907"/></StgValue>
</operation>

<operation id="1365" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:808 %p_cast164 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_907, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast164"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="1366" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:126 %e_dst_buffer_a_addr_30 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_30"/></StgValue>
</operation>

<operation id="1367" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:734 %store_ln56 = store i5 %empty_882, i12 %e_dst_buffer_a_addr_30

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1368" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:741 %empty_884 = lshr i512 %gmem_addr_63_read, i512 %zext_ln56_1_cast

]]></Node>
<StgValue><ssdm name="empty_884"/></StgValue>
</operation>

<operation id="1369" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="5" op_0_bw="512">
<![CDATA[
.split14:742 %empty_885 = trunc i512 %empty_884

]]></Node>
<StgValue><ssdm name="empty_885"/></StgValue>
</operation>

<operation id="1370" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:749 %gmem_addr_64_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_64

]]></Node>
<StgValue><ssdm name="gmem_addr_64_read"/></StgValue>
</operation>

<operation id="1371" st_id="73" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:757 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="1372" st_id="73" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:766 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="1373" st_id="73" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:775 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="1374" st_id="73" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:784 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="1375" st_id="73" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:793 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="1376" st_id="73" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:802 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="1377" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="58">
<![CDATA[
.split14:809 %p_cast203_cast = sext i58 %p_cast164

]]></Node>
<StgValue><ssdm name="p_cast203_cast"/></StgValue>
</operation>

<operation id="1378" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:810 %gmem_addr_71 = getelementptr i512 %gmem, i64 %p_cast203_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_71"/></StgValue>
</operation>

<operation id="1379" st_id="73" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:811 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="1380" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:816 %empty_910 = add i64 %empty_886, i64 32

]]></Node>
<StgValue><ssdm name="empty_910"/></StgValue>
</operation>

<operation id="1381" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:817 %p_cast165 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_910, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast165"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="1382" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:127 %e_dst_buffer_a_addr_31 = getelementptr i5 %e_dst_buffer_a, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="e_dst_buffer_a_addr_31"/></StgValue>
</operation>

<operation id="1383" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split14:743 %store_ln56 = store i5 %empty_885, i12 %e_dst_buffer_a_addr_31

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1384" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:750 %empty_887 = lshr i512 %gmem_addr_64_read, i512 %p_cast541_cast

]]></Node>
<StgValue><ssdm name="empty_887"/></StgValue>
</operation>

<operation id="1385" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="512">
<![CDATA[
.split14:751 %empty_888 = trunc i512 %empty_887

]]></Node>
<StgValue><ssdm name="empty_888"/></StgValue>
</operation>

<operation id="1386" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:758 %gmem_addr_65_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_65

]]></Node>
<StgValue><ssdm name="gmem_addr_65_read"/></StgValue>
</operation>

<operation id="1387" st_id="74" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:766 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="1388" st_id="74" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:775 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="1389" st_id="74" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:784 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="1390" st_id="74" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:793 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="1391" st_id="74" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:802 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="1392" st_id="74" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:811 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="1393" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="58">
<![CDATA[
.split14:818 %p_cast205_cast = sext i58 %p_cast165

]]></Node>
<StgValue><ssdm name="p_cast205_cast"/></StgValue>
</operation>

<operation id="1394" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:819 %gmem_addr_72 = getelementptr i512 %gmem, i64 %p_cast205_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_72"/></StgValue>
</operation>

<operation id="1395" st_id="74" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:820 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="1396" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:825 %empty_913 = add i64 %empty_886, i64 36

]]></Node>
<StgValue><ssdm name="empty_913"/></StgValue>
</operation>

<operation id="1397" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:826 %p_cast166 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_913, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast166"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="1398" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:128 %out_deg_buffer_a_addr = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr"/></StgValue>
</operation>

<operation id="1399" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:752 %store_ln56 = store i32 %empty_888, i12 %out_deg_buffer_a_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1400" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:759 %empty_890 = lshr i512 %gmem_addr_65_read, i512 %p_cast542_cast

]]></Node>
<StgValue><ssdm name="empty_890"/></StgValue>
</operation>

<operation id="1401" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="512">
<![CDATA[
.split14:760 %empty_891 = trunc i512 %empty_890

]]></Node>
<StgValue><ssdm name="empty_891"/></StgValue>
</operation>

<operation id="1402" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:767 %gmem_addr_66_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_66

]]></Node>
<StgValue><ssdm name="gmem_addr_66_read"/></StgValue>
</operation>

<operation id="1403" st_id="75" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:775 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="1404" st_id="75" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:784 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="1405" st_id="75" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:793 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="1406" st_id="75" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:802 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="1407" st_id="75" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:811 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="1408" st_id="75" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:820 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="1409" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="58">
<![CDATA[
.split14:827 %p_cast207_cast = sext i58 %p_cast166

]]></Node>
<StgValue><ssdm name="p_cast207_cast"/></StgValue>
</operation>

<operation id="1410" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:828 %gmem_addr_73 = getelementptr i512 %gmem, i64 %p_cast207_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_73"/></StgValue>
</operation>

<operation id="1411" st_id="75" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:829 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="1412" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:834 %empty_916 = add i64 %empty_886, i64 40

]]></Node>
<StgValue><ssdm name="empty_916"/></StgValue>
</operation>

<operation id="1413" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:835 %p_cast167 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_916, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast167"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="1414" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:129 %out_deg_buffer_a_addr_1 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_1"/></StgValue>
</operation>

<operation id="1415" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:761 %store_ln56 = store i32 %empty_891, i12 %out_deg_buffer_a_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1416" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:768 %empty_893 = lshr i512 %gmem_addr_66_read, i512 %p_cast543_cast

]]></Node>
<StgValue><ssdm name="empty_893"/></StgValue>
</operation>

<operation id="1417" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="512">
<![CDATA[
.split14:769 %empty_894 = trunc i512 %empty_893

]]></Node>
<StgValue><ssdm name="empty_894"/></StgValue>
</operation>

<operation id="1418" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:776 %gmem_addr_67_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_67

]]></Node>
<StgValue><ssdm name="gmem_addr_67_read"/></StgValue>
</operation>

<operation id="1419" st_id="76" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:784 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="1420" st_id="76" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:793 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="1421" st_id="76" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:802 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="1422" st_id="76" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:811 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="1423" st_id="76" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:820 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="1424" st_id="76" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:829 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="1425" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="58">
<![CDATA[
.split14:836 %p_cast209_cast = sext i58 %p_cast167

]]></Node>
<StgValue><ssdm name="p_cast209_cast"/></StgValue>
</operation>

<operation id="1426" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:837 %gmem_addr_74 = getelementptr i512 %gmem, i64 %p_cast209_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_74"/></StgValue>
</operation>

<operation id="1427" st_id="76" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:838 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="1428" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:843 %empty_919 = add i64 %empty_886, i64 44

]]></Node>
<StgValue><ssdm name="empty_919"/></StgValue>
</operation>

<operation id="1429" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:844 %p_cast168 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_919, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast168"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="1430" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:130 %out_deg_buffer_a_addr_2 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_109

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_2"/></StgValue>
</operation>

<operation id="1431" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:770 %store_ln56 = store i32 %empty_894, i12 %out_deg_buffer_a_addr_2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1432" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:777 %empty_896 = lshr i512 %gmem_addr_67_read, i512 %p_cast544_cast

]]></Node>
<StgValue><ssdm name="empty_896"/></StgValue>
</operation>

<operation id="1433" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="512">
<![CDATA[
.split14:778 %empty_897 = trunc i512 %empty_896

]]></Node>
<StgValue><ssdm name="empty_897"/></StgValue>
</operation>

<operation id="1434" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:785 %gmem_addr_68_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_68

]]></Node>
<StgValue><ssdm name="gmem_addr_68_read"/></StgValue>
</operation>

<operation id="1435" st_id="77" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:793 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="1436" st_id="77" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:802 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="1437" st_id="77" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:811 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="1438" st_id="77" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:820 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="1439" st_id="77" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:829 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="1440" st_id="77" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:838 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="1441" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="58">
<![CDATA[
.split14:845 %p_cast211_cast = sext i58 %p_cast168

]]></Node>
<StgValue><ssdm name="p_cast211_cast"/></StgValue>
</operation>

<operation id="1442" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:846 %gmem_addr_75 = getelementptr i512 %gmem, i64 %p_cast211_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_75"/></StgValue>
</operation>

<operation id="1443" st_id="77" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:847 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="1444" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:852 %empty_922 = add i64 %empty_886, i64 48

]]></Node>
<StgValue><ssdm name="empty_922"/></StgValue>
</operation>

<operation id="1445" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:853 %p_cast169 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_922, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast169"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="1446" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:131 %out_deg_buffer_a_addr_3 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_3"/></StgValue>
</operation>

<operation id="1447" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:779 %store_ln56 = store i32 %empty_897, i12 %out_deg_buffer_a_addr_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1448" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:786 %empty_899 = lshr i512 %gmem_addr_68_read, i512 %p_cast545_cast

]]></Node>
<StgValue><ssdm name="empty_899"/></StgValue>
</operation>

<operation id="1449" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="512">
<![CDATA[
.split14:787 %empty_900 = trunc i512 %empty_899

]]></Node>
<StgValue><ssdm name="empty_900"/></StgValue>
</operation>

<operation id="1450" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:794 %gmem_addr_69_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_69

]]></Node>
<StgValue><ssdm name="gmem_addr_69_read"/></StgValue>
</operation>

<operation id="1451" st_id="78" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:802 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="1452" st_id="78" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:811 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="1453" st_id="78" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:820 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="1454" st_id="78" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:829 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="1455" st_id="78" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:838 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="1456" st_id="78" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:847 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="1457" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="58">
<![CDATA[
.split14:854 %p_cast213_cast = sext i58 %p_cast169

]]></Node>
<StgValue><ssdm name="p_cast213_cast"/></StgValue>
</operation>

<operation id="1458" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:855 %gmem_addr_76 = getelementptr i512 %gmem, i64 %p_cast213_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_76"/></StgValue>
</operation>

<operation id="1459" st_id="78" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:856 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="1460" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:861 %empty_925 = add i64 %empty_886, i64 52

]]></Node>
<StgValue><ssdm name="empty_925"/></StgValue>
</operation>

<operation id="1461" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:862 %p_cast170 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_925, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast170"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="1462" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:132 %out_deg_buffer_a_addr_4 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_4"/></StgValue>
</operation>

<operation id="1463" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:788 %store_ln56 = store i32 %empty_900, i12 %out_deg_buffer_a_addr_4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1464" st_id="79" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:795 %empty_902 = lshr i512 %gmem_addr_69_read, i512 %p_cast546_cast

]]></Node>
<StgValue><ssdm name="empty_902"/></StgValue>
</operation>

<operation id="1465" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="512">
<![CDATA[
.split14:796 %empty_903 = trunc i512 %empty_902

]]></Node>
<StgValue><ssdm name="empty_903"/></StgValue>
</operation>

<operation id="1466" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:803 %gmem_addr_70_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_70

]]></Node>
<StgValue><ssdm name="gmem_addr_70_read"/></StgValue>
</operation>

<operation id="1467" st_id="79" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:811 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="1468" st_id="79" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:820 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="1469" st_id="79" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:829 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="1470" st_id="79" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:838 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="1471" st_id="79" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:847 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="1472" st_id="79" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:856 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="1473" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="58">
<![CDATA[
.split14:863 %p_cast215_cast = sext i58 %p_cast170

]]></Node>
<StgValue><ssdm name="p_cast215_cast"/></StgValue>
</operation>

<operation id="1474" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:864 %gmem_addr_77 = getelementptr i512 %gmem, i64 %p_cast215_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_77"/></StgValue>
</operation>

<operation id="1475" st_id="79" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:865 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="1476" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:870 %empty_928 = add i64 %empty_886, i64 56

]]></Node>
<StgValue><ssdm name="empty_928"/></StgValue>
</operation>

<operation id="1477" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:871 %p_cast171 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_928, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast171"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="1478" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:133 %out_deg_buffer_a_addr_5 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_5"/></StgValue>
</operation>

<operation id="1479" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:797 %store_ln56 = store i32 %empty_903, i12 %out_deg_buffer_a_addr_5

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1480" st_id="80" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:804 %empty_905 = lshr i512 %gmem_addr_70_read, i512 %p_cast547_cast

]]></Node>
<StgValue><ssdm name="empty_905"/></StgValue>
</operation>

<operation id="1481" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="512">
<![CDATA[
.split14:805 %empty_906 = trunc i512 %empty_905

]]></Node>
<StgValue><ssdm name="empty_906"/></StgValue>
</operation>

<operation id="1482" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:812 %gmem_addr_71_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_71

]]></Node>
<StgValue><ssdm name="gmem_addr_71_read"/></StgValue>
</operation>

<operation id="1483" st_id="80" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:820 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="1484" st_id="80" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:829 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="1485" st_id="80" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:838 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="1486" st_id="80" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:847 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="1487" st_id="80" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:856 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="1488" st_id="80" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:865 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="1489" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="58">
<![CDATA[
.split14:872 %p_cast217_cast = sext i58 %p_cast171

]]></Node>
<StgValue><ssdm name="p_cast217_cast"/></StgValue>
</operation>

<operation id="1490" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:873 %gmem_addr_78 = getelementptr i512 %gmem, i64 %p_cast217_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_78"/></StgValue>
</operation>

<operation id="1491" st_id="80" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:874 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="1492" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:879 %empty_931 = add i64 %empty_886, i64 60

]]></Node>
<StgValue><ssdm name="empty_931"/></StgValue>
</operation>

<operation id="1493" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:880 %p_cast172 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_931, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast172"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="1494" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:134 %out_deg_buffer_a_addr_6 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_6"/></StgValue>
</operation>

<operation id="1495" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:806 %store_ln56 = store i32 %empty_906, i12 %out_deg_buffer_a_addr_6

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1496" st_id="81" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:813 %empty_908 = lshr i512 %gmem_addr_71_read, i512 %p_cast548_cast

]]></Node>
<StgValue><ssdm name="empty_908"/></StgValue>
</operation>

<operation id="1497" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="512">
<![CDATA[
.split14:814 %empty_909 = trunc i512 %empty_908

]]></Node>
<StgValue><ssdm name="empty_909"/></StgValue>
</operation>

<operation id="1498" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:821 %gmem_addr_72_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_72

]]></Node>
<StgValue><ssdm name="gmem_addr_72_read"/></StgValue>
</operation>

<operation id="1499" st_id="81" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:829 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="1500" st_id="81" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:838 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="1501" st_id="81" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:847 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="1502" st_id="81" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:856 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="1503" st_id="81" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:865 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="1504" st_id="81" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:874 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="1505" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="58">
<![CDATA[
.split14:881 %p_cast219_cast = sext i58 %p_cast172

]]></Node>
<StgValue><ssdm name="p_cast219_cast"/></StgValue>
</operation>

<operation id="1506" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:882 %gmem_addr_79 = getelementptr i512 %gmem, i64 %p_cast219_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_79"/></StgValue>
</operation>

<operation id="1507" st_id="81" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:883 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="1508" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:888 %empty_934 = add i64 %empty_886, i64 64

]]></Node>
<StgValue><ssdm name="empty_934"/></StgValue>
</operation>

<operation id="1509" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:889 %p_cast173 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_934, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast173"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="1510" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:135 %out_deg_buffer_a_addr_7 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_7"/></StgValue>
</operation>

<operation id="1511" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:815 %store_ln56 = store i32 %empty_909, i12 %out_deg_buffer_a_addr_7

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1512" st_id="82" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:822 %empty_911 = lshr i512 %gmem_addr_72_read, i512 %p_cast549_cast

]]></Node>
<StgValue><ssdm name="empty_911"/></StgValue>
</operation>

<operation id="1513" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="512">
<![CDATA[
.split14:823 %empty_912 = trunc i512 %empty_911

]]></Node>
<StgValue><ssdm name="empty_912"/></StgValue>
</operation>

<operation id="1514" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:830 %gmem_addr_73_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_73

]]></Node>
<StgValue><ssdm name="gmem_addr_73_read"/></StgValue>
</operation>

<operation id="1515" st_id="82" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:838 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="1516" st_id="82" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:847 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="1517" st_id="82" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:856 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="1518" st_id="82" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:865 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="1519" st_id="82" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:874 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="1520" st_id="82" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:883 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="1521" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="58">
<![CDATA[
.split14:890 %p_cast221_cast = sext i58 %p_cast173

]]></Node>
<StgValue><ssdm name="p_cast221_cast"/></StgValue>
</operation>

<operation id="1522" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:891 %gmem_addr_80 = getelementptr i512 %gmem, i64 %p_cast221_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_80"/></StgValue>
</operation>

<operation id="1523" st_id="82" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:892 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="1524" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:897 %empty_937 = add i64 %empty_886, i64 68

]]></Node>
<StgValue><ssdm name="empty_937"/></StgValue>
</operation>

<operation id="1525" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:898 %p_cast174 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_937, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast174"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="1526" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:136 %out_deg_buffer_a_addr_8 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_8"/></StgValue>
</operation>

<operation id="1527" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:824 %store_ln56 = store i32 %empty_912, i12 %out_deg_buffer_a_addr_8

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1528" st_id="83" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:831 %empty_914 = lshr i512 %gmem_addr_73_read, i512 %p_cast550_cast

]]></Node>
<StgValue><ssdm name="empty_914"/></StgValue>
</operation>

<operation id="1529" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="512">
<![CDATA[
.split14:832 %empty_915 = trunc i512 %empty_914

]]></Node>
<StgValue><ssdm name="empty_915"/></StgValue>
</operation>

<operation id="1530" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:839 %gmem_addr_74_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_74

]]></Node>
<StgValue><ssdm name="gmem_addr_74_read"/></StgValue>
</operation>

<operation id="1531" st_id="83" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:847 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="1532" st_id="83" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:856 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="1533" st_id="83" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:865 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="1534" st_id="83" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:874 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="1535" st_id="83" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:883 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="1536" st_id="83" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:892 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="1537" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="58">
<![CDATA[
.split14:899 %p_cast223_cast = sext i58 %p_cast174

]]></Node>
<StgValue><ssdm name="p_cast223_cast"/></StgValue>
</operation>

<operation id="1538" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:900 %gmem_addr_81 = getelementptr i512 %gmem, i64 %p_cast223_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_81"/></StgValue>
</operation>

<operation id="1539" st_id="83" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:901 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="1540" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:906 %empty_940 = add i64 %empty_886, i64 72

]]></Node>
<StgValue><ssdm name="empty_940"/></StgValue>
</operation>

<operation id="1541" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:907 %p_cast175 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_940, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast175"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="1542" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:137 %out_deg_buffer_a_addr_9 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_9"/></StgValue>
</operation>

<operation id="1543" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:833 %store_ln56 = store i32 %empty_915, i12 %out_deg_buffer_a_addr_9

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1544" st_id="84" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:840 %empty_917 = lshr i512 %gmem_addr_74_read, i512 %p_cast551_cast

]]></Node>
<StgValue><ssdm name="empty_917"/></StgValue>
</operation>

<operation id="1545" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="512">
<![CDATA[
.split14:841 %empty_918 = trunc i512 %empty_917

]]></Node>
<StgValue><ssdm name="empty_918"/></StgValue>
</operation>

<operation id="1546" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:848 %gmem_addr_75_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_75

]]></Node>
<StgValue><ssdm name="gmem_addr_75_read"/></StgValue>
</operation>

<operation id="1547" st_id="84" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:856 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="1548" st_id="84" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:865 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="1549" st_id="84" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:874 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="1550" st_id="84" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:883 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="1551" st_id="84" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:892 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="1552" st_id="84" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:901 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="1553" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="58">
<![CDATA[
.split14:908 %p_cast225_cast = sext i58 %p_cast175

]]></Node>
<StgValue><ssdm name="p_cast225_cast"/></StgValue>
</operation>

<operation id="1554" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:909 %gmem_addr_82 = getelementptr i512 %gmem, i64 %p_cast225_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_82"/></StgValue>
</operation>

<operation id="1555" st_id="84" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:910 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="1556" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:915 %empty_943 = add i64 %empty_886, i64 76

]]></Node>
<StgValue><ssdm name="empty_943"/></StgValue>
</operation>

<operation id="1557" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:916 %p_cast176 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_943, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast176"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="1558" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:138 %out_deg_buffer_a_addr_10 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_10"/></StgValue>
</operation>

<operation id="1559" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:842 %store_ln56 = store i32 %empty_918, i12 %out_deg_buffer_a_addr_10

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1560" st_id="85" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:849 %empty_920 = lshr i512 %gmem_addr_75_read, i512 %p_cast552_cast

]]></Node>
<StgValue><ssdm name="empty_920"/></StgValue>
</operation>

<operation id="1561" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="512">
<![CDATA[
.split14:850 %empty_921 = trunc i512 %empty_920

]]></Node>
<StgValue><ssdm name="empty_921"/></StgValue>
</operation>

<operation id="1562" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:857 %gmem_addr_76_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_76

]]></Node>
<StgValue><ssdm name="gmem_addr_76_read"/></StgValue>
</operation>

<operation id="1563" st_id="85" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:865 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="1564" st_id="85" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:874 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="1565" st_id="85" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:883 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="1566" st_id="85" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:892 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="1567" st_id="85" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:901 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="1568" st_id="85" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:910 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="1569" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="58">
<![CDATA[
.split14:917 %p_cast227_cast = sext i58 %p_cast176

]]></Node>
<StgValue><ssdm name="p_cast227_cast"/></StgValue>
</operation>

<operation id="1570" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:918 %gmem_addr_83 = getelementptr i512 %gmem, i64 %p_cast227_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_83"/></StgValue>
</operation>

<operation id="1571" st_id="85" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:919 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="1572" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:924 %empty_946 = add i64 %empty_886, i64 80

]]></Node>
<StgValue><ssdm name="empty_946"/></StgValue>
</operation>

<operation id="1573" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:925 %p_cast177 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_946, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast177"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="1574" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:139 %out_deg_buffer_a_addr_11 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_11"/></StgValue>
</operation>

<operation id="1575" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:851 %store_ln56 = store i32 %empty_921, i12 %out_deg_buffer_a_addr_11

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1576" st_id="86" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:858 %empty_923 = lshr i512 %gmem_addr_76_read, i512 %p_cast553_cast

]]></Node>
<StgValue><ssdm name="empty_923"/></StgValue>
</operation>

<operation id="1577" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="512">
<![CDATA[
.split14:859 %empty_924 = trunc i512 %empty_923

]]></Node>
<StgValue><ssdm name="empty_924"/></StgValue>
</operation>

<operation id="1578" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:866 %gmem_addr_77_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_77

]]></Node>
<StgValue><ssdm name="gmem_addr_77_read"/></StgValue>
</operation>

<operation id="1579" st_id="86" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:874 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="1580" st_id="86" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:883 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="1581" st_id="86" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:892 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="1582" st_id="86" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:901 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="1583" st_id="86" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:910 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="1584" st_id="86" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:919 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="1585" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="58">
<![CDATA[
.split14:926 %p_cast229_cast = sext i58 %p_cast177

]]></Node>
<StgValue><ssdm name="p_cast229_cast"/></StgValue>
</operation>

<operation id="1586" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:927 %gmem_addr_84 = getelementptr i512 %gmem, i64 %p_cast229_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_84"/></StgValue>
</operation>

<operation id="1587" st_id="86" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:928 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="1588" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:933 %empty_949 = add i64 %empty_886, i64 84

]]></Node>
<StgValue><ssdm name="empty_949"/></StgValue>
</operation>

<operation id="1589" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:934 %p_cast178 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_949, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast178"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="1590" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:140 %out_deg_buffer_a_addr_12 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_12"/></StgValue>
</operation>

<operation id="1591" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:860 %store_ln56 = store i32 %empty_924, i12 %out_deg_buffer_a_addr_12

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1592" st_id="87" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:867 %empty_926 = lshr i512 %gmem_addr_77_read, i512 %p_cast554_cast

]]></Node>
<StgValue><ssdm name="empty_926"/></StgValue>
</operation>

<operation id="1593" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="512">
<![CDATA[
.split14:868 %empty_927 = trunc i512 %empty_926

]]></Node>
<StgValue><ssdm name="empty_927"/></StgValue>
</operation>

<operation id="1594" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:875 %gmem_addr_78_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_78

]]></Node>
<StgValue><ssdm name="gmem_addr_78_read"/></StgValue>
</operation>

<operation id="1595" st_id="87" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:883 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="1596" st_id="87" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:892 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="1597" st_id="87" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:901 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="1598" st_id="87" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:910 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="1599" st_id="87" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:919 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="1600" st_id="87" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:928 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="1601" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="58">
<![CDATA[
.split14:935 %p_cast231_cast = sext i58 %p_cast178

]]></Node>
<StgValue><ssdm name="p_cast231_cast"/></StgValue>
</operation>

<operation id="1602" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:936 %gmem_addr_85 = getelementptr i512 %gmem, i64 %p_cast231_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_85"/></StgValue>
</operation>

<operation id="1603" st_id="87" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:937 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="1604" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:942 %empty_952 = add i64 %empty_886, i64 88

]]></Node>
<StgValue><ssdm name="empty_952"/></StgValue>
</operation>

<operation id="1605" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:943 %p_cast179 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_952, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast179"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="1606" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:141 %out_deg_buffer_a_addr_13 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_13"/></StgValue>
</operation>

<operation id="1607" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:869 %store_ln56 = store i32 %empty_927, i12 %out_deg_buffer_a_addr_13

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1608" st_id="88" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:876 %empty_929 = lshr i512 %gmem_addr_78_read, i512 %p_cast555_cast

]]></Node>
<StgValue><ssdm name="empty_929"/></StgValue>
</operation>

<operation id="1609" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="512">
<![CDATA[
.split14:877 %empty_930 = trunc i512 %empty_929

]]></Node>
<StgValue><ssdm name="empty_930"/></StgValue>
</operation>

<operation id="1610" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:884 %gmem_addr_79_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_79

]]></Node>
<StgValue><ssdm name="gmem_addr_79_read"/></StgValue>
</operation>

<operation id="1611" st_id="88" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:892 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="1612" st_id="88" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:901 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="1613" st_id="88" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:910 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="1614" st_id="88" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:919 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="1615" st_id="88" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:928 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="1616" st_id="88" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:937 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="1617" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="58">
<![CDATA[
.split14:944 %p_cast233_cast = sext i58 %p_cast179

]]></Node>
<StgValue><ssdm name="p_cast233_cast"/></StgValue>
</operation>

<operation id="1618" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:945 %gmem_addr_86 = getelementptr i512 %gmem, i64 %p_cast233_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_86"/></StgValue>
</operation>

<operation id="1619" st_id="88" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:946 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="1620" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:951 %empty_955 = add i64 %empty_886, i64 92

]]></Node>
<StgValue><ssdm name="empty_955"/></StgValue>
</operation>

<operation id="1621" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:952 %p_cast180 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_955, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast180"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="1622" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:142 %out_deg_buffer_a_addr_14 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_14"/></StgValue>
</operation>

<operation id="1623" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:878 %store_ln56 = store i32 %empty_930, i12 %out_deg_buffer_a_addr_14

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1624" st_id="89" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:885 %empty_932 = lshr i512 %gmem_addr_79_read, i512 %zext_ln72_cast

]]></Node>
<StgValue><ssdm name="empty_932"/></StgValue>
</operation>

<operation id="1625" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="512">
<![CDATA[
.split14:886 %empty_933 = trunc i512 %empty_932

]]></Node>
<StgValue><ssdm name="empty_933"/></StgValue>
</operation>

<operation id="1626" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:893 %gmem_addr_80_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_80

]]></Node>
<StgValue><ssdm name="gmem_addr_80_read"/></StgValue>
</operation>

<operation id="1627" st_id="89" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:901 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="1628" st_id="89" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:910 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="1629" st_id="89" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:919 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="1630" st_id="89" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:928 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="1631" st_id="89" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:937 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="1632" st_id="89" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:946 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="1633" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="58">
<![CDATA[
.split14:953 %p_cast235_cast = sext i58 %p_cast180

]]></Node>
<StgValue><ssdm name="p_cast235_cast"/></StgValue>
</operation>

<operation id="1634" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:954 %gmem_addr_87 = getelementptr i512 %gmem, i64 %p_cast235_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_87"/></StgValue>
</operation>

<operation id="1635" st_id="89" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:955 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="1636" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:960 %empty_958 = add i64 %empty_886, i64 96

]]></Node>
<StgValue><ssdm name="empty_958"/></StgValue>
</operation>

<operation id="1637" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:961 %p_cast181 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_958, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast181"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="1638" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:143 %out_deg_buffer_a_addr_15 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_15"/></StgValue>
</operation>

<operation id="1639" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:887 %store_ln56 = store i32 %empty_933, i12 %out_deg_buffer_a_addr_15

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1640" st_id="90" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:894 %empty_935 = lshr i512 %gmem_addr_80_read, i512 %p_cast541_cast

]]></Node>
<StgValue><ssdm name="empty_935"/></StgValue>
</operation>

<operation id="1641" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="512">
<![CDATA[
.split14:895 %empty_936 = trunc i512 %empty_935

]]></Node>
<StgValue><ssdm name="empty_936"/></StgValue>
</operation>

<operation id="1642" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:902 %gmem_addr_81_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_81

]]></Node>
<StgValue><ssdm name="gmem_addr_81_read"/></StgValue>
</operation>

<operation id="1643" st_id="90" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:910 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="1644" st_id="90" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:919 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="1645" st_id="90" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:928 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="1646" st_id="90" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:937 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="1647" st_id="90" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:946 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="1648" st_id="90" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:955 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="1649" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="58">
<![CDATA[
.split14:962 %p_cast237_cast = sext i58 %p_cast181

]]></Node>
<StgValue><ssdm name="p_cast237_cast"/></StgValue>
</operation>

<operation id="1650" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:963 %gmem_addr_88 = getelementptr i512 %gmem, i64 %p_cast237_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_88"/></StgValue>
</operation>

<operation id="1651" st_id="90" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:964 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="1652" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:969 %empty_961 = add i64 %empty_886, i64 100

]]></Node>
<StgValue><ssdm name="empty_961"/></StgValue>
</operation>

<operation id="1653" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:970 %p_cast182 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_961, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast182"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="1654" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:144 %out_deg_buffer_a_addr_16 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_16"/></StgValue>
</operation>

<operation id="1655" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:896 %store_ln56 = store i32 %empty_936, i12 %out_deg_buffer_a_addr_16

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1656" st_id="91" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:903 %empty_938 = lshr i512 %gmem_addr_81_read, i512 %p_cast542_cast

]]></Node>
<StgValue><ssdm name="empty_938"/></StgValue>
</operation>

<operation id="1657" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="512">
<![CDATA[
.split14:904 %empty_939 = trunc i512 %empty_938

]]></Node>
<StgValue><ssdm name="empty_939"/></StgValue>
</operation>

<operation id="1658" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:911 %gmem_addr_82_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_82

]]></Node>
<StgValue><ssdm name="gmem_addr_82_read"/></StgValue>
</operation>

<operation id="1659" st_id="91" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:919 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="1660" st_id="91" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:928 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="1661" st_id="91" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:937 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="1662" st_id="91" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:946 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="1663" st_id="91" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:955 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="1664" st_id="91" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:964 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="1665" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="58">
<![CDATA[
.split14:971 %p_cast239_cast = sext i58 %p_cast182

]]></Node>
<StgValue><ssdm name="p_cast239_cast"/></StgValue>
</operation>

<operation id="1666" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:972 %gmem_addr_89 = getelementptr i512 %gmem, i64 %p_cast239_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_89"/></StgValue>
</operation>

<operation id="1667" st_id="91" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:973 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="1668" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:978 %empty_964 = add i64 %empty_886, i64 104

]]></Node>
<StgValue><ssdm name="empty_964"/></StgValue>
</operation>

<operation id="1669" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:979 %p_cast183 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_964, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast183"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="1670" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:145 %out_deg_buffer_a_addr_17 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_17"/></StgValue>
</operation>

<operation id="1671" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:905 %store_ln56 = store i32 %empty_939, i12 %out_deg_buffer_a_addr_17

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1672" st_id="92" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:912 %empty_941 = lshr i512 %gmem_addr_82_read, i512 %p_cast543_cast

]]></Node>
<StgValue><ssdm name="empty_941"/></StgValue>
</operation>

<operation id="1673" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="512">
<![CDATA[
.split14:913 %empty_942 = trunc i512 %empty_941

]]></Node>
<StgValue><ssdm name="empty_942"/></StgValue>
</operation>

<operation id="1674" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:920 %gmem_addr_83_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_83

]]></Node>
<StgValue><ssdm name="gmem_addr_83_read"/></StgValue>
</operation>

<operation id="1675" st_id="92" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:928 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="1676" st_id="92" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:937 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="1677" st_id="92" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:946 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="1678" st_id="92" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:955 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="1679" st_id="92" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:964 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="1680" st_id="92" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:973 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="1681" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="58">
<![CDATA[
.split14:980 %p_cast241_cast = sext i58 %p_cast183

]]></Node>
<StgValue><ssdm name="p_cast241_cast"/></StgValue>
</operation>

<operation id="1682" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:981 %gmem_addr_90 = getelementptr i512 %gmem, i64 %p_cast241_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_90"/></StgValue>
</operation>

<operation id="1683" st_id="92" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:982 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="1684" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:987 %empty_967 = add i64 %empty_886, i64 108

]]></Node>
<StgValue><ssdm name="empty_967"/></StgValue>
</operation>

<operation id="1685" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:988 %p_cast184 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_967, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast184"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="1686" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:146 %out_deg_buffer_a_addr_18 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_18"/></StgValue>
</operation>

<operation id="1687" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:914 %store_ln56 = store i32 %empty_942, i12 %out_deg_buffer_a_addr_18

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1688" st_id="93" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:921 %empty_944 = lshr i512 %gmem_addr_83_read, i512 %p_cast544_cast

]]></Node>
<StgValue><ssdm name="empty_944"/></StgValue>
</operation>

<operation id="1689" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="512">
<![CDATA[
.split14:922 %empty_945 = trunc i512 %empty_944

]]></Node>
<StgValue><ssdm name="empty_945"/></StgValue>
</operation>

<operation id="1690" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:929 %gmem_addr_84_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_84

]]></Node>
<StgValue><ssdm name="gmem_addr_84_read"/></StgValue>
</operation>

<operation id="1691" st_id="93" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:937 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="1692" st_id="93" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:946 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="1693" st_id="93" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:955 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="1694" st_id="93" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:964 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="1695" st_id="93" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:973 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="1696" st_id="93" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:982 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="1697" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="58">
<![CDATA[
.split14:989 %p_cast243_cast = sext i58 %p_cast184

]]></Node>
<StgValue><ssdm name="p_cast243_cast"/></StgValue>
</operation>

<operation id="1698" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:990 %gmem_addr_91 = getelementptr i512 %gmem, i64 %p_cast243_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_91"/></StgValue>
</operation>

<operation id="1699" st_id="93" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:991 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="1700" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:996 %empty_970 = add i64 %empty_886, i64 112

]]></Node>
<StgValue><ssdm name="empty_970"/></StgValue>
</operation>

<operation id="1701" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:997 %p_cast185 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_970, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast185"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="1702" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:147 %out_deg_buffer_a_addr_19 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_19"/></StgValue>
</operation>

<operation id="1703" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:923 %store_ln56 = store i32 %empty_945, i12 %out_deg_buffer_a_addr_19

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1704" st_id="94" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:930 %empty_947 = lshr i512 %gmem_addr_84_read, i512 %p_cast545_cast

]]></Node>
<StgValue><ssdm name="empty_947"/></StgValue>
</operation>

<operation id="1705" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="512">
<![CDATA[
.split14:931 %empty_948 = trunc i512 %empty_947

]]></Node>
<StgValue><ssdm name="empty_948"/></StgValue>
</operation>

<operation id="1706" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:938 %gmem_addr_85_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_85

]]></Node>
<StgValue><ssdm name="gmem_addr_85_read"/></StgValue>
</operation>

<operation id="1707" st_id="94" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:946 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="1708" st_id="94" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:955 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="1709" st_id="94" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:964 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="1710" st_id="94" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:973 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="1711" st_id="94" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:982 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="1712" st_id="94" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:991 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="1713" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="58">
<![CDATA[
.split14:998 %p_cast245_cast = sext i58 %p_cast185

]]></Node>
<StgValue><ssdm name="p_cast245_cast"/></StgValue>
</operation>

<operation id="1714" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:999 %gmem_addr_92 = getelementptr i512 %gmem, i64 %p_cast245_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_92"/></StgValue>
</operation>

<operation id="1715" st_id="94" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1000 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="1716" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:1005 %empty_973 = add i64 %empty_886, i64 116

]]></Node>
<StgValue><ssdm name="empty_973"/></StgValue>
</operation>

<operation id="1717" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:1006 %p_cast186 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_973, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast186"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="1718" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:148 %out_deg_buffer_a_addr_20 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_20"/></StgValue>
</operation>

<operation id="1719" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:932 %store_ln56 = store i32 %empty_948, i12 %out_deg_buffer_a_addr_20

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1720" st_id="95" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:939 %empty_950 = lshr i512 %gmem_addr_85_read, i512 %p_cast546_cast

]]></Node>
<StgValue><ssdm name="empty_950"/></StgValue>
</operation>

<operation id="1721" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="512">
<![CDATA[
.split14:940 %empty_951 = trunc i512 %empty_950

]]></Node>
<StgValue><ssdm name="empty_951"/></StgValue>
</operation>

<operation id="1722" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:947 %gmem_addr_86_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_86

]]></Node>
<StgValue><ssdm name="gmem_addr_86_read"/></StgValue>
</operation>

<operation id="1723" st_id="95" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:955 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="1724" st_id="95" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:964 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="1725" st_id="95" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:973 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="1726" st_id="95" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:982 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="1727" st_id="95" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:991 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="1728" st_id="95" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1000 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="1729" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="58">
<![CDATA[
.split14:1007 %p_cast247_cast = sext i58 %p_cast186

]]></Node>
<StgValue><ssdm name="p_cast247_cast"/></StgValue>
</operation>

<operation id="1730" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:1008 %gmem_addr_93 = getelementptr i512 %gmem, i64 %p_cast247_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_93"/></StgValue>
</operation>

<operation id="1731" st_id="95" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1009 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="1732" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:1014 %empty_976 = add i64 %empty_886, i64 120

]]></Node>
<StgValue><ssdm name="empty_976"/></StgValue>
</operation>

<operation id="1733" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:1015 %p_cast187 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_976, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast187"/></StgValue>
</operation>

<operation id="1734" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:1023 %empty_979 = add i64 %empty_886, i64 124

]]></Node>
<StgValue><ssdm name="empty_979"/></StgValue>
</operation>

<operation id="1735" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:1024 %p_cast188 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_979, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast188"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="1736" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:149 %out_deg_buffer_a_addr_21 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_21"/></StgValue>
</operation>

<operation id="1737" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:941 %store_ln56 = store i32 %empty_951, i12 %out_deg_buffer_a_addr_21

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1738" st_id="96" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:948 %empty_953 = lshr i512 %gmem_addr_86_read, i512 %p_cast547_cast

]]></Node>
<StgValue><ssdm name="empty_953"/></StgValue>
</operation>

<operation id="1739" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="512">
<![CDATA[
.split14:949 %empty_954 = trunc i512 %empty_953

]]></Node>
<StgValue><ssdm name="empty_954"/></StgValue>
</operation>

<operation id="1740" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:956 %gmem_addr_87_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_87

]]></Node>
<StgValue><ssdm name="gmem_addr_87_read"/></StgValue>
</operation>

<operation id="1741" st_id="96" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:964 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="1742" st_id="96" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:973 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="1743" st_id="96" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:982 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="1744" st_id="96" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:991 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="1745" st_id="96" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1000 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="1746" st_id="96" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1009 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="1747" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="58">
<![CDATA[
.split14:1016 %p_cast249_cast = sext i58 %p_cast187

]]></Node>
<StgValue><ssdm name="p_cast249_cast"/></StgValue>
</operation>

<operation id="1748" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:1017 %gmem_addr_94 = getelementptr i512 %gmem, i64 %p_cast249_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_94"/></StgValue>
</operation>

<operation id="1749" st_id="96" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1018 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="1750" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:150 %out_deg_buffer_a_addr_22 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_22"/></StgValue>
</operation>

<operation id="1751" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:950 %store_ln56 = store i32 %empty_954, i12 %out_deg_buffer_a_addr_22

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1752" st_id="97" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:957 %empty_956 = lshr i512 %gmem_addr_87_read, i512 %p_cast548_cast

]]></Node>
<StgValue><ssdm name="empty_956"/></StgValue>
</operation>

<operation id="1753" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="512">
<![CDATA[
.split14:958 %empty_957 = trunc i512 %empty_956

]]></Node>
<StgValue><ssdm name="empty_957"/></StgValue>
</operation>

<operation id="1754" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:965 %gmem_addr_88_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_88

]]></Node>
<StgValue><ssdm name="gmem_addr_88_read"/></StgValue>
</operation>

<operation id="1755" st_id="97" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:973 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="1756" st_id="97" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:982 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="1757" st_id="97" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:991 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="1758" st_id="97" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1000 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="1759" st_id="97" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1009 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="1760" st_id="97" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1018 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="1761" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="58">
<![CDATA[
.split14:1025 %p_cast251_cast = sext i58 %p_cast188

]]></Node>
<StgValue><ssdm name="p_cast251_cast"/></StgValue>
</operation>

<operation id="1762" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split14:1026 %gmem_addr_95 = getelementptr i512 %gmem, i64 %p_cast251_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_95"/></StgValue>
</operation>

<operation id="1763" st_id="97" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1027 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="1764" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:151 %out_deg_buffer_a_addr_23 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_23"/></StgValue>
</operation>

<operation id="1765" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:959 %store_ln56 = store i32 %empty_957, i12 %out_deg_buffer_a_addr_23

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1766" st_id="98" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:966 %empty_959 = lshr i512 %gmem_addr_88_read, i512 %p_cast549_cast

]]></Node>
<StgValue><ssdm name="empty_959"/></StgValue>
</operation>

<operation id="1767" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="512">
<![CDATA[
.split14:967 %empty_960 = trunc i512 %empty_959

]]></Node>
<StgValue><ssdm name="empty_960"/></StgValue>
</operation>

<operation id="1768" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:974 %gmem_addr_89_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_89

]]></Node>
<StgValue><ssdm name="gmem_addr_89_read"/></StgValue>
</operation>

<operation id="1769" st_id="98" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:982 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="1770" st_id="98" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:991 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="1771" st_id="98" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1000 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="1772" st_id="98" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1009 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="1773" st_id="98" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1018 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="1774" st_id="98" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1027 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="1775" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:152 %out_deg_buffer_a_addr_24 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_24"/></StgValue>
</operation>

<operation id="1776" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:968 %store_ln56 = store i32 %empty_960, i12 %out_deg_buffer_a_addr_24

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1777" st_id="99" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:975 %empty_962 = lshr i512 %gmem_addr_89_read, i512 %p_cast550_cast

]]></Node>
<StgValue><ssdm name="empty_962"/></StgValue>
</operation>

<operation id="1778" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="512">
<![CDATA[
.split14:976 %empty_963 = trunc i512 %empty_962

]]></Node>
<StgValue><ssdm name="empty_963"/></StgValue>
</operation>

<operation id="1779" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:983 %gmem_addr_90_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_90

]]></Node>
<StgValue><ssdm name="gmem_addr_90_read"/></StgValue>
</operation>

<operation id="1780" st_id="99" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:991 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="1781" st_id="99" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1000 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="1782" st_id="99" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1009 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="1783" st_id="99" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1018 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="1784" st_id="99" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1027 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="1785" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:153 %out_deg_buffer_a_addr_25 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_25"/></StgValue>
</operation>

<operation id="1786" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:977 %store_ln56 = store i32 %empty_963, i12 %out_deg_buffer_a_addr_25

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1787" st_id="100" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:984 %empty_965 = lshr i512 %gmem_addr_90_read, i512 %p_cast551_cast

]]></Node>
<StgValue><ssdm name="empty_965"/></StgValue>
</operation>

<operation id="1788" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="512">
<![CDATA[
.split14:985 %empty_966 = trunc i512 %empty_965

]]></Node>
<StgValue><ssdm name="empty_966"/></StgValue>
</operation>

<operation id="1789" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:992 %gmem_addr_91_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_91

]]></Node>
<StgValue><ssdm name="gmem_addr_91_read"/></StgValue>
</operation>

<operation id="1790" st_id="100" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1000 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="1791" st_id="100" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1009 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="1792" st_id="100" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1018 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="1793" st_id="100" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1027 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="1794" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:154 %out_deg_buffer_a_addr_26 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_26"/></StgValue>
</operation>

<operation id="1795" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:986 %store_ln56 = store i32 %empty_966, i12 %out_deg_buffer_a_addr_26

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1796" st_id="101" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:993 %empty_968 = lshr i512 %gmem_addr_91_read, i512 %p_cast552_cast

]]></Node>
<StgValue><ssdm name="empty_968"/></StgValue>
</operation>

<operation id="1797" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="512">
<![CDATA[
.split14:994 %empty_969 = trunc i512 %empty_968

]]></Node>
<StgValue><ssdm name="empty_969"/></StgValue>
</operation>

<operation id="1798" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:1001 %gmem_addr_92_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_92

]]></Node>
<StgValue><ssdm name="gmem_addr_92_read"/></StgValue>
</operation>

<operation id="1799" st_id="101" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1009 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="1800" st_id="101" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1018 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="1801" st_id="101" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1027 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="1802" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:155 %out_deg_buffer_a_addr_27 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_27"/></StgValue>
</operation>

<operation id="1803" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:995 %store_ln56 = store i32 %empty_969, i12 %out_deg_buffer_a_addr_27

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1804" st_id="102" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:1002 %empty_971 = lshr i512 %gmem_addr_92_read, i512 %p_cast553_cast

]]></Node>
<StgValue><ssdm name="empty_971"/></StgValue>
</operation>

<operation id="1805" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="512">
<![CDATA[
.split14:1003 %empty_972 = trunc i512 %empty_971

]]></Node>
<StgValue><ssdm name="empty_972"/></StgValue>
</operation>

<operation id="1806" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:1010 %gmem_addr_93_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_93

]]></Node>
<StgValue><ssdm name="gmem_addr_93_read"/></StgValue>
</operation>

<operation id="1807" st_id="102" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1018 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="1808" st_id="102" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1027 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="1809" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:156 %out_deg_buffer_a_addr_28 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_28"/></StgValue>
</operation>

<operation id="1810" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:1004 %store_ln56 = store i32 %empty_972, i12 %out_deg_buffer_a_addr_28

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1811" st_id="103" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:1011 %empty_974 = lshr i512 %gmem_addr_93_read, i512 %p_cast554_cast

]]></Node>
<StgValue><ssdm name="empty_974"/></StgValue>
</operation>

<operation id="1812" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="512">
<![CDATA[
.split14:1012 %empty_975 = trunc i512 %empty_974

]]></Node>
<StgValue><ssdm name="empty_975"/></StgValue>
</operation>

<operation id="1813" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:1019 %gmem_addr_94_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_94

]]></Node>
<StgValue><ssdm name="gmem_addr_94_read"/></StgValue>
</operation>

<operation id="1814" st_id="103" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:1027 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="1815" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:157 %out_deg_buffer_a_addr_29 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_29"/></StgValue>
</operation>

<operation id="1816" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:1013 %store_ln56 = store i32 %empty_975, i12 %out_deg_buffer_a_addr_29

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1817" st_id="104" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:1020 %empty_977 = lshr i512 %gmem_addr_94_read, i512 %p_cast555_cast

]]></Node>
<StgValue><ssdm name="empty_977"/></StgValue>
</operation>

<operation id="1818" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="512">
<![CDATA[
.split14:1021 %empty_978 = trunc i512 %empty_977

]]></Node>
<StgValue><ssdm name="empty_978"/></StgValue>
</operation>

<operation id="1819" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:1028 %gmem_addr_95_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_95

]]></Node>
<StgValue><ssdm name="gmem_addr_95_read"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="1820" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:158 %out_deg_buffer_a_addr_30 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_30"/></StgValue>
</operation>

<operation id="1821" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:1022 %store_ln56 = store i32 %empty_978, i12 %out_deg_buffer_a_addr_30

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1822" st_id="105" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:1029 %empty_980 = lshr i512 %gmem_addr_95_read, i512 %zext_ln72_cast

]]></Node>
<StgValue><ssdm name="empty_980"/></StgValue>
</operation>

<operation id="1823" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="512">
<![CDATA[
.split14:1030 %empty_981 = trunc i512 %empty_980

]]></Node>
<StgValue><ssdm name="empty_981"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="1824" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:159 %out_deg_buffer_a_addr_31 = getelementptr i32 %out_deg_buffer_a, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="out_deg_buffer_a_addr_31"/></StgValue>
</operation>

<operation id="1825" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split14:160 %specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln54"/></StgValue>
</operation>

<operation id="1826" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:161 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="1827" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:1031 %store_ln56 = store i32 %empty_981, i12 %out_deg_buffer_a_addr_31

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1828" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0">
<![CDATA[
.split14:1033 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
