{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608837873891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608837873892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 16:24:33 2020 " "Processing started: Thu Dec 24 16:24:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608837873892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837873892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS_232 -c RS_232 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RS_232 -c RS_232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837873892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608837874040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608837874040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-behav " "Found design unit 1: UART_RX-behav" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884984 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-behav " "Found design unit 1: rx-behav" {  } { { "../Receptor/rx.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884985 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../Receptor/rx.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/mod_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/mod_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_7seg-behav " "Found design unit 1: mod_7seg-behav" {  } { { "../Receptor/mod_7seg.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/mod_7seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884985 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_7seg " "Found entity 1: mod_7seg" {  } { { "../Receptor/mod_7seg.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/mod_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Punto_B-behav " "Found design unit 1: Punto_B-behav" {  } { { "../Parte_B/Punto_B/Punto_B.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884986 ""} { "Info" "ISGN_ENTITY_NAME" "1 Punto_B " "Found entity 1: Punto_B" {  } { { "../Parte_B/Punto_B/Punto_B.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/pkg_rom.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/pkg_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_rom " "Found design unit 1: pkg_rom" {  } { { "../Parte_B/Memoria_ROM/pkg_rom.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/pkg_rom.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884987 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_rom-body " "Found design unit 2: pkg_rom-body" {  } { { "../Parte_B/Memoria_ROM/pkg_rom.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/pkg_rom.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/Memoria_ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/Memoria_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoria_ROM-behav " "Found design unit 1: Memoria_ROM-behav" {  } { { "../Parte_B/Memoria_ROM/Memoria_ROM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/Memoria_ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884987 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria_ROM " "Found entity 1: Memoria_ROM" {  } { { "../Parte_B/Memoria_ROM/Memoria_ROM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/Memoria_ROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Memoria-behav " "Found design unit 1: FSM_Memoria-behav" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884988 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Memoria " "Found entity 1: FSM_Memoria" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_memoria-behav " "Found design unit 1: Contador_memoria-behav" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884989 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_memoria " "Found entity 1: Contador_memoria" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Punto_A-behav " "Found design unit 1: Punto_A-behav" {  } { { "../Parte_A/Punto_A/Punto_A.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Punto_A " "Found entity 1: Punto_A" {  } { { "../Parte_A/Punto_A/Punto_A.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Reg_despl/Reg_Despl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Reg_despl/Reg_Despl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Despl-behav " "Found design unit 1: Reg_Despl-behav" {  } { { "../Parte_A/Reg_despl/Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Reg_despl/Reg_Despl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Despl " "Found entity 1: Reg_Despl" {  } { { "../Parte_A/Reg_despl/Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Reg_despl/Reg_Despl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Reg_Despl-behav " "Found design unit 1: FSM_Reg_Despl-behav" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884991 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Reg_Despl " "Found entity 1: FSM_Reg_Despl" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-behav " "Found design unit 1: FFD-behav" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884992 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/cont_bin/cont_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/cont_bin/cont_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_bin-behav " "Found design unit 1: cont_bin-behav" {  } { { "../Parte_A/cont_bin/cont_bin.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/cont_bin/cont_bin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884992 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_bin " "Found entity 1: cont_bin" {  } { { "../Parte_A/cont_bin/cont_bin.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/cont_bin/cont_bin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/cont_bin_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/cont_bin_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_bin_lcd-behav " "Found design unit 1: cont_bin_lcd-behav" {  } { { "../LCD/cont_bin_lcd.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/cont_bin_lcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884993 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_bin_lcd " "Found entity 1: cont_bin_lcd" {  } { { "../LCD/cont_bin_lcd.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/cont_bin_lcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-behav " "Found design unit 1: LCD-behav" {  } { { "../LCD/LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884994 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "../LCD/LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_LCD-behav " "Found design unit 1: FSM_LCD-behav" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884995 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_LCD " "Found entity 1: FSM_LCD" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS_232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RS_232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS_232-behav " "Found design unit 1: RS_232-behav" {  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884996 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS_232 " "Found entity 1: RS_232" {  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_RS_232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_RS_232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_RS_232-behav " "Found design unit 1: tb_RS_232-behav" {  } { { "tb_RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/tb_RS_232.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884996 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_RS_232 " "Found entity 1: tb_RS_232" {  } { { "tb_RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/tb_RS_232.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884996 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux componentes/Mux_habilitacion.vhd " "Entity \"Mux\" obtained from \"componentes/Mux_habilitacion.vhd\" instead of from Quartus Prime megafunction library" {  } { { "componentes/Mux_habilitacion.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/Mux_habilitacion.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1608837884997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/Mux_habilitacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/Mux_habilitacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-behav " "Found design unit 1: Mux-behav" {  } { { "componentes/Mux_habilitacion.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/Mux_habilitacion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884997 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "componentes/Mux_habilitacion.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/Mux_habilitacion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/sincronizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/sincronizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincronizador-behav " "Found design unit 1: sincronizador-behav" {  } { { "componentes/sincronizador.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/sincronizador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884998 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "componentes/sincronizador.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/sincronizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/divisores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/divisores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisores-behav " "Found design unit 1: divisores-behav" {  } { { "componentes/divisores.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/divisores.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884998 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisores " "Found entity 1: divisores" {  } { { "componentes/divisores.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/divisores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/antirrebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/antirrebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antirrebote-behav " "Found design unit 1: antirrebote-behav" {  } { { "componentes/antirrebote.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/antirrebote.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884999 ""} { "Info" "ISGN_ENTITY_NAME" "1 antirrebote " "Found entity 1: antirrebote" {  } { { "componentes/antirrebote.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/antirrebote.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837884999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837884999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS_232 " "Elaborating entity \"RS_232\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608837885081 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direccion RS_232.vhd(165) " "Verilog HDL or VHDL warning at RS_232.vhd(165): object \"direccion\" assigned a value but never read" {  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608837885084 "|RS_232"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enviadoXcont RS_232.vhd(166) " "Verilog HDL or VHDL warning at RS_232.vhd(166): object \"enviadoXcont\" assigned a value but never read" {  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608837885084 "|RS_232"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antirrebote antirrebote:\\antirrebotes:0:antirreb " "Elaborating entity \"antirrebote\" for hierarchy \"antirrebote:\\antirrebotes:0:antirreb\"" {  } { { "RS_232.vhd" "\\antirrebotes:0:antirreb" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizador sincronizador:\\sincronizadores:0:sinc " "Elaborating entity \"sincronizador\" for hierarchy \"sincronizador:\\sincronizadores:0:sinc\"" {  } { { "RS_232.vhd" "\\sincronizadores:0:sinc" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Punto_A Punto_A:Parte_A " "Elaborating entity \"Punto_A\" for hierarchy \"Punto_A:Parte_A\"" {  } { { "RS_232.vhd" "Parte_A" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_bin Punto_A:Parte_A\|cont_bin:Cont " "Elaborating entity \"cont_bin\" for hierarchy \"Punto_A:Parte_A\|cont_bin:Cont\"" {  } { { "../Parte_A/Punto_A/Punto_A.vhd" "Cont" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Despl Punto_A:Parte_A\|Reg_Despl:Reg " "Elaborating entity \"Reg_Despl\" for hierarchy \"Punto_A:Parte_A\|Reg_Despl:Reg\"" {  } { { "../Parte_A/Punto_A/Punto_A.vhd" "Reg" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff " "Elaborating entity \"FFD\" for hierarchy \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\"" {  } { { "../Parte_A/Reg_despl/Reg_Despl.vhd" "\\reg_despl:0:primero:priff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Reg_despl/Reg_Despl.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Reg_Despl Punto_A:Parte_A\|FSM_Reg_Despl:FSM " "Elaborating entity \"FSM_Reg_Despl\" for hierarchy \"Punto_A:Parte_A\|FSM_Reg_Despl:FSM\"" {  } { { "../Parte_A/Punto_A/Punto_A.vhd" "FSM" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885120 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "syn_encoding one hot ../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd(27) " "Invalid value \"one hot\" for synthesis attribute \"syn_encoding\" at ../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd(27)" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 27 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837885121 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885121 "|RS_232|Punto_A:Parte_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885121 "|RS_232|Punto_A:Parte_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885121 "|RS_232|Punto_A:Parte_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 't' in enumerated type" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885121 "|RS_232|Punto_A:Parte_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states FSM_Reg_Despl.vhd(20) " "VHDL Attribute warning in FSM_Reg_Despl.vhd(20): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1608837885121 "|RS_232|Punto_A:Parte_A|FSM_Reg_Despl:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Punto_B Punto_B:Parte_B " "Elaborating entity \"Punto_B\" for hierarchy \"Punto_B:Parte_B\"" {  } { { "RS_232.vhd" "Parte_B" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_ROM Punto_B:Parte_B\|Memoria_ROM:Memoria " "Elaborating entity \"Memoria_ROM\" for hierarchy \"Punto_B:Parte_B\|Memoria_ROM:Memoria\"" {  } { { "../Parte_B/Punto_B/Punto_B.vhd" "Memoria" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Memoria Punto_B:Parte_B\|FSM_Memoria:FSM " "Elaborating entity \"FSM_Memoria\" for hierarchy \"Punto_B:Parte_B\|FSM_Memoria:FSM\"" {  } { { "../Parte_B/Punto_B/Punto_B.vhd" "FSM" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885130 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "syn_encoding one_hot ../Parte_B/FSM_Memoria/FSM_Memoria.vhd(30) " "Invalid value \"one_hot\" for synthesis attribute \"syn_encoding\" at ../Parte_B/FSM_Memoria/FSM_Memoria.vhd(30)" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 30 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837885131 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885131 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885131 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885131 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "_ FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character '_' in enumerated type" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885131 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 't' in enumerated type" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885131 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states FSM_Memoria.vhd(23) " "VHDL Attribute warning in FSM_Memoria.vhd(23): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1608837885131 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_memoria Punto_B:Parte_B\|Contador_memoria:Contador " "Elaborating entity \"Contador_memoria\" for hierarchy \"Punto_B:Parte_B\|Contador_memoria:Contador\"" {  } { { "../Parte_B/Punto_B/Punto_B.vhd" "Contador" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885136 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[4\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[4\]\" at Contador_memoria.vhd(35)" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837885138 "|RS_232|Punto_B:Parte_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[3\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[3\]\" at Contador_memoria.vhd(35)" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837885138 "|RS_232|Punto_B:Parte_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[2\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[2\]\" at Contador_memoria.vhd(35)" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837885138 "|RS_232|Punto_B:Parte_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[1\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[1\]\" at Contador_memoria.vhd(35)" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837885138 "|RS_232|Punto_B:Parte_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[0\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[0\]\" at Contador_memoria.vhd(35)" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837885138 "|RS_232|Punto_B:Parte_B|Contador_memoria:Contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisores divisores:Clock " "Elaborating entity \"divisores\" for hierarchy \"divisores:Clock\"" {  } { { "RS_232.vhd" "Clock" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:Multiplexer " "Elaborating entity \"Mux\" for hierarchy \"Mux:Multiplexer\"" {  } { { "RS_232.vhd" "Multiplexer" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:mod_lcd " "Elaborating entity \"LCD\" for hierarchy \"LCD:mod_lcd\"" {  } { { "RS_232.vhd" "mod_lcd" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_LCD LCD:mod_lcd\|FSM_LCD:fsm " "Elaborating entity \"FSM_LCD\" for hierarchy \"LCD:mod_lcd\|FSM_LCD:fsm\"" {  } { { "../LCD/LCD.vhd" "fsm" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885153 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "syn_encoding one hot ../LCD/FSM_LCD.vhd(33) " "Invalid value \"one hot\" for synthesis attribute \"syn_encoding\" at ../LCD/FSM_LCD.vhd(33)" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 33 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837885153 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885153 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885153 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885153 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 't' in enumerated type" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885153 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states FSM_LCD.vhd(22) " "VHDL Attribute warning in FSM_LCD.vhd(22): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1608837885153 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_low FSM_LCD.vhd(53) " "VHDL Process Statement warning at FSM_LCD.vhd(53): signal \"reset_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608837885154 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag FSM_LCD.vhd(61) " "VHDL Process Statement warning at FSM_LCD.vhd(61): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608837885156 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_proc:flag FSM_LCD.vhd(61) " "Inferred latch for \"nx_proc:flag\" at FSM_LCD.vhd(61)" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837885159 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_bin_lcd LCD:mod_lcd\|cont_bin_lcd:cont " "Elaborating entity \"cont_bin_lcd\" for hierarchy \"LCD:mod_lcd\|cont_bin_lcd:cont\"" {  } { { "../LCD/LCD.vhd" "cont" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:Receptor " "Elaborating entity \"rx\" for hierarchy \"rx:Receptor\"" {  } { { "RS_232.vhd" "Receptor" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX rx:Receptor\|UART_RX:uart " "Elaborating entity \"UART_RX\" for hierarchy \"rx:Receptor\|UART_RX:uart\"" {  } { { "../Receptor/rx.vhd" "uart" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885185 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "syn_encoding one hot ../UART_RX/UART_RX.vhd(23) " "Invalid value \"one hot\" for synthesis attribute \"syn_encoding\" at ../UART_RX/UART_RX.vhd(23)" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 23 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837885186 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o UART_RX.vhd(19) " "VHDL warning at UART_RX.vhd(19): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 19 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885186 "|RS_232|rx:Receptor|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n UART_RX.vhd(19) " "VHDL warning at UART_RX.vhd(19): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 19 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885186 "|RS_232|rx:Receptor|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e UART_RX.vhd(19) " "VHDL warning at UART_RX.vhd(19): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 19 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885186 "|RS_232|rx:Receptor|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t UART_RX.vhd(19) " "VHDL warning at UART_RX.vhd(19): used 'X' for unrecognized character 't' in enumerated type" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 19 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837885186 "|RS_232|rx:Receptor|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states UART_RX.vhd(19) " "VHDL Attribute warning in UART_RX.vhd(19): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 19 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1608837885186 "|RS_232|rx:Receptor|UART_RX:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_7seg rx:Receptor\|mod_7seg:seg " "Elaborating entity \"mod_7seg\" for hierarchy \"rx:Receptor\|mod_7seg:seg\"" {  } { { "../Receptor/rx.vhd" "seg" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837885192 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux:Multiplexer\|Mux0 " "Found clock multiplexer Mux:Multiplexer\|Mux0" {  } { { "componentes/Mux_habilitacion.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/Mux_habilitacion.vhd" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608837885387 "|RS_232|Mux:Multiplexer|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1608837885387 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[0\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[0\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[1\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[1\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[2\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[2\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[3\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[3\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[4\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[4\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[5\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[5\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837885391 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1608837885391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD:mod_lcd\|FSM_LCD:fsm\|\\nx_proc:flag " "Latch LCD:mod_lcd\|FSM_LCD:fsm\|\\nx_proc:flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronizador:\\sincronizadores:0:sinc\|syncin " "Ports D and ENA on the latch are fed by the same signal sincronizador:\\sincronizadores:0:sinc\|syncin" {  } { { "componentes/sincronizador.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/sincronizador.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608837885797 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608837885797 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1608837885798 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1608837885798 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837885798 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:\reg_despl:10:ultimo:ultff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837885798 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:\reg_despl:9:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837885798 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:\reg_despl:8:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837885798 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:\reg_despl:7:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837885798 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:\reg_despl:6:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837885798 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:\reg_despl:5:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837885798 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:\reg_despl:4:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837885798 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:\reg_despl:3:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837885798 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:\reg_despl:2:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837885798 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:\reg_despl:1:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837885798 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:\reg_despl:0:primero:priff|q"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1608837885798 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608837885930 "|RS_232|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608837885930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608837886020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608837886827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608837886938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837886938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "571 " "Implemented 571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608837887007 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608837887007 ""} { "Info" "ICUT_CUT_TM_LCELLS" "538 " "Implemented 538 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608837887007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608837887007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608837887018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 16:24:47 2020 " "Processing ended: Thu Dec 24 16:24:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608837887018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608837887018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608837887018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837887018 ""}
