{"files":[{"patch":"@@ -247,0 +247,3 @@\n+      case Op_AbsVHF:\n+      case Op_NegVHF:\n+      case Op_AddReductionVHF:\n@@ -282,14 +285,0 @@\n-      case Op_AddVHF:\n-      case Op_SubVHF:\n-      case Op_MulVHF:\n-      case Op_DivVHF:\n-      case Op_AbsVHF:\n-      case Op_NegVHF:\n-      case Op_FmaVHF:\n-      case Op_AddReductionVHF:\n-        \/\/ FEAT_FP16 is enabled if both \"fphp\" and \"asimdhp\" features are supported.\n-        \/\/ Only the Neon instructions need this check. SVE supports 16-bit floats by default.\n-        if (UseSVE > 0 || (VM_Version::supports_fphp() && VM_Version::supports_asimdhp())) {\n-          break;\n-        }\n-        return false;\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad","additions":3,"deletions":14,"binary":false,"changes":17,"status":"modified"},{"patch":"@@ -237,0 +237,3 @@\n+      case Op_AbsVHF:\n+      case Op_NegVHF:\n+      case Op_AddReductionVHF:\n@@ -272,14 +275,0 @@\n-      case Op_AddVHF:\n-      case Op_SubVHF:\n-      case Op_MulVHF:\n-      case Op_DivVHF:\n-      case Op_AbsVHF:\n-      case Op_NegVHF:\n-      case Op_FmaVHF:\n-      case Op_AddReductionVHF:\n-        \/\/ FEAT_FP16 is enabled if both \"fphp\" and \"asimdhp\" features are supported.\n-        \/\/ Only the Neon instructions need this check. SVE supports 16-bit floats by default.\n-        if (UseSVE > 0 || (VM_Version::supports_fphp() && VM_Version::supports_asimdhp())) {\n-          break;\n-        }\n-        return false;\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4","additions":3,"deletions":14,"binary":false,"changes":17,"status":"modified"},{"patch":"@@ -2071,1 +2071,0 @@\n-    int op21 = (opcode == 0b000101) ? 0b0 : 0b1;\n@@ -2132,8 +2131,0 @@\n-  INSN(fabdh,  0b011, 0b11, 0b000101);\n-  INSN(fmulh,  0b000, 0b11, 0b000010);\n-  INSN(fdivh,  0b000, 0b11, 0b000110);\n-  INSN(faddh,  0b000, 0b11, 0b001010);\n-  INSN(fsubh,  0b000, 0b11, 0b001110);\n-  INSN(fmaxh,  0b000, 0b11, 0b010010);\n-  INSN(fminh,  0b000, 0b11, 0b010110);\n-  INSN(fnmulh, 0b000, 0b11, 0b100010);\n@@ -2142,1 +2133,1 @@\n-   \/\/ Floating-point data-processing (3 source)\n+  \/\/ Floating-point data-processing (3 source)\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":1,"deletions":10,"binary":false,"changes":11,"status":"modified"}]}