`include "Question3.vl"

module Question3_tb;
reg A,B,C,D;
wire F;
integer i;

Question3 Instance(.F(F), .A(A),.B(B),.C(C),.D(D));

initial
begin
    for(i=0; i<16; i=i+1) begin
        $monitor("%t| A=%b B=%b C=%b D=%b| F=%b", $time,A,B,C,D,F);
        {A,B,C,D} = i;
        #1;
    end
end
endmodule