# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do final2_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/PixelOCM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:59 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/PixelOCM.v 
# -- Compiling module PixelOCM
# 
# Top level modules:
# 	PixelOCM
# End time: 15:00:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/Dijkstra.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:59 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/Dijkstra.v 
# -- Compiling module Dijkstra
# 
# Top level modules:
# 	Dijkstra
# End time: 15:00:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/visited.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:59 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/visited.v 
# -- Compiling module visited
# 
# Top level modules:
# 	visited
# End time: 15:00:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/queue.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:59 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/queue.v 
# -- Compiling module queue
# 
# Top level modules:
# 	queue
# End time: 15:00:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib soc
# ** Warning: (vlib-34) Library already exists at "soc".
# vmap soc soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap soc soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis {C:/385/final2/soc/synthesis/soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:59 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis" C:/385/final2/soc/synthesis/soc.v 
# -- Compiling module soc
# 
# Top level modules:
# 	soc
# End time: 15:00:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:59 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 15:00:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:59 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 15:00:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:59 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1.v 
# -- Compiling module soc_mm_interconnect_1
# 
# Top level modules:
# 	soc_mm_interconnect_1
# End time: 15:00:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:59 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter.v 
# -- Compiling module soc_mm_interconnect_1_avalon_st_adapter
# 
# Top level modules:
# 	soc_mm_interconnect_1_avalon_st_adapter
# End time: 15:00:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 15:01:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_0.v 
# -- Compiling module soc_mm_interconnect_0
# 
# Top level modules:
# 	soc_mm_interconnect_0
# End time: 15:01:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_sysid_qsys_0.v 
# -- Compiling module soc_sysid_qsys_0
# 
# Top level modules:
# 	soc_sysid_qsys_0
# End time: 15:01:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_sdram_pll.v 
# -- Compiling module soc_sdram_pll_dffpipe_l2c
# -- Compiling module soc_sdram_pll_stdsync_sv6
# -- Compiling module soc_sdram_pll_altpll_lqa2
# -- Compiling module soc_sdram_pll
# 
# Top level modules:
# 	soc_sdram_pll
# End time: 15:01:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_sdram.v 
# -- Compiling module soc_sdram_input_efifo_module
# -- Compiling module soc_sdram
# 
# Top level modules:
# 	soc_sdram
# End time: 15:01:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_otg_hpi_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_otg_hpi_data.v 
# -- Compiling module soc_otg_hpi_data
# 
# Top level modules:
# 	soc_otg_hpi_data
# End time: 15:01:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_otg_hpi_cs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_otg_hpi_cs.v 
# -- Compiling module soc_otg_hpi_cs
# 
# Top level modules:
# 	soc_otg_hpi_cs
# End time: 15:01:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_otg_hpi_address.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_otg_hpi_address.v 
# -- Compiling module soc_otg_hpi_address
# 
# Top level modules:
# 	soc_otg_hpi_address
# End time: 15:01:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v 
# -- Compiling module soc_onchip_memory2_0
# 
# Top level modules:
# 	soc_onchip_memory2_0
# End time: 15:01:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0.v 
# -- Compiling module soc_nios2_gen2_0
# 
# Top level modules:
# 	soc_nios2_gen2_0
# End time: 15:01:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v 
# -- Compiling module soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	soc_nios2_gen2_0_cpu
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	soc_nios2_gen2_0_cpu_test_bench
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_keycode.v 
# -- Compiling module soc_keycode
# 
# Top level modules:
# 	soc_keycode
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_jtag_uart_0.v 
# -- Compiling module soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module soc_jtag_uart_0_scfifo_w
# -- Compiling module soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module soc_jtag_uart_0_scfifo_r
# -- Compiling module soc_jtag_uart_0
# 
# Top level modules:
# 	soc_jtag_uart_0
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/PixelOCM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/PixelOCM.v 
# -- Compiling module PixelOCM
# 
# Top level modules:
# 	PixelOCM
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/Dijkstra.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/Dijkstra.v 
# -- Compiling module Dijkstra
# 
# Top level modules:
# 	Dijkstra
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/visited.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/visited.v 
# -- Compiling module visited
# 
# Top level modules:
# 	visited
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/queue.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/queue.v 
# -- Compiling module queue
# 
# Top level modules:
# 	queue
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_irq_mapper.sv 
# -- Compiling module soc_irq_mapper
# 
# Top level modules:
# 	soc_irq_mapper
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:01 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
# End time: 15:01:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_rsp_mux_001.sv 
# -- Compiling module soc_mm_interconnect_1_rsp_mux_001
# 
# Top level modules:
# 	soc_mm_interconnect_1_rsp_mux_001
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module soc_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	soc_mm_interconnect_1_rsp_mux
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_rsp_demux_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_rsp_demux_006.sv 
# -- Compiling module soc_mm_interconnect_1_rsp_demux_006
# 
# Top level modules:
# 	soc_mm_interconnect_1_rsp_demux_006
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module soc_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	soc_mm_interconnect_1_rsp_demux
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_cmd_mux_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_cmd_mux_006.sv 
# -- Compiling module soc_mm_interconnect_1_cmd_mux_006
# 
# Top level modules:
# 	soc_mm_interconnect_1_cmd_mux_006
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module soc_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	soc_mm_interconnect_1_cmd_mux
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_cmd_demux_001.sv 
# -- Compiling module soc_mm_interconnect_1_cmd_demux_001
# 
# Top level modules:
# 	soc_mm_interconnect_1_cmd_demux_001
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module soc_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	soc_mm_interconnect_1_cmd_demux
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_router_008.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_router_008.sv 
# -- Compiling module soc_mm_interconnect_1_router_008_default_decode
# -- Compiling module soc_mm_interconnect_1_router_008
# 
# Top level modules:
# 	soc_mm_interconnect_1_router_008
# End time: 15:01:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:02 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv 
# -- Compiling module soc_mm_interconnect_1_router_002_default_decode
# -- Compiling module soc_mm_interconnect_1_router_002
# 
# Top level modules:
# 	soc_mm_interconnect_1_router_002
# End time: 15:01:03 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_router_001.sv 
# -- Compiling module soc_mm_interconnect_1_router_001_default_decode
# -- Compiling module soc_mm_interconnect_1_router_001
# 
# Top level modules:
# 	soc_mm_interconnect_1_router_001
# End time: 15:01:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/soc_mm_interconnect_1_router.sv 
# -- Compiling module soc_mm_interconnect_1_router_default_decode
# -- Compiling module soc_mm_interconnect_1_router
# 
# Top level modules:
# 	soc_mm_interconnect_1_router
# End time: 15:01:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/385/final2/soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/385/final2/soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/385/final2/soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/385/final2/soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/385/final2/soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/385/final2/soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 15:01:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 15:01:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 15:01:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 15:01:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 15:01:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/Palette.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/Palette.sv 
# -- Compiling module Palette
# 
# Top level modules:
# 	Palette
# End time: 15:01:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/DijkstraCore.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/DijkstraCore.sv 
# -- Compiling module DijkstraCore
# 
# Top level modules:
# 	DijkstraCore
# End time: 15:01:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/385/final2/soc/synthesis/submodules {C:/385/final2/soc/synthesis/submodules/PixelRender.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 23,2024
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/385/final2/soc/synthesis/submodules" C:/385/final2/soc/synthesis/submodules/PixelRender.sv 
# -- Compiling module PixelRender
# 
# Top level modules:
# 	PixelRender
# End time: 15:01:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/385/final2 {C:/385/final2/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:03 on May 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/385/final2" C:/385/final2/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:01:04 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/385/final2 {C:/385/final2/hpi_io_intf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:04 on May 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/385/final2" C:/385/final2/hpi_io_intf.sv 
# -- Compiling module hpi_io_intf
# 
# Top level modules:
# 	hpi_io_intf
# End time: 15:01:04 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/385/final2 {C:/385/final2/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:04 on May 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/385/final2" C:/385/final2/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 15:01:04 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/385/final2 {C:/385/final2/toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:04 on May 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/385/final2" C:/385/final2/toplevel.sv 
# -- Compiling module toplevel
# 
# Top level modules:
# 	toplevel
# End time: 15:01:04 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/385/final2 {C:/385/final2/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:04 on May 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/385/final2" C:/385/final2/Control.sv 
# -- Compiling module Control
# 
# Top level modules:
# 	Control
# End time: 15:01:04 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/385/final2 {C:/385/final2/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:04 on May 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/385/final2" C:/385/final2/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:01:04 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L soc -voptargs=""+acc"" testbench 
# Start time: 15:01:05 on May 23,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.toplevel
# Loading work.hpi_io_intf
# Loading work.vga_controller
# Loading soc.soc
# Loading soc.DijkstraCore
# Loading work.Dijkstra
# Loading altera_mf_ver.altsyncram
# Loading work.queue
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.visited
# Loading soc.soc_jtag_uart_0
# Loading soc.soc_jtag_uart_0_scfifo_w
# Loading soc.soc_jtag_uart_0_sim_scfifo_w
# Loading soc.soc_jtag_uart_0_scfifo_r
# Loading soc.soc_jtag_uart_0_sim_scfifo_r
# Loading soc.soc_keycode
# Loading soc.soc_nios2_gen2_0
# Loading soc.soc_nios2_gen2_0_cpu
# Loading soc.soc_nios2_gen2_0_cpu_test_bench
# Loading soc.soc_nios2_gen2_0_cpu_register_bank_a_module
# Loading soc.soc_nios2_gen2_0_cpu_register_bank_b_module
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_break
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_itrace
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_fifo
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_pib
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_im
# Loading soc.soc_nios2_gen2_0_cpu_nios2_avalon_reg
# Loading soc.soc_nios2_gen2_0_cpu_nios2_ocimem
# Loading soc.soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# Loading soc.soc_nios2_gen2_0_cpu_debug_slave_wrapper
# Loading soc.soc_nios2_gen2_0_cpu_debug_slave_tck
# Loading soc.soc_nios2_gen2_0_cpu_debug_slave_sysclk
# Loading soc.soc_onchip_memory2_0
# Loading soc.soc_otg_hpi_address
# Loading soc.soc_otg_hpi_cs
# Loading soc.soc_otg_hpi_data
# Loading soc.PixelRender
# Loading work.PixelOCM
# Loading soc.Palette
# Loading soc.soc_sdram
# Loading soc.soc_sdram_input_efifo_module
# Loading soc.soc_sdram_pll
# Loading soc.soc_sdram_pll_stdsync_sv6
# Loading soc.soc_sdram_pll_dffpipe_l2c
# Loading soc.soc_sdram_pll_altpll_lqa2
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading soc.soc_sysid_qsys_0
# Loading soc.soc_mm_interconnect_0
# Loading soc.altera_merlin_master_translator
# Loading soc.altera_merlin_slave_translator
# Loading soc.soc_mm_interconnect_1
# Loading soc.altera_merlin_master_agent
# Loading soc.altera_merlin_slave_agent
# Loading soc.altera_merlin_burst_uncompressor
# Loading soc.altera_avalon_sc_fifo
# Loading soc.soc_mm_interconnect_1_router
# Loading soc.soc_mm_interconnect_1_router_default_decode
# Loading soc.soc_mm_interconnect_1_router_001
# Loading soc.soc_mm_interconnect_1_router_001_default_decode
# Loading soc.soc_mm_interconnect_1_router_002
# Loading soc.soc_mm_interconnect_1_router_002_default_decode
# Loading soc.soc_mm_interconnect_1_router_008
# Loading soc.soc_mm_interconnect_1_router_008_default_decode
# Loading soc.soc_mm_interconnect_1_cmd_demux
# Loading soc.soc_mm_interconnect_1_cmd_demux_001
# Loading soc.soc_mm_interconnect_1_cmd_mux
# Loading soc.altera_merlin_arbitrator
# Loading soc.altera_merlin_arb_adder
# Loading soc.soc_mm_interconnect_1_cmd_mux_006
# Loading soc.soc_mm_interconnect_1_rsp_demux
# Loading soc.soc_mm_interconnect_1_rsp_demux_006
# Loading soc.soc_mm_interconnect_1_rsp_mux
# Loading soc.soc_mm_interconnect_1_rsp_mux_001
# Loading soc.altera_avalon_st_handshake_clock_crosser
# Loading soc.altera_avalon_st_clock_crosser
# Loading soc.altera_std_synchronizer_nocut
# Loading soc.soc_mm_interconnect_1_avalon_st_adapter
# Loading soc.soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
# Loading soc.soc_irq_mapper
# Loading soc.altera_reset_controller
# Loading work.Control
# Loading work.HexDriver
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading soc.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3008) C:/385/final2/testbench.sv(96): [CNNODP] - Component name (Algorithm) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/385/final2/testbench.sv
# ** Error: (vsim-3043) C:/385/final2/testbench.sv(96): Unresolved reference to 'Algorithm' in toplevel.Algorithm.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/385/final2/testbench.sv
# ** Warning: (vsim-3008) C:/385/final2/testbench.sv(83): [CNNODP] - Component name (Render) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/385/final2/testbench.sv
# ** Error: (vsim-3043) C:/385/final2/testbench.sv(83): Unresolved reference to 'Render' in toplevel.Render.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/385/final2/testbench.sv
# ** Warning: (vsim-3017) C:/385/final2/soc/synthesis/soc.v(184): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/SoC/jtag_uart_0 File: C:/385/final2/soc/synthesis/submodules/soc_jtag_uart_0.v
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/soc.v(184): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/soc.v(184): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-3017) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/SoC/nios2_gen2_0/cpu/soc_nios2_gen2_0_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/SoC/nios2_gen2_0/cpu/soc_nios2_gen2_0_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/SoC/nios2_gen2_0/cpu/the_soc_nios2_gen2_0_cpu_nios2_oci/the_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v
# ** Warning: (vsim-3017) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/SoC/nios2_gen2_0/cpu/the_soc_nios2_gen2_0_cpu_nios2_oci/the_soc_nios2_gen2_0_cpu_nios2_ocimem/soc_nios2_gen2_0_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v(85): [TFMPC] - Too few port connections. Expected 23, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/SoC/onchip_memory2_0/the_altsyncram File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v(85): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v(85): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v(85): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v(85): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v(85): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v(85): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v(85): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v(85): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/385/final2/soc/synthesis/submodules/soc_onchip_memory2_0.v(85): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3016) C:/385/final2/soc/synthesis/submodules/soc_sdram_pll.v(111): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/SoC/sdram_pll/stdsync2/dffpipe3 File: C:/385/final2/soc/synthesis/submodules/soc_sdram_pll.v
# ** Warning: (vsim-3016) C:/385/final2/soc/synthesis/submodules/soc_sdram_pll.v(283): Port type is incompatible with connection (port 'inclk').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/SoC/sdram_pll/sd1 File: C:/385/final2/soc/synthesis/submodules/soc_sdram_pll.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./final2_run_msim_rtl_systemverilog.do PAUSED at line 74
# End time: 15:03:26 on May 23,2024, Elapsed time: 0:02:21
# Errors: 2, Warnings: 72
