
uSD_FatFS_F746G.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000145e0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000c258c  080147b0  080147b0  000247b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080d6d3c  080d6d3c  000f0298  2**0
                  CONTENTS
  4 .ARM          00000008  080d6d3c  080d6d3c  000e6d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080d6d44  080d6d44  000f0298  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080d6d44  080d6d44  000e6d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080d6d48  080d6d48  000e6d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000298  20000000  080d6d4c  000f0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00037fd4  20000298  080d6fe4  000f0298  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2003826c  080d6fe4  000f826c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000f0298  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000f02c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002fd67  00000000  00000000  000f030b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006c13  00000000  00000000  00120072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002858  00000000  00000000  00126c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ef3  00000000  00000000  001294e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000311fe  00000000  00000000  0012b3d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00035975  00000000  00000000  0015c5d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00113bf6  00000000  00000000  00191f46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000b948  00000000  00000000  002a5b3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  002b1484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000298 	.word	0x20000298
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08014798 	.word	0x08014798

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000029c 	.word	0x2000029c
 800020c:	08014798 	.word	0x08014798

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000f96:	4b21      	ldr	r3, [pc, #132]	; (800101c <MX_ADC3_Init+0x98>)
 8000f98:	4a21      	ldr	r2, [pc, #132]	; (8001020 <MX_ADC3_Init+0x9c>)
 8000f9a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	; (800101c <MX_ADC3_Init+0x98>)
 8000f9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000fa2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000fa4:	4b1d      	ldr	r3, [pc, #116]	; (800101c <MX_ADC3_Init+0x98>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000faa:	4b1c      	ldr	r3, [pc, #112]	; (800101c <MX_ADC3_Init+0x98>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000fb0:	4b1a      	ldr	r3, [pc, #104]	; (800101c <MX_ADC3_Init+0x98>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000fb6:	4b19      	ldr	r3, [pc, #100]	; (800101c <MX_ADC3_Init+0x98>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fbe:	4b17      	ldr	r3, [pc, #92]	; (800101c <MX_ADC3_Init+0x98>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fc4:	4b15      	ldr	r3, [pc, #84]	; (800101c <MX_ADC3_Init+0x98>)
 8000fc6:	4a17      	ldr	r2, [pc, #92]	; (8001024 <MX_ADC3_Init+0xa0>)
 8000fc8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fca:	4b14      	ldr	r3, [pc, #80]	; (800101c <MX_ADC3_Init+0x98>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000fd0:	4b12      	ldr	r3, [pc, #72]	; (800101c <MX_ADC3_Init+0x98>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000fd6:	4b11      	ldr	r3, [pc, #68]	; (800101c <MX_ADC3_Init+0x98>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fde:	4b0f      	ldr	r3, [pc, #60]	; (800101c <MX_ADC3_Init+0x98>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000fe4:	480d      	ldr	r0, [pc, #52]	; (800101c <MX_ADC3_Init+0x98>)
 8000fe6:	f005 fccb 	bl	8006980 <HAL_ADC_Init>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000ff0:	f002 fb88 	bl	8003704 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001000:	463b      	mov	r3, r7
 8001002:	4619      	mov	r1, r3
 8001004:	4805      	ldr	r0, [pc, #20]	; (800101c <MX_ADC3_Init+0x98>)
 8001006:	f005 fe65 	bl	8006cd4 <HAL_ADC_ConfigChannel>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001010:	f002 fb78 	bl	8003704 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001014:	bf00      	nop
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	200002b4 	.word	0x200002b4
 8001020:	40012200 	.word	0x40012200
 8001024:	0f000001 	.word	0x0f000001

08001028 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b08a      	sub	sp, #40	; 0x28
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001030:	f107 0314 	add.w	r3, r7, #20
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a15      	ldr	r2, [pc, #84]	; (800109c <HAL_ADC_MspInit+0x74>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d123      	bne.n	8001092 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 800104a:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <HAL_ADC_MspInit+0x78>)
 800104c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104e:	4a14      	ldr	r2, [pc, #80]	; (80010a0 <HAL_ADC_MspInit+0x78>)
 8001050:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001054:	6453      	str	r3, [r2, #68]	; 0x44
 8001056:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <HAL_ADC_MspInit+0x78>)
 8001058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800105a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001062:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <HAL_ADC_MspInit+0x78>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	4a0e      	ldr	r2, [pc, #56]	; (80010a0 <HAL_ADC_MspInit+0x78>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6313      	str	r3, [r2, #48]	; 0x30
 800106e:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <HAL_ADC_MspInit+0x78>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800107a:	2301      	movs	r3, #1
 800107c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800107e:	2303      	movs	r3, #3
 8001080:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001086:	f107 0314 	add.w	r3, r7, #20
 800108a:	4619      	mov	r1, r3
 800108c:	4805      	ldr	r0, [pc, #20]	; (80010a4 <HAL_ADC_MspInit+0x7c>)
 800108e:	f007 f813 	bl	80080b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8001092:	bf00      	nop
 8001094:	3728      	adds	r7, #40	; 0x28
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40012200 	.word	0x40012200
 80010a0:	40023800 	.word	0x40023800
 80010a4:	40020000 	.word	0x40020000

080010a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010ae:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <MX_DMA_Init+0x48>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	4a0f      	ldr	r2, [pc, #60]	; (80010f0 <MX_DMA_Init+0x48>)
 80010b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010b8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ba:	4b0d      	ldr	r3, [pc, #52]	; (80010f0 <MX_DMA_Init+0x48>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2100      	movs	r1, #0
 80010ca:	203b      	movs	r0, #59	; 0x3b
 80010cc:	f006 f92d 	bl	800732a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80010d0:	203b      	movs	r0, #59	; 0x3b
 80010d2:	f006 f946 	bl	8007362 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2100      	movs	r1, #0
 80010da:	2045      	movs	r0, #69	; 0x45
 80010dc:	f006 f925 	bl	800732a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80010e0:	2045      	movs	r0, #69	; 0x45
 80010e2:	f006 f93e 	bl	8007362 <HAL_NVIC_EnableIRQ>

}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40023800 	.word	0x40023800

080010f4 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80010f8:	4b15      	ldr	r3, [pc, #84]	; (8001150 <MX_DMA2D_Init+0x5c>)
 80010fa:	4a16      	ldr	r2, [pc, #88]	; (8001154 <MX_DMA2D_Init+0x60>)
 80010fc:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80010fe:	4b14      	ldr	r3, [pc, #80]	; (8001150 <MX_DMA2D_Init+0x5c>)
 8001100:	2200      	movs	r2, #0
 8001102:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8001104:	4b12      	ldr	r3, [pc, #72]	; (8001150 <MX_DMA2D_Init+0x5c>)
 8001106:	2200      	movs	r2, #0
 8001108:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800110a:	4b11      	ldr	r3, [pc, #68]	; (8001150 <MX_DMA2D_Init+0x5c>)
 800110c:	2200      	movs	r2, #0
 800110e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001110:	4b0f      	ldr	r3, [pc, #60]	; (8001150 <MX_DMA2D_Init+0x5c>)
 8001112:	2200      	movs	r2, #0
 8001114:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8001116:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <MX_DMA2D_Init+0x5c>)
 8001118:	2200      	movs	r2, #0
 800111a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800111c:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <MX_DMA2D_Init+0x5c>)
 800111e:	2200      	movs	r2, #0
 8001120:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001122:	4b0b      	ldr	r3, [pc, #44]	; (8001150 <MX_DMA2D_Init+0x5c>)
 8001124:	2200      	movs	r2, #0
 8001126:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001128:	4809      	ldr	r0, [pc, #36]	; (8001150 <MX_DMA2D_Init+0x5c>)
 800112a:	f006 fd39 	bl	8007ba0 <HAL_DMA2D_Init>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001134:	f002 fae6 	bl	8003704 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001138:	2101      	movs	r1, #1
 800113a:	4805      	ldr	r0, [pc, #20]	; (8001150 <MX_DMA2D_Init+0x5c>)
 800113c:	f006 fe8e 	bl	8007e5c <HAL_DMA2D_ConfigLayer>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001146:	f002 fadd 	bl	8003704 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	200002fc 	.word	0x200002fc
 8001154:	4002b000 	.word	0x4002b000

08001158 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a0a      	ldr	r2, [pc, #40]	; (8001190 <HAL_DMA2D_MspInit+0x38>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d10b      	bne.n	8001182 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800116a:	4b0a      	ldr	r3, [pc, #40]	; (8001194 <HAL_DMA2D_MspInit+0x3c>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	4a09      	ldr	r2, [pc, #36]	; (8001194 <HAL_DMA2D_MspInit+0x3c>)
 8001170:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001174:	6313      	str	r3, [r2, #48]	; 0x30
 8001176:	4b07      	ldr	r3, [pc, #28]	; (8001194 <HAL_DMA2D_MspInit+0x3c>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8001182:	bf00      	nop
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	4002b000 	.word	0x4002b000
 8001194:	40023800 	.word	0x40023800

08001198 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800119e:	1d3b      	adds	r3, r7, #4
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]
 80011ac:	615a      	str	r2, [r3, #20]
 80011ae:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80011b0:	4b1e      	ldr	r3, [pc, #120]	; (800122c <MX_FMC_Init+0x94>)
 80011b2:	4a1f      	ldr	r2, [pc, #124]	; (8001230 <MX_FMC_Init+0x98>)
 80011b4:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80011b6:	4b1d      	ldr	r3, [pc, #116]	; (800122c <MX_FMC_Init+0x94>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80011bc:	4b1b      	ldr	r3, [pc, #108]	; (800122c <MX_FMC_Init+0x94>)
 80011be:	2200      	movs	r2, #0
 80011c0:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	; (800122c <MX_FMC_Init+0x94>)
 80011c4:	2204      	movs	r2, #4
 80011c6:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80011c8:	4b18      	ldr	r3, [pc, #96]	; (800122c <MX_FMC_Init+0x94>)
 80011ca:	2210      	movs	r2, #16
 80011cc:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80011ce:	4b17      	ldr	r3, [pc, #92]	; (800122c <MX_FMC_Init+0x94>)
 80011d0:	2240      	movs	r2, #64	; 0x40
 80011d2:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 80011d4:	4b15      	ldr	r3, [pc, #84]	; (800122c <MX_FMC_Init+0x94>)
 80011d6:	2280      	movs	r2, #128	; 0x80
 80011d8:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80011da:	4b14      	ldr	r3, [pc, #80]	; (800122c <MX_FMC_Init+0x94>)
 80011dc:	2200      	movs	r2, #0
 80011de:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <MX_FMC_Init+0x94>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <MX_FMC_Init+0x94>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	; (800122c <MX_FMC_Init+0x94>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 80011f2:	2310      	movs	r3, #16
 80011f4:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 80011f6:	2310      	movs	r3, #16
 80011f8:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 80011fa:	2310      	movs	r3, #16
 80011fc:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 80011fe:	2310      	movs	r3, #16
 8001200:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8001202:	2310      	movs	r3, #16
 8001204:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8001206:	2310      	movs	r3, #16
 8001208:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 800120a:	2310      	movs	r3, #16
 800120c:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800120e:	1d3b      	adds	r3, r7, #4
 8001210:	4619      	mov	r1, r3
 8001212:	4806      	ldr	r0, [pc, #24]	; (800122c <MX_FMC_Init+0x94>)
 8001214:	f00b f852 	bl	800c2bc <HAL_SDRAM_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 800121e:	f002 fa71 	bl	8003704 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001222:	bf00      	nop
 8001224:	3720      	adds	r7, #32
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	2000033c 	.word	0x2000033c
 8001230:	a0000140 	.word	0xa0000140

08001234 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
 8001246:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001248:	4b33      	ldr	r3, [pc, #204]	; (8001318 <HAL_FMC_MspInit+0xe4>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d15e      	bne.n	800130e <HAL_FMC_MspInit+0xda>
    return;
  }
  FMC_Initialized = 1;
 8001250:	4b31      	ldr	r3, [pc, #196]	; (8001318 <HAL_FMC_MspInit+0xe4>)
 8001252:	2201      	movs	r2, #1
 8001254:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001256:	4b31      	ldr	r3, [pc, #196]	; (800131c <HAL_FMC_MspInit+0xe8>)
 8001258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800125a:	4a30      	ldr	r2, [pc, #192]	; (800131c <HAL_FMC_MspInit+0xe8>)
 800125c:	f043 0301 	orr.w	r3, r3, #1
 8001260:	6393      	str	r3, [r2, #56]	; 0x38
 8001262:	4b2e      	ldr	r3, [pc, #184]	; (800131c <HAL_FMC_MspInit+0xe8>)
 8001264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 800126e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001272:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001274:	2302      	movs	r3, #2
 8001276:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127c:	2303      	movs	r3, #3
 800127e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001280:	230c      	movs	r3, #12
 8001282:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	4619      	mov	r1, r3
 8001288:	4825      	ldr	r0, [pc, #148]	; (8001320 <HAL_FMC_MspInit+0xec>)
 800128a:	f006 ff15 	bl	80080b8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 800128e:	f248 1333 	movw	r3, #33075	; 0x8133
 8001292:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001294:	2302      	movs	r3, #2
 8001296:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129c:	2303      	movs	r3, #3
 800129e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012a0:	230c      	movs	r3, #12
 80012a2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	4619      	mov	r1, r3
 80012a8:	481e      	ldr	r0, [pc, #120]	; (8001324 <HAL_FMC_MspInit+0xf0>)
 80012aa:	f006 ff05 	bl	80080b8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 80012ae:	f24c 7303 	movw	r3, #50947	; 0xc703
 80012b2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b4:	2302      	movs	r3, #2
 80012b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012bc:	2303      	movs	r3, #3
 80012be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012c0:	230c      	movs	r3, #12
 80012c2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012c4:	1d3b      	adds	r3, r7, #4
 80012c6:	4619      	mov	r1, r3
 80012c8:	4817      	ldr	r0, [pc, #92]	; (8001328 <HAL_FMC_MspInit+0xf4>)
 80012ca:	f006 fef5 	bl	80080b8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80012ce:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80012d2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	2303      	movs	r3, #3
 80012de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012e0:	230c      	movs	r3, #12
 80012e2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	4619      	mov	r1, r3
 80012e8:	4810      	ldr	r0, [pc, #64]	; (800132c <HAL_FMC_MspInit+0xf8>)
 80012ea:	f006 fee5 	bl	80080b8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2;
 80012ee:	232c      	movs	r3, #44	; 0x2c
 80012f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f2:	2302      	movs	r3, #2
 80012f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fa:	2303      	movs	r3, #3
 80012fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012fe:	230c      	movs	r3, #12
 8001300:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	4619      	mov	r1, r3
 8001306:	480a      	ldr	r0, [pc, #40]	; (8001330 <HAL_FMC_MspInit+0xfc>)
 8001308:	f006 fed6 	bl	80080b8 <HAL_GPIO_Init>
 800130c:	e000      	b.n	8001310 <HAL_FMC_MspInit+0xdc>
    return;
 800130e:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001310:	3718      	adds	r7, #24
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000370 	.word	0x20000370
 800131c:	40023800 	.word	0x40023800
 8001320:	40021000 	.word	0x40021000
 8001324:	40021800 	.word	0x40021800
 8001328:	40020c00 	.word	0x40020c00
 800132c:	40021400 	.word	0x40021400
 8001330:	40021c00 	.word	0x40021c00

08001334 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800133c:	f7ff ff7a 	bl	8001234 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b090      	sub	sp, #64	; 0x40
 800134c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	605a      	str	r2, [r3, #4]
 8001358:	609a      	str	r2, [r3, #8]
 800135a:	60da      	str	r2, [r3, #12]
 800135c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800135e:	4bb0      	ldr	r3, [pc, #704]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	4aaf      	ldr	r2, [pc, #700]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001364:	f043 0310 	orr.w	r3, r3, #16
 8001368:	6313      	str	r3, [r2, #48]	; 0x30
 800136a:	4bad      	ldr	r3, [pc, #692]	; (8001620 <MX_GPIO_Init+0x2d8>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	f003 0310 	and.w	r3, r3, #16
 8001372:	62bb      	str	r3, [r7, #40]	; 0x28
 8001374:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001376:	4baa      	ldr	r3, [pc, #680]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	4aa9      	ldr	r2, [pc, #676]	; (8001620 <MX_GPIO_Init+0x2d8>)
 800137c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001380:	6313      	str	r3, [r2, #48]	; 0x30
 8001382:	4ba7      	ldr	r3, [pc, #668]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800138a:	627b      	str	r3, [r7, #36]	; 0x24
 800138c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800138e:	4ba4      	ldr	r3, [pc, #656]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	4aa3      	ldr	r2, [pc, #652]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	6313      	str	r3, [r2, #48]	; 0x30
 800139a:	4ba1      	ldr	r3, [pc, #644]	; (8001620 <MX_GPIO_Init+0x2d8>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	623b      	str	r3, [r7, #32]
 80013a4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013a6:	4b9e      	ldr	r3, [pc, #632]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	4a9d      	ldr	r2, [pc, #628]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013ac:	f043 0308 	orr.w	r3, r3, #8
 80013b0:	6313      	str	r3, [r2, #48]	; 0x30
 80013b2:	4b9b      	ldr	r3, [pc, #620]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	f003 0308 	and.w	r3, r3, #8
 80013ba:	61fb      	str	r3, [r7, #28]
 80013bc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013be:	4b98      	ldr	r3, [pc, #608]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	4a97      	ldr	r2, [pc, #604]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013c4:	f043 0304 	orr.w	r3, r3, #4
 80013c8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ca:	4b95      	ldr	r3, [pc, #596]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	f003 0304 	and.w	r3, r3, #4
 80013d2:	61bb      	str	r3, [r7, #24]
 80013d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d6:	4b92      	ldr	r3, [pc, #584]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	4a91      	ldr	r2, [pc, #580]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013dc:	f043 0301 	orr.w	r3, r3, #1
 80013e0:	6313      	str	r3, [r2, #48]	; 0x30
 80013e2:	4b8f      	ldr	r3, [pc, #572]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e6:	f003 0301 	and.w	r3, r3, #1
 80013ea:	617b      	str	r3, [r7, #20]
 80013ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80013ee:	4b8c      	ldr	r3, [pc, #560]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	4a8b      	ldr	r2, [pc, #556]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013f8:	6313      	str	r3, [r2, #48]	; 0x30
 80013fa:	4b89      	ldr	r3, [pc, #548]	; (8001620 <MX_GPIO_Init+0x2d8>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001402:	613b      	str	r3, [r7, #16]
 8001404:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001406:	4b86      	ldr	r3, [pc, #536]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	4a85      	ldr	r2, [pc, #532]	; (8001620 <MX_GPIO_Init+0x2d8>)
 800140c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001410:	6313      	str	r3, [r2, #48]	; 0x30
 8001412:	4b83      	ldr	r3, [pc, #524]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800141e:	4b80      	ldr	r3, [pc, #512]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	4a7f      	ldr	r2, [pc, #508]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001424:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001428:	6313      	str	r3, [r2, #48]	; 0x30
 800142a:	4b7d      	ldr	r3, [pc, #500]	; (8001620 <MX_GPIO_Init+0x2d8>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001436:	4b7a      	ldr	r3, [pc, #488]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	4a79      	ldr	r2, [pc, #484]	; (8001620 <MX_GPIO_Init+0x2d8>)
 800143c:	f043 0320 	orr.w	r3, r3, #32
 8001440:	6313      	str	r3, [r2, #48]	; 0x30
 8001442:	4b77      	ldr	r3, [pc, #476]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001446:	f003 0320 	and.w	r3, r3, #32
 800144a:	607b      	str	r3, [r7, #4]
 800144c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800144e:	4b74      	ldr	r3, [pc, #464]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	4a73      	ldr	r2, [pc, #460]	; (8001620 <MX_GPIO_Init+0x2d8>)
 8001454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001458:	6313      	str	r3, [r2, #48]	; 0x30
 800145a:	4b71      	ldr	r3, [pc, #452]	; (8001620 <MX_GPIO_Init+0x2d8>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001462:	603b      	str	r3, [r7, #0]
 8001464:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	2102      	movs	r1, #2
 800146a:	486e      	ldr	r0, [pc, #440]	; (8001624 <MX_GPIO_Init+0x2dc>)
 800146c:	f007 f8f4 	bl	8008658 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, rge_Pin|vrt_Pin|ble_Pin, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 8001476:	486c      	ldr	r0, [pc, #432]	; (8001628 <MX_GPIO_Init+0x2e0>)
 8001478:	f007 f8ee 	bl	8008658 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE4 PE3 PE2 PE5
                           PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_5
 800147c:	237c      	movs	r3, #124	; 0x7c
 800147e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001480:	2303      	movs	r3, #3
 8001482:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001488:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800148c:	4619      	mov	r1, r3
 800148e:	4867      	ldr	r0, [pc, #412]	; (800162c <MX_GPIO_Init+0x2e4>)
 8001490:	f006 fe12 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG12 PG9
                           PG7 PG3 PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_9
 8001494:	f247 238c 	movw	r3, #29324	; 0x728c
 8001498:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_7|GPIO_PIN_3|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800149a:	2303      	movs	r3, #3
 800149c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149e:	2300      	movs	r3, #0
 80014a0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014a6:	4619      	mov	r1, r3
 80014a8:	4861      	ldr	r0, [pc, #388]	; (8001630 <MX_GPIO_Init+0x2e8>)
 80014aa:	f006 fe05 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB4 PB3 PB6
                           PB13 PB12 PB2 PB10
                           PB1 PB0 PB11 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_6
 80014ae:	f64f 437f 	movw	r3, #64639	; 0xfc7f
 80014b2:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_2|GPIO_PIN_10
                          |GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_11|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014b4:	2303      	movs	r3, #3
 80014b6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014c0:	4619      	mov	r1, r3
 80014c2:	485c      	ldr	r0, [pc, #368]	; (8001634 <MX_GPIO_Init+0x2ec>)
 80014c4:	f006 fdf8 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD5 PD4
                           PD12 PD13 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 80014c8:	f643 03f0 	movw	r3, #14576	; 0x38f0
 80014cc:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014ce:	2303      	movs	r3, #3
 80014d0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014da:	4619      	mov	r1, r3
 80014dc:	4856      	ldr	r0, [pc, #344]	; (8001638 <MX_GPIO_Init+0x2f0>)
 80014de:	f006 fdeb 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ3
                           PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 80014e2:	f64f 73db 	movw	r3, #65499	; 0xffdb
 80014e6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_3
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014e8:	2303      	movs	r3, #3
 80014ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80014f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014f4:	4619      	mov	r1, r3
 80014f6:	4851      	ldr	r0, [pc, #324]	; (800163c <MX_GPIO_Init+0x2f4>)
 80014f8:	f006 fdde 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC10 PC14 PC15
                           PC9 PC7 PC6 PC3
                           PC0 PC1 PC2 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15
 80014fc:	f64c 63ff 	movw	r3, #52991	; 0xceff
 8001500:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_3
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001502:	2303      	movs	r3, #3
 8001504:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800150a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800150e:	4619      	mov	r1, r3
 8001510:	484b      	ldr	r0, [pc, #300]	; (8001640 <MX_GPIO_Init+0x2f8>)
 8001512:	f006 fdd1 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI3 PI2 PI7
                           PI6 PI12 PI15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_7
 8001516:	f249 13cc 	movw	r3, #37324	; 0x91cc
 800151a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_6|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800151c:	2303      	movs	r3, #3
 800151e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001524:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001528:	4619      	mov	r1, r3
 800152a:	483e      	ldr	r0, [pc, #248]	; (8001624 <MX_GPIO_Init+0x2dc>)
 800152c:	f006 fdc4 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001530:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001534:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001536:	2300      	movs	r3, #0
 8001538:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	2300      	movs	r3, #0
 800153c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800153e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001542:	4619      	mov	r1, r3
 8001544:	483e      	ldr	r0, [pc, #248]	; (8001640 <MX_GPIO_Init+0x2f8>)
 8001546:	f006 fdb7 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK4 PK3 PK2 PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0;
 800154a:	231d      	movs	r3, #29
 800154c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800154e:	2303      	movs	r3, #3
 8001550:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001556:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800155a:	4619      	mov	r1, r3
 800155c:	4839      	ldr	r0, [pc, #228]	; (8001644 <MX_GPIO_Init+0x2fc>)
 800155e:	f006 fdab 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8001562:	2302      	movs	r3, #2
 8001564:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001566:	2301      	movs	r3, #1
 8001568:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156e:	2300      	movs	r3, #0
 8001570:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8001572:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001576:	4619      	mov	r1, r3
 8001578:	482a      	ldr	r0, [pc, #168]	; (8001624 <MX_GPIO_Init+0x2dc>)
 800157a:	f006 fd9d 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA1 PA4 PA2
                           PA6 PA5 PA3 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_2
 800157e:	f240 43fe 	movw	r3, #1278	; 0x4fe
 8001582:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001584:	2303      	movs	r3, #3
 8001586:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001590:	4619      	mov	r1, r3
 8001592:	482d      	ldr	r0, [pc, #180]	; (8001648 <MX_GPIO_Init+0x300>)
 8001594:	f006 fd90 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH14 PH4 PH12 PH7
                           PH6 PH8 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_4|GPIO_PIN_12|GPIO_PIN_7
 8001598:	f245 13d0 	movw	r3, #20944	; 0x51d0
 800159c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_6|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800159e:	2303      	movs	r3, #3
 80015a0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80015a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015aa:	4619      	mov	r1, r3
 80015ac:	481e      	ldr	r0, [pc, #120]	; (8001628 <MX_GPIO_Init+0x2e0>)
 80015ae:	f006 fd83 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin */
  GPIO_InitStruct.Pin = USER_BTN_Pin|TS_INT_Pin;
 80015b2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80015b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015b8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80015bc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80015c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015c6:	4619      	mov	r1, r3
 80015c8:	4816      	ldr	r0, [pc, #88]	; (8001624 <MX_GPIO_Init+0x2dc>)
 80015ca:	f006 fd75 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF7 PF6 PF10 PF9
                           PF8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_9
 80015ce:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 80015d2:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015d4:	2303      	movs	r3, #3
 80015d6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015e0:	4619      	mov	r1, r3
 80015e2:	481a      	ldr	r0, [pc, #104]	; (800164c <MX_GPIO_Init+0x304>)
 80015e4:	f006 fd68 	bl	80080b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = rge_Pin|vrt_Pin|ble_Pin;
 80015e8:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 80015ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ee:	2301      	movs	r3, #1
 80015f0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f6:	2300      	movs	r3, #0
 80015f8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80015fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015fe:	4619      	mov	r1, r3
 8001600:	4809      	ldr	r0, [pc, #36]	; (8001628 <MX_GPIO_Init+0x2e0>)
 8001602:	f006 fd59 	bl	80080b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2101      	movs	r1, #1
 800160a:	2028      	movs	r0, #40	; 0x28
 800160c:	f005 fe8d 	bl	800732a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001610:	2028      	movs	r0, #40	; 0x28
 8001612:	f005 fea6 	bl	8007362 <HAL_NVIC_EnableIRQ>

}
 8001616:	bf00      	nop
 8001618:	3740      	adds	r7, #64	; 0x40
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40023800 	.word	0x40023800
 8001624:	40022000 	.word	0x40022000
 8001628:	40021c00 	.word	0x40021c00
 800162c:	40021000 	.word	0x40021000
 8001630:	40021800 	.word	0x40021800
 8001634:	40020400 	.word	0x40020400
 8001638:	40020c00 	.word	0x40020c00
 800163c:	40022400 	.word	0x40022400
 8001640:	40020800 	.word	0x40020800
 8001644:	40022800 	.word	0x40022800
 8001648:	40020000 	.word	0x40020000
 800164c:	40021400 	.word	0x40021400

08001650 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001654:	4b1b      	ldr	r3, [pc, #108]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001656:	4a1c      	ldr	r2, [pc, #112]	; (80016c8 <MX_I2C1_Init+0x78>)
 8001658:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 800165a:	4b1a      	ldr	r3, [pc, #104]	; (80016c4 <MX_I2C1_Init+0x74>)
 800165c:	4a1b      	ldr	r2, [pc, #108]	; (80016cc <MX_I2C1_Init+0x7c>)
 800165e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001660:	4b18      	ldr	r3, [pc, #96]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001666:	4b17      	ldr	r3, [pc, #92]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001668:	2201      	movs	r2, #1
 800166a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800166c:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <MX_I2C1_Init+0x74>)
 800166e:	2200      	movs	r2, #0
 8001670:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001672:	4b14      	ldr	r3, [pc, #80]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001674:	2200      	movs	r2, #0
 8001676:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001678:	4b12      	ldr	r3, [pc, #72]	; (80016c4 <MX_I2C1_Init+0x74>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800167e:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001680:	2200      	movs	r2, #0
 8001682:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001684:	4b0f      	ldr	r3, [pc, #60]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001686:	2200      	movs	r2, #0
 8001688:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800168a:	480e      	ldr	r0, [pc, #56]	; (80016c4 <MX_I2C1_Init+0x74>)
 800168c:	f007 f830 	bl	80086f0 <HAL_I2C_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001696:	f002 f835 	bl	8003704 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800169a:	2100      	movs	r1, #0
 800169c:	4809      	ldr	r0, [pc, #36]	; (80016c4 <MX_I2C1_Init+0x74>)
 800169e:	f007 fdbd 	bl	800921c <HAL_I2CEx_ConfigAnalogFilter>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016a8:	f002 f82c 	bl	8003704 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016ac:	2100      	movs	r1, #0
 80016ae:	4805      	ldr	r0, [pc, #20]	; (80016c4 <MX_I2C1_Init+0x74>)
 80016b0:	f007 fdff 	bl	80092b2 <HAL_I2CEx_ConfigDigitalFilter>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016ba:	f002 f823 	bl	8003704 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	20000374 	.word	0x20000374
 80016c8:	40005400 	.word	0x40005400
 80016cc:	20404768 	.word	0x20404768

080016d0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b0aa      	sub	sp, #168	; 0xa8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	60da      	str	r2, [r3, #12]
 80016e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016e8:	f107 0310 	add.w	r3, r7, #16
 80016ec:	2284      	movs	r2, #132	; 0x84
 80016ee:	2100      	movs	r1, #0
 80016f0:	4618      	mov	r0, r3
 80016f2:	f010 ff56 	bl	80125a2 <memset>
  if(i2cHandle->Instance==I2C1)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a22      	ldr	r2, [pc, #136]	; (8001784 <HAL_I2C_MspInit+0xb4>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d13c      	bne.n	800177a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001700:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001704:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001706:	2300      	movs	r3, #0
 8001708:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800170a:	f107 0310 	add.w	r3, r7, #16
 800170e:	4618      	mov	r0, r3
 8001710:	f008 fdac 	bl	800a26c <HAL_RCCEx_PeriphCLKConfig>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800171a:	f001 fff3 	bl	8003704 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800171e:	4b1a      	ldr	r3, [pc, #104]	; (8001788 <HAL_I2C_MspInit+0xb8>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	4a19      	ldr	r2, [pc, #100]	; (8001788 <HAL_I2C_MspInit+0xb8>)
 8001724:	f043 0302 	orr.w	r3, r3, #2
 8001728:	6313      	str	r3, [r2, #48]	; 0x30
 800172a:	4b17      	ldr	r3, [pc, #92]	; (8001788 <HAL_I2C_MspInit+0xb8>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001736:	f44f 7340 	mov.w	r3, #768	; 0x300
 800173a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800173e:	2312      	movs	r3, #18
 8001740:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174a:	2303      	movs	r3, #3
 800174c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001750:	2304      	movs	r3, #4
 8001752:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001756:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800175a:	4619      	mov	r1, r3
 800175c:	480b      	ldr	r0, [pc, #44]	; (800178c <HAL_I2C_MspInit+0xbc>)
 800175e:	f006 fcab 	bl	80080b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001762:	4b09      	ldr	r3, [pc, #36]	; (8001788 <HAL_I2C_MspInit+0xb8>)
 8001764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001766:	4a08      	ldr	r2, [pc, #32]	; (8001788 <HAL_I2C_MspInit+0xb8>)
 8001768:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800176c:	6413      	str	r3, [r2, #64]	; 0x40
 800176e:	4b06      	ldr	r3, [pc, #24]	; (8001788 <HAL_I2C_MspInit+0xb8>)
 8001770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001772:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800177a:	bf00      	nop
 800177c:	37a8      	adds	r7, #168	; 0xa8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40005400 	.word	0x40005400
 8001788:	40023800 	.word	0x40023800
 800178c:	40020400 	.word	0x40020400

08001790 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a0b      	ldr	r2, [pc, #44]	; (80017cc <HAL_I2C_MspDeInit+0x3c>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d10f      	bne.n	80017c2 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80017a2:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <HAL_I2C_MspDeInit+0x40>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a6:	4a0a      	ldr	r2, [pc, #40]	; (80017d0 <HAL_I2C_MspDeInit+0x40>)
 80017a8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80017ac:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 80017ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017b2:	4808      	ldr	r0, [pc, #32]	; (80017d4 <HAL_I2C_MspDeInit+0x44>)
 80017b4:	f006 fe2c 	bl	8008410 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80017b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017bc:	4805      	ldr	r0, [pc, #20]	; (80017d4 <HAL_I2C_MspDeInit+0x44>)
 80017be:	f006 fe27 	bl	8008410 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40005400 	.word	0x40005400
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40020400 	.word	0x40020400

080017d8 <LCD_LOG_Init>:
  * @param  None
  * @retval None
  */

void LCD_LOG_Init ( void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* Deinit LCD cache */
  LCD_LOG_DeInit();
 80017dc:	f000 f806 	bl	80017ec <LCD_LOG_DeInit>
  
  /* Clear the LCD */
  BSP_LCD_Clear(LCD_LOG_BACKGROUND_COLOR);  
 80017e0:	f04f 30ff 	mov.w	r0, #4294967295
 80017e4:	f003 faba 	bl	8004d5c <BSP_LCD_Clear>
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}

080017ec <LCD_LOG_DeInit>:
  * @brief DeInitializes the LCD Log module. 
  * @param  None
  * @retval None
  */
void LCD_LOG_DeInit(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  LCD_LineColor = LCD_LOG_TEXT_COLOR;
 80017f0:	4b12      	ldr	r3, [pc, #72]	; (800183c <LCD_LOG_DeInit+0x50>)
 80017f2:	4a13      	ldr	r2, [pc, #76]	; (8001840 <LCD_LOG_DeInit+0x54>)
 80017f4:	601a      	str	r2, [r3, #0]
  LCD_CacheBuffer_xptr = 0;
 80017f6:	4b13      	ldr	r3, [pc, #76]	; (8001844 <LCD_LOG_DeInit+0x58>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	801a      	strh	r2, [r3, #0]
  LCD_CacheBuffer_yptr_top = 0;
 80017fc:	4b12      	ldr	r3, [pc, #72]	; (8001848 <LCD_LOG_DeInit+0x5c>)
 80017fe:	2200      	movs	r2, #0
 8001800:	801a      	strh	r2, [r3, #0]
  LCD_CacheBuffer_yptr_bottom = 0;
 8001802:	4b12      	ldr	r3, [pc, #72]	; (800184c <LCD_LOG_DeInit+0x60>)
 8001804:	2200      	movs	r2, #0
 8001806:	801a      	strh	r2, [r3, #0]
  
  LCD_CacheBuffer_yptr_top_bak = 0;
 8001808:	4b11      	ldr	r3, [pc, #68]	; (8001850 <LCD_LOG_DeInit+0x64>)
 800180a:	2200      	movs	r2, #0
 800180c:	801a      	strh	r2, [r3, #0]
  LCD_CacheBuffer_yptr_bottom_bak = 0;
 800180e:	4b11      	ldr	r3, [pc, #68]	; (8001854 <LCD_LOG_DeInit+0x68>)
 8001810:	2200      	movs	r2, #0
 8001812:	801a      	strh	r2, [r3, #0]
  
  LCD_CacheBuffer_yptr_invert= ENABLE;
 8001814:	4b10      	ldr	r3, [pc, #64]	; (8001858 <LCD_LOG_DeInit+0x6c>)
 8001816:	2201      	movs	r2, #1
 8001818:	701a      	strb	r2, [r3, #0]
  LCD_ScrollActive = DISABLE;
 800181a:	4b10      	ldr	r3, [pc, #64]	; (800185c <LCD_LOG_DeInit+0x70>)
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
  LCD_Lock = DISABLE;
 8001820:	4b0f      	ldr	r3, [pc, #60]	; (8001860 <LCD_LOG_DeInit+0x74>)
 8001822:	2200      	movs	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]
  LCD_Scrolled = DISABLE;
 8001826:	4b0f      	ldr	r3, [pc, #60]	; (8001864 <LCD_LOG_DeInit+0x78>)
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]
  LCD_ScrollBackStep = 0;
 800182c:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <LCD_LOG_DeInit+0x7c>)
 800182e:	2200      	movs	r2, #0
 8001830:	801a      	strh	r2, [r3, #0]
}
 8001832:	bf00      	nop
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	2000401c 	.word	0x2000401c
 8001840:	ff000080 	.word	0xff000080
 8001844:	20004020 	.word	0x20004020
 8001848:	20004022 	.word	0x20004022
 800184c:	20004024 	.word	0x20004024
 8001850:	20004026 	.word	0x20004026
 8001854:	20004028 	.word	0x20004028
 8001858:	2000402a 	.word	0x2000402a
 800185c:	2000402b 	.word	0x2000402b
 8001860:	2000402c 	.word	0x2000402c
 8001864:	2000402d 	.word	0x2000402d
 8001868:	2000402e 	.word	0x2000402e

0800186c <LCD_LOG_SetHeader>:
  * @brief  Display the application header on the LCD screen 
  * @param  header: pointer to the string to be displayed
  * @retval None
  */
void LCD_LOG_SetHeader (uint8_t *header)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Set the LCD Font */
  BSP_LCD_SetFont (&LCD_LOG_HEADER_FONT);
 8001874:	4817      	ldr	r0, [pc, #92]	; (80018d4 <LCD_LOG_SetHeader+0x68>)
 8001876:	f003 fa41 	bl	8004cfc <BSP_LCD_SetFont>

  BSP_LCD_SetTextColor(LCD_LOG_SOLID_BACKGROUND_COLOR);
 800187a:	4817      	ldr	r0, [pc, #92]	; (80018d8 <LCD_LOG_SetHeader+0x6c>)
 800187c:	f003 fa0c 	bl	8004c98 <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(0, 0, BSP_LCD_GetXSize(), LCD_LOG_HEADER_FONT.Height * 3);
 8001880:	f003 f934 	bl	8004aec <BSP_LCD_GetXSize>
 8001884:	4603      	mov	r3, r0
 8001886:	b29a      	uxth	r2, r3
 8001888:	4b12      	ldr	r3, [pc, #72]	; (80018d4 <LCD_LOG_SetHeader+0x68>)
 800188a:	88db      	ldrh	r3, [r3, #6]
 800188c:	4619      	mov	r1, r3
 800188e:	0049      	lsls	r1, r1, #1
 8001890:	440b      	add	r3, r1
 8001892:	b29b      	uxth	r3, r3
 8001894:	2100      	movs	r1, #0
 8001896:	2000      	movs	r0, #0
 8001898:	f003 fd66 	bl	8005368 <BSP_LCD_FillRect>
  
  /* Set the LCD Text Color */
  BSP_LCD_SetTextColor(LCD_LOG_SOLID_TEXT_COLOR);
 800189c:	f04f 30ff 	mov.w	r0, #4294967295
 80018a0:	f003 f9fa 	bl	8004c98 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_LOG_SOLID_BACKGROUND_COLOR);
 80018a4:	480c      	ldr	r0, [pc, #48]	; (80018d8 <LCD_LOG_SetHeader+0x6c>)
 80018a6:	f003 fa0f 	bl	8004cc8 <BSP_LCD_SetBackColor>

  BSP_LCD_DisplayStringAt(0, LCD_LOG_HEADER_FONT.Height, header, CENTER_MODE);
 80018aa:	4b0a      	ldr	r3, [pc, #40]	; (80018d4 <LCD_LOG_SetHeader+0x68>)
 80018ac:	88d9      	ldrh	r1, [r3, #6]
 80018ae:	2301      	movs	r3, #1
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	2000      	movs	r0, #0
 80018b4:	f003 fabe 	bl	8004e34 <BSP_LCD_DisplayStringAt>

  BSP_LCD_SetBackColor(LCD_LOG_BACKGROUND_COLOR);
 80018b8:	f04f 30ff 	mov.w	r0, #4294967295
 80018bc:	f003 fa04 	bl	8004cc8 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_LOG_TEXT_COLOR);
 80018c0:	4806      	ldr	r0, [pc, #24]	; (80018dc <LCD_LOG_SetHeader+0x70>)
 80018c2:	f003 f9e9 	bl	8004c98 <BSP_LCD_SetTextColor>
  BSP_LCD_SetFont (&LCD_LOG_TEXT_FONT);
 80018c6:	4806      	ldr	r0, [pc, #24]	; (80018e0 <LCD_LOG_SetHeader+0x74>)
 80018c8:	f003 fa18 	bl	8004cfc <BSP_LCD_SetFont>
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200000b4 	.word	0x200000b4
 80018d8:	ff0000ff 	.word	0xff0000ff
 80018dc:	ff000080 	.word	0xff000080
 80018e0:	200000bc 	.word	0x200000bc

080018e4 <__io_putchar>:
  * @param  c: character to be displayed
  * @param  f: output file pointer
  * @retval None
 */
LCD_LOG_PUTCHAR
{
 80018e4:	b590      	push	{r4, r7, lr}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  
  sFONT *cFont = BSP_LCD_GetFont();
 80018ec:	f003 fa20 	bl	8004d30 <BSP_LCD_GetFont>
 80018f0:	60b8      	str	r0, [r7, #8]
  uint32_t idx;
  
  if(LCD_Lock == DISABLE)
 80018f2:	4b60      	ldr	r3, [pc, #384]	; (8001a74 <__io_putchar+0x190>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	f040 80b6 	bne.w	8001a68 <__io_putchar+0x184>
  {
    if(LCD_ScrollActive == ENABLE)
 80018fc:	4b5e      	ldr	r3, [pc, #376]	; (8001a78 <__io_putchar+0x194>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d110      	bne.n	8001926 <__io_putchar+0x42>
    {
      LCD_CacheBuffer_yptr_bottom = LCD_CacheBuffer_yptr_bottom_bak;
 8001904:	4b5d      	ldr	r3, [pc, #372]	; (8001a7c <__io_putchar+0x198>)
 8001906:	881a      	ldrh	r2, [r3, #0]
 8001908:	4b5d      	ldr	r3, [pc, #372]	; (8001a80 <__io_putchar+0x19c>)
 800190a:	801a      	strh	r2, [r3, #0]
      LCD_CacheBuffer_yptr_top    = LCD_CacheBuffer_yptr_top_bak;
 800190c:	4b5d      	ldr	r3, [pc, #372]	; (8001a84 <__io_putchar+0x1a0>)
 800190e:	881a      	ldrh	r2, [r3, #0]
 8001910:	4b5d      	ldr	r3, [pc, #372]	; (8001a88 <__io_putchar+0x1a4>)
 8001912:	801a      	strh	r2, [r3, #0]
      LCD_ScrollActive = DISABLE;
 8001914:	4b58      	ldr	r3, [pc, #352]	; (8001a78 <__io_putchar+0x194>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
      LCD_Scrolled = DISABLE;
 800191a:	4b5c      	ldr	r3, [pc, #368]	; (8001a8c <__io_putchar+0x1a8>)
 800191c:	2200      	movs	r2, #0
 800191e:	701a      	strb	r2, [r3, #0]
      LCD_ScrollBackStep = 0;
 8001920:	4b5b      	ldr	r3, [pc, #364]	; (8001a90 <__io_putchar+0x1ac>)
 8001922:	2200      	movs	r2, #0
 8001924:	801a      	strh	r2, [r3, #0]
      
    }
    
    if(( LCD_CacheBuffer_xptr < (BSP_LCD_GetXSize()) /cFont->Width ) &&  ( ch != '\n'))
 8001926:	4b5b      	ldr	r3, [pc, #364]	; (8001a94 <__io_putchar+0x1b0>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	461c      	mov	r4, r3
 800192c:	f003 f8de 	bl	8004aec <BSP_LCD_GetXSize>
 8001930:	4602      	mov	r2, r0
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	889b      	ldrh	r3, [r3, #4]
 8001936:	fbb2 f3f3 	udiv	r3, r2, r3
 800193a:	429c      	cmp	r4, r3
 800193c:	d218      	bcs.n	8001970 <__io_putchar+0x8c>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2b0a      	cmp	r3, #10
 8001942:	d015      	beq.n	8001970 <__io_putchar+0x8c>
    {
      LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].line[LCD_CacheBuffer_xptr++] = (uint16_t)ch;
 8001944:	4b4e      	ldr	r3, [pc, #312]	; (8001a80 <__io_putchar+0x19c>)
 8001946:	881b      	ldrh	r3, [r3, #0]
 8001948:	4619      	mov	r1, r3
 800194a:	4b52      	ldr	r3, [pc, #328]	; (8001a94 <__io_putchar+0x1b0>)
 800194c:	881b      	ldrh	r3, [r3, #0]
 800194e:	1c5a      	adds	r2, r3, #1
 8001950:	b290      	uxth	r0, r2
 8001952:	4a50      	ldr	r2, [pc, #320]	; (8001a94 <__io_putchar+0x1b0>)
 8001954:	8010      	strh	r0, [r2, #0]
 8001956:	461c      	mov	r4, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	b2d8      	uxtb	r0, r3
 800195c:	4a4e      	ldr	r2, [pc, #312]	; (8001a98 <__io_putchar+0x1b4>)
 800195e:	460b      	mov	r3, r1
 8001960:	015b      	lsls	r3, r3, #5
 8001962:	440b      	add	r3, r1
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	4423      	add	r3, r4
 800196a:	4602      	mov	r2, r0
 800196c:	701a      	strb	r2, [r3, #0]
 800196e:	e07b      	b.n	8001a68 <__io_putchar+0x184>
    }   
    else 
    {
      if(LCD_CacheBuffer_yptr_top >= LCD_CacheBuffer_yptr_bottom)
 8001970:	4b45      	ldr	r3, [pc, #276]	; (8001a88 <__io_putchar+0x1a4>)
 8001972:	881a      	ldrh	r2, [r3, #0]
 8001974:	4b42      	ldr	r3, [pc, #264]	; (8001a80 <__io_putchar+0x19c>)
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	429a      	cmp	r2, r3
 800197a:	d314      	bcc.n	80019a6 <__io_putchar+0xc2>
      {
        
        if(LCD_CacheBuffer_yptr_invert == DISABLE)
 800197c:	4b47      	ldr	r3, [pc, #284]	; (8001a9c <__io_putchar+0x1b8>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d10d      	bne.n	80019a0 <__io_putchar+0xbc>
        {
          LCD_CacheBuffer_yptr_top++;
 8001984:	4b40      	ldr	r3, [pc, #256]	; (8001a88 <__io_putchar+0x1a4>)
 8001986:	881b      	ldrh	r3, [r3, #0]
 8001988:	3301      	adds	r3, #1
 800198a:	b29a      	uxth	r2, r3
 800198c:	4b3e      	ldr	r3, [pc, #248]	; (8001a88 <__io_putchar+0x1a4>)
 800198e:	801a      	strh	r2, [r3, #0]
          
          if(LCD_CacheBuffer_yptr_top == LCD_CACHE_DEPTH)
 8001990:	4b3d      	ldr	r3, [pc, #244]	; (8001a88 <__io_putchar+0x1a4>)
 8001992:	881b      	ldrh	r3, [r3, #0]
 8001994:	2b75      	cmp	r3, #117	; 0x75
 8001996:	d106      	bne.n	80019a6 <__io_putchar+0xc2>
          {
            LCD_CacheBuffer_yptr_top = 0;  
 8001998:	4b3b      	ldr	r3, [pc, #236]	; (8001a88 <__io_putchar+0x1a4>)
 800199a:	2200      	movs	r2, #0
 800199c:	801a      	strh	r2, [r3, #0]
 800199e:	e002      	b.n	80019a6 <__io_putchar+0xc2>
          }
        }
        else
        {
          LCD_CacheBuffer_yptr_invert= DISABLE;
 80019a0:	4b3e      	ldr	r3, [pc, #248]	; (8001a9c <__io_putchar+0x1b8>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	701a      	strb	r2, [r3, #0]
        }
      }
      
      for(idx = LCD_CacheBuffer_xptr ; idx < (BSP_LCD_GetXSize()) /cFont->Width; idx++)
 80019a6:	4b3b      	ldr	r3, [pc, #236]	; (8001a94 <__io_putchar+0x1b0>)
 80019a8:	881b      	ldrh	r3, [r3, #0]
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	e015      	b.n	80019da <__io_putchar+0xf6>
      {
        LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].line[LCD_CacheBuffer_xptr++] = ' ';
 80019ae:	4b34      	ldr	r3, [pc, #208]	; (8001a80 <__io_putchar+0x19c>)
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	4619      	mov	r1, r3
 80019b4:	4b37      	ldr	r3, [pc, #220]	; (8001a94 <__io_putchar+0x1b0>)
 80019b6:	881b      	ldrh	r3, [r3, #0]
 80019b8:	1c5a      	adds	r2, r3, #1
 80019ba:	b290      	uxth	r0, r2
 80019bc:	4a35      	ldr	r2, [pc, #212]	; (8001a94 <__io_putchar+0x1b0>)
 80019be:	8010      	strh	r0, [r2, #0]
 80019c0:	4618      	mov	r0, r3
 80019c2:	4a35      	ldr	r2, [pc, #212]	; (8001a98 <__io_putchar+0x1b4>)
 80019c4:	460b      	mov	r3, r1
 80019c6:	015b      	lsls	r3, r3, #5
 80019c8:	440b      	add	r3, r1
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	4403      	add	r3, r0
 80019d0:	2220      	movs	r2, #32
 80019d2:	701a      	strb	r2, [r3, #0]
      for(idx = LCD_CacheBuffer_xptr ; idx < (BSP_LCD_GetXSize()) /cFont->Width; idx++)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	3301      	adds	r3, #1
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	f003 f887 	bl	8004aec <BSP_LCD_GetXSize>
 80019de:	4602      	mov	r2, r0
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	889b      	ldrh	r3, [r3, #4]
 80019e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e8:	68fa      	ldr	r2, [r7, #12]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d3df      	bcc.n	80019ae <__io_putchar+0xca>
      }   
      LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].color = LCD_LineColor;  
 80019ee:	4b24      	ldr	r3, [pc, #144]	; (8001a80 <__io_putchar+0x19c>)
 80019f0:	881b      	ldrh	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	4b2a      	ldr	r3, [pc, #168]	; (8001aa0 <__io_putchar+0x1bc>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4927      	ldr	r1, [pc, #156]	; (8001a98 <__io_putchar+0x1b4>)
 80019fa:	4603      	mov	r3, r0
 80019fc:	015b      	lsls	r3, r3, #5
 80019fe:	4403      	add	r3, r0
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	440b      	add	r3, r1
 8001a04:	3380      	adds	r3, #128	; 0x80
 8001a06:	601a      	str	r2, [r3, #0]
      
      LCD_CacheBuffer_xptr = 0;
 8001a08:	4b22      	ldr	r3, [pc, #136]	; (8001a94 <__io_putchar+0x1b0>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	801a      	strh	r2, [r3, #0]
      
      LCD_LOG_UpdateDisplay (); 
 8001a0e:	f000 f849 	bl	8001aa4 <LCD_LOG_UpdateDisplay>
      
      LCD_CacheBuffer_yptr_bottom ++; 
 8001a12:	4b1b      	ldr	r3, [pc, #108]	; (8001a80 <__io_putchar+0x19c>)
 8001a14:	881b      	ldrh	r3, [r3, #0]
 8001a16:	3301      	adds	r3, #1
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	4b19      	ldr	r3, [pc, #100]	; (8001a80 <__io_putchar+0x19c>)
 8001a1c:	801a      	strh	r2, [r3, #0]
      
      if (LCD_CacheBuffer_yptr_bottom == LCD_CACHE_DEPTH) 
 8001a1e:	4b18      	ldr	r3, [pc, #96]	; (8001a80 <__io_putchar+0x19c>)
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	2b75      	cmp	r3, #117	; 0x75
 8001a24:	d108      	bne.n	8001a38 <__io_putchar+0x154>
      {
        LCD_CacheBuffer_yptr_bottom = 0;
 8001a26:	4b16      	ldr	r3, [pc, #88]	; (8001a80 <__io_putchar+0x19c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	801a      	strh	r2, [r3, #0]
        LCD_CacheBuffer_yptr_top = 1;    
 8001a2c:	4b16      	ldr	r3, [pc, #88]	; (8001a88 <__io_putchar+0x1a4>)
 8001a2e:	2201      	movs	r2, #1
 8001a30:	801a      	strh	r2, [r3, #0]
        LCD_CacheBuffer_yptr_invert = ENABLE;
 8001a32:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <__io_putchar+0x1b8>)
 8001a34:	2201      	movs	r2, #1
 8001a36:	701a      	strb	r2, [r3, #0]
      }
      
      if( ch != '\n')
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b0a      	cmp	r3, #10
 8001a3c:	d014      	beq.n	8001a68 <__io_putchar+0x184>
      {
        LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].line[LCD_CacheBuffer_xptr++] = (uint16_t)ch;
 8001a3e:	4b10      	ldr	r3, [pc, #64]	; (8001a80 <__io_putchar+0x19c>)
 8001a40:	881b      	ldrh	r3, [r3, #0]
 8001a42:	4619      	mov	r1, r3
 8001a44:	4b13      	ldr	r3, [pc, #76]	; (8001a94 <__io_putchar+0x1b0>)
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	1c5a      	adds	r2, r3, #1
 8001a4a:	b290      	uxth	r0, r2
 8001a4c:	4a11      	ldr	r2, [pc, #68]	; (8001a94 <__io_putchar+0x1b0>)
 8001a4e:	8010      	strh	r0, [r2, #0]
 8001a50:	461c      	mov	r4, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	b2d8      	uxtb	r0, r3
 8001a56:	4a10      	ldr	r2, [pc, #64]	; (8001a98 <__io_putchar+0x1b4>)
 8001a58:	460b      	mov	r3, r1
 8001a5a:	015b      	lsls	r3, r3, #5
 8001a5c:	440b      	add	r3, r1
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	4413      	add	r3, r2
 8001a62:	4423      	add	r3, r4
 8001a64:	4602      	mov	r2, r0
 8001a66:	701a      	strb	r2, [r3, #0]
      }
      
    }
  }
  return ch;
 8001a68:	687b      	ldr	r3, [r7, #4]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd90      	pop	{r4, r7, pc}
 8001a72:	bf00      	nop
 8001a74:	2000402c 	.word	0x2000402c
 8001a78:	2000402b 	.word	0x2000402b
 8001a7c:	20004028 	.word	0x20004028
 8001a80:	20004024 	.word	0x20004024
 8001a84:	20004026 	.word	0x20004026
 8001a88:	20004022 	.word	0x20004022
 8001a8c:	2000402d 	.word	0x2000402d
 8001a90:	2000402e 	.word	0x2000402e
 8001a94:	20004020 	.word	0x20004020
 8001a98:	200003c8 	.word	0x200003c8
 8001a9c:	2000402a 	.word	0x2000402a
 8001aa0:	2000401c 	.word	0x2000401c

08001aa4 <LCD_LOG_UpdateDisplay>:
  * @brief  Update the text area display
  * @param  None
  * @retval None
  */
void LCD_LOG_UpdateDisplay (void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
  uint8_t cnt = 0 ;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	71fb      	strb	r3, [r7, #7]
  uint16_t length = 0 ;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr = 0, index = 0;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	807b      	strh	r3, [r7, #2]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	803b      	strh	r3, [r7, #0]
  
  if((LCD_CacheBuffer_yptr_bottom  < (YWINDOW_SIZE -1)) && 
 8001aba:	4b3a      	ldr	r3, [pc, #232]	; (8001ba4 <LCD_LOG_UpdateDisplay+0x100>)
 8001abc:	881b      	ldrh	r3, [r3, #0]
 8001abe:	2b0f      	cmp	r3, #15
 8001ac0:	d826      	bhi.n	8001b10 <LCD_LOG_UpdateDisplay+0x6c>
     (LCD_CacheBuffer_yptr_bottom  >= LCD_CacheBuffer_yptr_top))
 8001ac2:	4b38      	ldr	r3, [pc, #224]	; (8001ba4 <LCD_LOG_UpdateDisplay+0x100>)
 8001ac4:	881a      	ldrh	r2, [r3, #0]
 8001ac6:	4b38      	ldr	r3, [pc, #224]	; (8001ba8 <LCD_LOG_UpdateDisplay+0x104>)
 8001ac8:	881b      	ldrh	r3, [r3, #0]
  if((LCD_CacheBuffer_yptr_bottom  < (YWINDOW_SIZE -1)) && 
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d320      	bcc.n	8001b10 <LCD_LOG_UpdateDisplay+0x6c>
  {
    BSP_LCD_SetTextColor(LCD_CacheBuffer[cnt + LCD_CacheBuffer_yptr_bottom].color);
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	4a34      	ldr	r2, [pc, #208]	; (8001ba4 <LCD_LOG_UpdateDisplay+0x100>)
 8001ad2:	8812      	ldrh	r2, [r2, #0]
 8001ad4:	441a      	add	r2, r3
 8001ad6:	4935      	ldr	r1, [pc, #212]	; (8001bac <LCD_LOG_UpdateDisplay+0x108>)
 8001ad8:	4613      	mov	r3, r2
 8001ada:	015b      	lsls	r3, r3, #5
 8001adc:	4413      	add	r3, r2
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	440b      	add	r3, r1
 8001ae2:	3380      	adds	r3, #128	; 0x80
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f003 f8d6 	bl	8004c98 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAtLine ((YWINDOW_MIN + LCD_CacheBuffer_yptr_bottom),
 8001aec:	4b2d      	ldr	r3, [pc, #180]	; (8001ba4 <LCD_LOG_UpdateDisplay+0x100>)
 8001aee:	881b      	ldrh	r3, [r3, #0]
 8001af0:	3304      	adds	r3, #4
 8001af2:	b298      	uxth	r0, r3
                           (uint8_t *)(LCD_CacheBuffer[cnt + LCD_CacheBuffer_yptr_bottom].line));
 8001af4:	79fb      	ldrb	r3, [r7, #7]
 8001af6:	4a2b      	ldr	r2, [pc, #172]	; (8001ba4 <LCD_LOG_UpdateDisplay+0x100>)
 8001af8:	8812      	ldrh	r2, [r2, #0]
 8001afa:	441a      	add	r2, r3
 8001afc:	4613      	mov	r3, r2
 8001afe:	015b      	lsls	r3, r3, #5
 8001b00:	4413      	add	r3, r2
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	4a29      	ldr	r2, [pc, #164]	; (8001bac <LCD_LOG_UpdateDisplay+0x108>)
 8001b06:	4413      	add	r3, r2
    BSP_LCD_DisplayStringAtLine ((YWINDOW_MIN + LCD_CacheBuffer_yptr_bottom),
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f003 fa5b 	bl	8004fc4 <BSP_LCD_DisplayStringAtLine>
 8001b0e:	e044      	b.n	8001b9a <LCD_LOG_UpdateDisplay+0xf6>
  }
  else
  {
    
    if(LCD_CacheBuffer_yptr_bottom < LCD_CacheBuffer_yptr_top)
 8001b10:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <LCD_LOG_UpdateDisplay+0x100>)
 8001b12:	881a      	ldrh	r2, [r3, #0]
 8001b14:	4b24      	ldr	r3, [pc, #144]	; (8001ba8 <LCD_LOG_UpdateDisplay+0x104>)
 8001b16:	881b      	ldrh	r3, [r3, #0]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d204      	bcs.n	8001b26 <LCD_LOG_UpdateDisplay+0x82>
    {
      /* Virtual length for rolling */
      length = LCD_CACHE_DEPTH + LCD_CacheBuffer_yptr_bottom ;
 8001b1c:	4b21      	ldr	r3, [pc, #132]	; (8001ba4 <LCD_LOG_UpdateDisplay+0x100>)
 8001b1e:	881b      	ldrh	r3, [r3, #0]
 8001b20:	3375      	adds	r3, #117	; 0x75
 8001b22:	80bb      	strh	r3, [r7, #4]
 8001b24:	e002      	b.n	8001b2c <LCD_LOG_UpdateDisplay+0x88>
    }
    else
    {
      length = LCD_CacheBuffer_yptr_bottom;
 8001b26:	4b1f      	ldr	r3, [pc, #124]	; (8001ba4 <LCD_LOG_UpdateDisplay+0x100>)
 8001b28:	881b      	ldrh	r3, [r3, #0]
 8001b2a:	80bb      	strh	r3, [r7, #4]
    }
    
    ptr = length - YWINDOW_SIZE + 1;
 8001b2c:	88bb      	ldrh	r3, [r7, #4]
 8001b2e:	3b10      	subs	r3, #16
 8001b30:	807b      	strh	r3, [r7, #2]
    
    for  (cnt = 0 ; cnt < YWINDOW_SIZE ; cnt ++)
 8001b32:	2300      	movs	r3, #0
 8001b34:	71fb      	strb	r3, [r7, #7]
 8001b36:	e02c      	b.n	8001b92 <LCD_LOG_UpdateDisplay+0xee>
    {
      
      index = (cnt + ptr )% LCD_CACHE_DEPTH ;
 8001b38:	79fa      	ldrb	r2, [r7, #7]
 8001b3a:	887b      	ldrh	r3, [r7, #2]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	4a1c      	ldr	r2, [pc, #112]	; (8001bb0 <LCD_LOG_UpdateDisplay+0x10c>)
 8001b40:	fb82 1203 	smull	r1, r2, r2, r3
 8001b44:	441a      	add	r2, r3
 8001b46:	1191      	asrs	r1, r2, #6
 8001b48:	17da      	asrs	r2, r3, #31
 8001b4a:	1a8a      	subs	r2, r1, r2
 8001b4c:	2175      	movs	r1, #117	; 0x75
 8001b4e:	fb01 f202 	mul.w	r2, r1, r2
 8001b52:	1a9a      	subs	r2, r3, r2
 8001b54:	4613      	mov	r3, r2
 8001b56:	803b      	strh	r3, [r7, #0]
      
      BSP_LCD_SetTextColor(LCD_CacheBuffer[index].color);
 8001b58:	883a      	ldrh	r2, [r7, #0]
 8001b5a:	4914      	ldr	r1, [pc, #80]	; (8001bac <LCD_LOG_UpdateDisplay+0x108>)
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	015b      	lsls	r3, r3, #5
 8001b60:	4413      	add	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	440b      	add	r3, r1
 8001b66:	3380      	adds	r3, #128	; 0x80
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f003 f894 	bl	8004c98 <BSP_LCD_SetTextColor>
      BSP_LCD_DisplayStringAtLine ((cnt + YWINDOW_MIN), 
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	3304      	adds	r3, #4
 8001b76:	b298      	uxth	r0, r3
                             (uint8_t *)(LCD_CacheBuffer[index].line));
 8001b78:	883a      	ldrh	r2, [r7, #0]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	015b      	lsls	r3, r3, #5
 8001b7e:	4413      	add	r3, r2
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	4a0a      	ldr	r2, [pc, #40]	; (8001bac <LCD_LOG_UpdateDisplay+0x108>)
 8001b84:	4413      	add	r3, r2
      BSP_LCD_DisplayStringAtLine ((cnt + YWINDOW_MIN), 
 8001b86:	4619      	mov	r1, r3
 8001b88:	f003 fa1c 	bl	8004fc4 <BSP_LCD_DisplayStringAtLine>
    for  (cnt = 0 ; cnt < YWINDOW_SIZE ; cnt ++)
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	71fb      	strb	r3, [r7, #7]
 8001b92:	79fb      	ldrb	r3, [r7, #7]
 8001b94:	2b10      	cmp	r3, #16
 8001b96:	d9cf      	bls.n	8001b38 <LCD_LOG_UpdateDisplay+0x94>
      
    }
  }
  
}
 8001b98:	bf00      	nop
 8001b9a:	bf00      	nop
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20004024 	.word	0x20004024
 8001ba8:	20004022 	.word	0x20004022
 8001bac:	200003c8 	.word	0x200003c8
 8001bb0:	8c08c08d 	.word	0x8c08c08d

08001bb4 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b09a      	sub	sp, #104	; 0x68
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001bba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001bbe:	2234      	movs	r2, #52	; 0x34
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f010 fced 	bl	80125a2 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8001bc8:	463b      	mov	r3, r7
 8001bca:	2234      	movs	r2, #52	; 0x34
 8001bcc:	2100      	movs	r1, #0
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f010 fce7 	bl	80125a2 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001bd4:	4b4e      	ldr	r3, [pc, #312]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001bd6:	4a4f      	ldr	r2, [pc, #316]	; (8001d14 <MX_LTDC_Init+0x160>)
 8001bd8:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001bda:	4b4d      	ldr	r3, [pc, #308]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001be0:	4b4b      	ldr	r3, [pc, #300]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001be6:	4b4a      	ldr	r3, [pc, #296]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001bec:	4b48      	ldr	r3, [pc, #288]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001bf2:	4b47      	ldr	r3, [pc, #284]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001bf4:	2207      	movs	r2, #7
 8001bf6:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8001bf8:	4b45      	ldr	r3, [pc, #276]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001bfa:	2203      	movs	r2, #3
 8001bfc:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001bfe:	4b44      	ldr	r3, [pc, #272]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001c00:	220e      	movs	r2, #14
 8001c02:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001c04:	4b42      	ldr	r3, [pc, #264]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001c06:	2205      	movs	r2, #5
 8001c08:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8001c0a:	4b41      	ldr	r3, [pc, #260]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001c0c:	f240 228e 	movw	r2, #654	; 0x28e
 8001c10:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001c12:	4b3f      	ldr	r3, [pc, #252]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001c14:	f240 12e5 	movw	r2, #485	; 0x1e5
 8001c18:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 8001c1a:	4b3d      	ldr	r3, [pc, #244]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001c1c:	f44f 7225 	mov.w	r2, #660	; 0x294
 8001c20:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001c22:	4b3b      	ldr	r3, [pc, #236]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001c24:	f240 12e7 	movw	r2, #487	; 0x1e7
 8001c28:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001c2a:	4b39      	ldr	r3, [pc, #228]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001c32:	4b37      	ldr	r3, [pc, #220]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001c3a:	4b35      	ldr	r3, [pc, #212]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001c42:	4833      	ldr	r0, [pc, #204]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001c44:	f007 fb82 	bl	800934c <HAL_LTDC_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001c4e:	f001 fd59 	bl	8003704 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001c52:	2300      	movs	r3, #0
 8001c54:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001c62:	2300      	movs	r3, #0
 8001c64:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 8001c66:	2300      	movs	r3, #0
 8001c68:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001c6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c72:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001c74:	2305      	movs	r3, #5
 8001c76:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001c84:	2300      	movs	r3, #0
 8001c86:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001c96:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	481c      	ldr	r0, [pc, #112]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001ca0:	f007 fc24 	bl	80094ec <HAL_LTDC_ConfigLayer>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8001caa:	f001 fd2b 	bl	8003704 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001cca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cce:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001cd0:	2305      	movs	r3, #5
 8001cd2:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001cec:	2300      	movs	r3, #0
 8001cee:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001cf2:	463b      	mov	r3, r7
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4805      	ldr	r0, [pc, #20]	; (8001d10 <MX_LTDC_Init+0x15c>)
 8001cfa:	f007 fbf7 	bl	80094ec <HAL_LTDC_ConfigLayer>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001d04:	f001 fcfe 	bl	8003704 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001d08:	bf00      	nop
 8001d0a:	3768      	adds	r7, #104	; 0x68
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20004030 	.word	0x20004030
 8001d14:	40016800 	.word	0x40016800

08001d18 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b0b0      	sub	sp, #192	; 0xc0
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d20:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
 8001d2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d34:	2284      	movs	r2, #132	; 0x84
 8001d36:	2100      	movs	r1, #0
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f010 fc32 	bl	80125a2 <memset>
  if(ltdcHandle->Instance==LTDC)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a96      	ldr	r2, [pc, #600]	; (8001f9c <HAL_LTDC_MspInit+0x284>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	f040 8125 	bne.w	8001f94 <HAL_LTDC_MspInit+0x27c>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001d4a:	2308      	movs	r3, #8
 8001d4c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 8001d4e:	2364      	movs	r3, #100	; 0x64
 8001d50:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001d52:	2302      	movs	r3, #2
 8001d54:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001d56:	2302      	movs	r3, #2
 8001d58:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001d62:	2300      	movs	r3, #0
 8001d64:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f008 fa7e 	bl	800a26c <HAL_RCCEx_PeriphCLKConfig>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <HAL_LTDC_MspInit+0x62>
    {
      Error_Handler();
 8001d76:	f001 fcc5 	bl	8003704 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001d7a:	4b89      	ldr	r3, [pc, #548]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7e:	4a88      	ldr	r2, [pc, #544]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001d80:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d84:	6453      	str	r3, [r2, #68]	; 0x44
 8001d86:	4b86      	ldr	r3, [pc, #536]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d92:	4b83      	ldr	r3, [pc, #524]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	4a82      	ldr	r2, [pc, #520]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001d98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9e:	4b80      	ldr	r3, [pc, #512]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001da6:	623b      	str	r3, [r7, #32]
 8001da8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001daa:	4b7d      	ldr	r3, [pc, #500]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	4a7c      	ldr	r2, [pc, #496]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001db0:	f043 0301 	orr.w	r3, r3, #1
 8001db4:	6313      	str	r3, [r2, #48]	; 0x30
 8001db6:	4b7a      	ldr	r3, [pc, #488]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	61fb      	str	r3, [r7, #28]
 8001dc0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001dc2:	4b77      	ldr	r3, [pc, #476]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	4a76      	ldr	r2, [pc, #472]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dce:	4b74      	ldr	r3, [pc, #464]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd6:	61bb      	str	r3, [r7, #24]
 8001dd8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8001dda:	4b71      	ldr	r3, [pc, #452]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	4a70      	ldr	r2, [pc, #448]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001de0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001de4:	6313      	str	r3, [r2, #48]	; 0x30
 8001de6:	4b6e      	ldr	r3, [pc, #440]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dee:	617b      	str	r3, [r7, #20]
 8001df0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001df2:	4b6b      	ldr	r3, [pc, #428]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	4a6a      	ldr	r2, [pc, #424]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001df8:	f043 0308 	orr.w	r3, r3, #8
 8001dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfe:	4b68      	ldr	r3, [pc, #416]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	613b      	str	r3, [r7, #16]
 8001e08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e0a:	4b65      	ldr	r3, [pc, #404]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	4a64      	ldr	r2, [pc, #400]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001e10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e14:	6313      	str	r3, [r2, #48]	; 0x30
 8001e16:	4b62      	ldr	r3, [pc, #392]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001e22:	4b5f      	ldr	r3, [pc, #380]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	4a5e      	ldr	r2, [pc, #376]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001e28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2e:	4b5c      	ldr	r3, [pc, #368]	; (8001fa0 <HAL_LTDC_MspInit+0x288>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e36:	60bb      	str	r3, [r7, #8]
 8001e38:	68bb      	ldr	r3, [r7, #8]
    PI14     ------> LTDC_CLK
    PG6     ------> LTDC_R7
    PJ5     ------> LTDC_R6
    PJ2     ------> LTDC_R3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_6;
 8001e3a:	f44f 6304 	mov.w	r3, #2112	; 0x840
 8001e3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e42:	2302      	movs	r3, #2
 8001e44:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e54:	230e      	movs	r3, #14
 8001e56:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e5a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4850      	ldr	r0, [pc, #320]	; (8001fa4 <HAL_LTDC_MspInit+0x28c>)
 8001e62:	f006 f929 	bl	80080b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 8001e66:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001e6a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e80:	230e      	movs	r3, #14
 8001e82:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e86:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4846      	ldr	r0, [pc, #280]	; (8001fa8 <HAL_LTDC_MspInit+0x290>)
 8001e8e:	f006 f913 	bl	80080b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_9
 8001e92:	f244 6331 	movw	r3, #17969	; 0x4631
 8001e96:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |GPIO_PIN_0|GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001eac:	230e      	movs	r3, #14
 8001eae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001eb2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	483c      	ldr	r0, [pc, #240]	; (8001fac <HAL_LTDC_MspInit+0x294>)
 8001eba:	f006 f8fd 	bl	80080b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_1;
 8001ebe:	23e2      	movs	r3, #226	; 0xe2
 8001ec0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ed6:	230e      	movs	r3, #14
 8001ed8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001edc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4833      	ldr	r0, [pc, #204]	; (8001fb0 <HAL_LTDC_MspInit+0x298>)
 8001ee4:	f006 f8e8 	bl	80080b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ee8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001eec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efc:	2300      	movs	r3, #0
 8001efe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001f02:	2309      	movs	r3, #9
 8001f04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f08:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4825      	ldr	r0, [pc, #148]	; (8001fa4 <HAL_LTDC_MspInit+0x28c>)
 8001f10:	f006 f8d2 	bl	80080b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f14:	2308      	movs	r3, #8
 8001f16:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f26:	2300      	movs	r3, #0
 8001f28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001f2c:	230e      	movs	r3, #14
 8001f2e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f32:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001f36:	4619      	mov	r1, r3
 8001f38:	481e      	ldr	r0, [pc, #120]	; (8001fb4 <HAL_LTDC_MspInit+0x29c>)
 8001f3a:	f006 f8bd 	bl	80080b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13;
 8001f3e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001f42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f46:	2302      	movs	r3, #2
 8001f48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f52:	2300      	movs	r3, #0
 8001f54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001f58:	230e      	movs	r3, #14
 8001f5a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f5e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001f62:	4619      	mov	r1, r3
 8001f64:	4814      	ldr	r0, [pc, #80]	; (8001fb8 <HAL_LTDC_MspInit+0x2a0>)
 8001f66:	f006 f8a7 	bl	80080b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_2;
 8001f6a:	2324      	movs	r3, #36	; 0x24
 8001f6c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f70:	2302      	movs	r3, #2
 8001f72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f76:	2300      	movs	r3, #0
 8001f78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001f82:	230e      	movs	r3, #14
 8001f84:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001f88:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	480b      	ldr	r0, [pc, #44]	; (8001fbc <HAL_LTDC_MspInit+0x2a4>)
 8001f90:	f006 f892 	bl	80080b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8001f94:	bf00      	nop
 8001f96:	37c0      	adds	r7, #192	; 0xc0
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40016800 	.word	0x40016800
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	40021800 	.word	0x40021800
 8001fa8:	40020000 	.word	0x40020000
 8001fac:	40022000 	.word	0x40022000
 8001fb0:	40022800 	.word	0x40022800
 8001fb4:	40020c00 	.word	0x40020c00
 8001fb8:	40021c00 	.word	0x40021c00
 8001fbc:	40022400 	.word	0x40022400

08001fc0 <linear_interpolation>:
  float x1;
  float y1;
} lin_t;

float linear_interpolation(lin_t *lin, int16_t x)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	807b      	strh	r3, [r7, #2]
  return ((lin->y1 - lin->y0) * x + ((lin->x1 * lin->y0) -
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	ed93 7a03 	vldr	s14, [r3, #12]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fd8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fdc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001fe0:	ee07 3a90 	vmov	s15, r3
 8001fe4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fe8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ff8:	ee66 6aa7 	vmul.f32	s13, s13, s15
                                     (lin->x0 * lin->y1)))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	ed93 6a00 	vldr	s12, [r3]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	edd3 7a03 	vldr	s15, [r3, #12]
 8002008:	ee66 7a27 	vmul.f32	s15, s12, s15
  return ((lin->y1 - lin->y0) * x + ((lin->x1 * lin->y0) -
 800200c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002010:	ee37 7a27 	vadd.f32	s14, s14, s15
         / (lin->x1 - lin->x0);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	edd3 6a02 	vldr	s13, [r3, #8]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	edd3 7a00 	vldr	s15, [r3]
 8002020:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002024:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002028:	eef0 7a66 	vmov.f32	s15, s13
}
 800202c:	eeb0 0a67 	vmov.f32	s0, s15
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <isPointInsideButton1>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* Bouton 1 Home */

int isPointInsideButton1(uint16_t x, uint16_t y) {
 800203a:	b590      	push	{r4, r7, lr}
 800203c:	b085      	sub	sp, #20
 800203e:	af00      	add	r7, sp, #0
 8002040:	4603      	mov	r3, r0
 8002042:	460a      	mov	r2, r1
 8002044:	80fb      	strh	r3, [r7, #6]
 8002046:	4613      	mov	r3, r2
 8002048:	80bb      	strh	r3, [r7, #4]
    int dx = x - BUTTON_X;
 800204a:	88fc      	ldrh	r4, [r7, #6]
 800204c:	f002 fd4e 	bl	8004aec <BSP_LCD_GetXSize>
 8002050:	4603      	mov	r3, r0
 8002052:	085b      	lsrs	r3, r3, #1
 8002054:	1ae3      	subs	r3, r4, r3
 8002056:	60fb      	str	r3, [r7, #12]
    int dy = y - BUTTON_Y;
 8002058:	88bc      	ldrh	r4, [r7, #4]
 800205a:	f002 fd5b 	bl	8004b14 <BSP_LCD_GetYSize>
 800205e:	4603      	mov	r3, r0
 8002060:	085b      	lsrs	r3, r3, #1
 8002062:	1ae3      	subs	r3, r4, r3
 8002064:	60bb      	str	r3, [r7, #8]
    return (dx * dx + dy * dy) <= (BUTTON_RADIUS * BUTTON_RADIUS);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	fb03 f203 	mul.w	r2, r3, r3
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	fb03 f303 	mul.w	r3, r3, r3
 8002072:	4413      	add	r3, r2
 8002074:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002078:	4293      	cmp	r3, r2
 800207a:	bfd4      	ite	le
 800207c:	2301      	movle	r3, #1
 800207e:	2300      	movgt	r3, #0
 8002080:	b2db      	uxtb	r3, r3
}
 8002082:	4618      	mov	r0, r3
 8002084:	3714      	adds	r7, #20
 8002086:	46bd      	mov	sp, r7
 8002088:	bd90      	pop	{r4, r7, pc}

0800208a <isPointInsideButton2>:
/* Bouton NEXT ' page1 + page2 ' */

int isPointInsideButton2(uint16_t x, uint16_t y) {
 800208a:	b480      	push	{r7}
 800208c:	b083      	sub	sp, #12
 800208e:	af00      	add	r7, sp, #0
 8002090:	4603      	mov	r3, r0
 8002092:	460a      	mov	r2, r1
 8002094:	80fb      	strh	r3, [r7, #6]
 8002096:	4613      	mov	r3, r2
 8002098:	80bb      	strh	r3, [r7, #4]
	if (x >= BUTTON_X2 && x <= (BUTTON_X2 + width) && y >= BUTTON_Y2 && y <= (BUTTON_Y2 + Height))
 800209a:	88fb      	ldrh	r3, [r7, #6]
 800209c:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 80020a0:	d30c      	bcc.n	80020bc <isPointInsideButton2+0x32>
 80020a2:	88fb      	ldrh	r3, [r7, #6]
 80020a4:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80020a8:	d808      	bhi.n	80020bc <isPointInsideButton2+0x32>
 80020aa:	88bb      	ldrh	r3, [r7, #4]
 80020ac:	2b0a      	cmp	r3, #10
 80020ae:	d905      	bls.n	80020bc <isPointInsideButton2+0x32>
 80020b0:	88bb      	ldrh	r3, [r7, #4]
 80020b2:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
 80020b6:	d201      	bcs.n	80020bc <isPointInsideButton2+0x32>
		return 1;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e000      	b.n	80020be <isPointInsideButton2+0x34>
	 else
		return 0;
 80020bc:	2300      	movs	r3, #0

}
 80020be:	4618      	mov	r0, r3
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <isPointInsideButton3>:
/* Bouton Increment page 0 */

int isPointInsideButton3(uint16_t x, uint16_t y) {
 80020ca:	b480      	push	{r7}
 80020cc:	b083      	sub	sp, #12
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	4603      	mov	r3, r0
 80020d2:	460a      	mov	r2, r1
 80020d4:	80fb      	strh	r3, [r7, #6]
 80020d6:	4613      	mov	r3, r2
 80020d8:	80bb      	strh	r3, [r7, #4]
	if (x >= BUTTON_X3 && x <= (BUTTON_X3 + width3) && y >= BUTTON_Y3 && y <= (BUTTON_Y3 + Height3))
 80020da:	88fb      	ldrh	r3, [r7, #6]
 80020dc:	2b09      	cmp	r3, #9
 80020de:	d90a      	bls.n	80020f6 <isPointInsideButton3+0x2c>
 80020e0:	88fb      	ldrh	r3, [r7, #6]
 80020e2:	2b32      	cmp	r3, #50	; 0x32
 80020e4:	d807      	bhi.n	80020f6 <isPointInsideButton3+0x2c>
 80020e6:	88bb      	ldrh	r3, [r7, #4]
 80020e8:	2b77      	cmp	r3, #119	; 0x77
 80020ea:	d904      	bls.n	80020f6 <isPointInsideButton3+0x2c>
 80020ec:	88bb      	ldrh	r3, [r7, #4]
 80020ee:	2ba0      	cmp	r3, #160	; 0xa0
 80020f0:	d801      	bhi.n	80020f6 <isPointInsideButton3+0x2c>
		return 1;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <isPointInsideButton3+0x2e>
	 else
		return 0;
 80020f6:	2300      	movs	r3, #0

}
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <isPointInsideButton4>:

/* Bouton Decrement page 0 */

int isPointInsideButton4(uint16_t x, uint16_t y) {
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	460a      	mov	r2, r1
 800210e:	80fb      	strh	r3, [r7, #6]
 8002110:	4613      	mov	r3, r2
 8002112:	80bb      	strh	r3, [r7, #4]
	if (x >= BUTTON_X4 && x <= (BUTTON_X4 + width4) && y >= BUTTON_Y4 && y <= (BUTTON_Y4 + Height4))
 8002114:	88fb      	ldrh	r3, [r7, #6]
 8002116:	2b09      	cmp	r3, #9
 8002118:	d90a      	bls.n	8002130 <isPointInsideButton4+0x2c>
 800211a:	88fb      	ldrh	r3, [r7, #6]
 800211c:	2b32      	cmp	r3, #50	; 0x32
 800211e:	d807      	bhi.n	8002130 <isPointInsideButton4+0x2c>
 8002120:	88bb      	ldrh	r3, [r7, #4]
 8002122:	2bb3      	cmp	r3, #179	; 0xb3
 8002124:	d904      	bls.n	8002130 <isPointInsideButton4+0x2c>
 8002126:	88bb      	ldrh	r3, [r7, #4]
 8002128:	2bdc      	cmp	r3, #220	; 0xdc
 800212a:	d801      	bhi.n	8002130 <isPointInsideButton4+0x2c>
		return 1;
 800212c:	2301      	movs	r3, #1
 800212e:	e000      	b.n	8002132 <isPointInsideButton4+0x2e>
	 else
		return 0;
 8002130:	2300      	movs	r3, #0

}
 8002132:	4618      	mov	r0, r3
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <isPointInsideButton5>:
/* Bouton Switch to Second page 0 */

int isPointInsideButton5(uint16_t x, uint16_t y) {
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	4603      	mov	r3, r0
 8002146:	460a      	mov	r2, r1
 8002148:	80fb      	strh	r3, [r7, #6]
 800214a:	4613      	mov	r3, r2
 800214c:	80bb      	strh	r3, [r7, #4]
	if (x >= BUTTON_X5 && x <= (BUTTON_X5 + width5) && y >= BUTTON_Y5 && y <= (BUTTON_Y5 + Height5))
 800214e:	88fb      	ldrh	r3, [r7, #6]
 8002150:	2b45      	cmp	r3, #69	; 0x45
 8002152:	d90a      	bls.n	800216a <isPointInsideButton5+0x2c>
 8002154:	88fb      	ldrh	r3, [r7, #6]
 8002156:	2b6e      	cmp	r3, #110	; 0x6e
 8002158:	d807      	bhi.n	800216a <isPointInsideButton5+0x2c>
 800215a:	88bb      	ldrh	r3, [r7, #4]
 800215c:	2b77      	cmp	r3, #119	; 0x77
 800215e:	d904      	bls.n	800216a <isPointInsideButton5+0x2c>
 8002160:	88bb      	ldrh	r3, [r7, #4]
 8002162:	2ba0      	cmp	r3, #160	; 0xa0
 8002164:	d801      	bhi.n	800216a <isPointInsideButton5+0x2c>
		return 1;
 8002166:	2301      	movs	r3, #1
 8002168:	e000      	b.n	800216c <isPointInsideButton5+0x2e>
	 else
		return 0;
 800216a:	2300      	movs	r3, #0

}
 800216c:	4618      	mov	r0, r3
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <isPointInsideButton6>:

/* Bouton Switch to Minutes page 0 */

int isPointInsideButton6(uint16_t x, uint16_t y) {
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	4603      	mov	r3, r0
 8002180:	460a      	mov	r2, r1
 8002182:	80fb      	strh	r3, [r7, #6]
 8002184:	4613      	mov	r3, r2
 8002186:	80bb      	strh	r3, [r7, #4]
	if (x >= BUTTON_X6 && x <= (BUTTON_X6 + width6) && y >= BUTTON_Y6 && y <= (BUTTON_Y6 + Height6))
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	2b45      	cmp	r3, #69	; 0x45
 800218c:	d90a      	bls.n	80021a4 <isPointInsideButton6+0x2c>
 800218e:	88fb      	ldrh	r3, [r7, #6]
 8002190:	2b6e      	cmp	r3, #110	; 0x6e
 8002192:	d807      	bhi.n	80021a4 <isPointInsideButton6+0x2c>
 8002194:	88bb      	ldrh	r3, [r7, #4]
 8002196:	2bb3      	cmp	r3, #179	; 0xb3
 8002198:	d904      	bls.n	80021a4 <isPointInsideButton6+0x2c>
 800219a:	88bb      	ldrh	r3, [r7, #4]
 800219c:	2bdc      	cmp	r3, #220	; 0xdc
 800219e:	d801      	bhi.n	80021a4 <isPointInsideButton6+0x2c>
		return 1;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e000      	b.n	80021a6 <isPointInsideButton6+0x2e>
	 else
		return 0;
 80021a4:	2300      	movs	r3, #0

}
 80021a6:	4618      	mov	r0, r3
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <isPointInsideButton7>:

/* Bouton enter to Graph of temperature page 1 */

int isPointInsideButton7(uint16_t x, uint16_t y) {
 80021b2:	b480      	push	{r7}
 80021b4:	b083      	sub	sp, #12
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	4603      	mov	r3, r0
 80021ba:	460a      	mov	r2, r1
 80021bc:	80fb      	strh	r3, [r7, #6]
 80021be:	4613      	mov	r3, r2
 80021c0:	80bb      	strh	r3, [r7, #4]
	if (x >= BUTTON_X7 && x <= (BUTTON_X7 + width7) && y >= BUTTON_Y7 && y <= (BUTTON_Y7 + Height7))
 80021c2:	88fb      	ldrh	r3, [r7, #6]
 80021c4:	2b17      	cmp	r3, #23
 80021c6:	d90a      	bls.n	80021de <isPointInsideButton7+0x2c>
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	2bae      	cmp	r3, #174	; 0xae
 80021cc:	d807      	bhi.n	80021de <isPointInsideButton7+0x2c>
 80021ce:	88bb      	ldrh	r3, [r7, #4]
 80021d0:	2b84      	cmp	r3, #132	; 0x84
 80021d2:	d904      	bls.n	80021de <isPointInsideButton7+0x2c>
 80021d4:	88bb      	ldrh	r3, [r7, #4]
 80021d6:	2bad      	cmp	r3, #173	; 0xad
 80021d8:	d801      	bhi.n	80021de <isPointInsideButton7+0x2c>
		return 1;
 80021da:	2301      	movs	r3, #1
 80021dc:	e000      	b.n	80021e0 <isPointInsideButton7+0x2e>
	 else
		return 0;
 80021de:	2300      	movs	r3, #0

}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	0000      	movs	r0, r0
	...

080021f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021f0:	b5b0      	push	{r4, r5, r7, lr}
 80021f2:	b090      	sub	sp, #64	; 0x40
 80021f4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021f6:	f004 fb39 	bl	800686c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021fa:	f000 fe41 	bl	8002e80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021fe:	f7ff f8a3 	bl	8001348 <MX_GPIO_Init>
  MX_DMA_Init();
 8002202:	f7fe ff51 	bl	80010a8 <MX_DMA_Init>
  MX_SDMMC1_SD_Init();
 8002206:	f001 fb0b 	bl	8003820 <MX_SDMMC1_SD_Init>
  MX_USART1_UART_Init();
 800220a:	f001 fedd 	bl	8003fc8 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 800220e:	f00c fbbd 	bl	800e98c <MX_FATFS_Init>
  MX_I2C1_Init();
 8002212:	f7ff fa1d 	bl	8001650 <MX_I2C1_Init>
  MX_ADC3_Init();
 8002216:	f7fe feb5 	bl	8000f84 <MX_ADC3_Init>
  MX_DMA2D_Init();
 800221a:	f7fe ff6b 	bl	80010f4 <MX_DMA2D_Init>
  MX_FMC_Init();
 800221e:	f7fe ffbb 	bl	8001198 <MX_FMC_Init>
  MX_LTDC_Init();
 8002222:	f7ff fcc7 	bl	8001bb4 <MX_LTDC_Init>
  MX_RTC_Init();
 8002226:	f001 fa73 	bl	8003710 <MX_RTC_Init>
  MX_TIM1_Init();
 800222a:	f001 fd8b 	bl	8003d44 <MX_TIM1_Init>
  MX_TIM2_Init();
 800222e:	f001 fde3 	bl	8003df8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* Initialiser les timers 1 en mode capture (avec Interruption) et timer 2 en mode interruption */

  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8002232:	2100      	movs	r1, #0
 8002234:	48a4      	ldr	r0, [pc, #656]	; (80024c8 <main+0x2d8>)
 8002236:	f00a f9f9 	bl	800c62c <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 800223a:	48a4      	ldr	r0, [pc, #656]	; (80024cc <main+0x2dc>)
 800223c:	f00a f926 	bl	800c48c <HAL_TIM_Base_Start_IT>

  //********************************************** BSP *****************************************

  BSP_LCD_Init();
 8002240:	f002 fbe4 	bl	8004a0c <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(LTDC_ACTIVE_LAYER, SDRAM_DEVICE_ADDR);
 8002244:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002248:	2001      	movs	r0, #1
 800224a:	f002 fc77 	bl	8004b3c <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SetLayerVisible(LTDC_ACTIVE_LAYER, ENABLE);
 800224e:	2101      	movs	r1, #1
 8002250:	2001      	movs	r0, #1
 8002252:	f002 fce3 	bl	8004c1c <BSP_LCD_SetLayerVisible>
  BSP_LCD_SelectLayer(LTDC_ACTIVE_LAYER);
 8002256:	2001      	movs	r0, #1
 8002258:	f002 fcd0 	bl	8004bfc <BSP_LCD_SelectLayer>
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 800225c:	f04f 30ff 	mov.w	r0, #4294967295
 8002260:	f002 fd7c 	bl	8004d5c <BSP_LCD_Clear>

  BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8002264:	f002 fc42 	bl	8004aec <BSP_LCD_GetXSize>
 8002268:	4603      	mov	r3, r0
 800226a:	b29c      	uxth	r4, r3
 800226c:	f002 fc52 	bl	8004b14 <BSP_LCD_GetYSize>
 8002270:	4603      	mov	r3, r0
 8002272:	b29b      	uxth	r3, r3
 8002274:	4619      	mov	r1, r3
 8002276:	4620      	mov	r0, r4
 8002278:	f003 fd20 	bl	8005cbc <BSP_TS_Init>
  BSP_TS_ITConfig();
 800227c:	f003 fd5e 	bl	8005d3c <BSP_TS_ITConfig>
  BSP_TS_ITClear();
 8002280:	f003 ffc6 	bl	8006210 <BSP_TS_ITClear>
  LCD_LOG_Init();
 8002284:	f7ff faa8 	bl	80017d8 <LCD_LOG_Init>


  BSP_TS_ResetTouchData(TS_State);
 8002288:	4b91      	ldr	r3, [pc, #580]	; (80024d0 <main+0x2e0>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f003 ffcf 	bl	8006230 <BSP_TS_ResetTouchData>
  BSP_LCD_SetFont(&Font12);
 8002292:	4890      	ldr	r0, [pc, #576]	; (80024d4 <main+0x2e4>)
 8002294:	f002 fd32 	bl	8004cfc <BSP_LCD_SetFont>

  /* Ajouter l'image pour la page 0 */

  BSP_LCD_DrawBitmap(0, 0, (uint8_t *)file3);
 8002298:	4a8f      	ldr	r2, [pc, #572]	; (80024d8 <main+0x2e8>)
 800229a:	2100      	movs	r1, #0
 800229c:	2000      	movs	r0, #0
 800229e:	f002 ffb1 	bl	8005204 <BSP_LCD_DrawBitmap>

  /* Afficher le texte */

  BSP_LCD_DisplayStringAt(15, 83,(uint8_t *) " CHoose your time acquisition ", CENTER_MODE);
 80022a2:	2301      	movs	r3, #1
 80022a4:	4a8d      	ldr	r2, [pc, #564]	; (80024dc <main+0x2ec>)
 80022a6:	2153      	movs	r1, #83	; 0x53
 80022a8:	200f      	movs	r0, #15
 80022aa:	f002 fdc3 	bl	8004e34 <BSP_LCD_DisplayStringAt>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* Initialiser le temps */

	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80022ae:	2200      	movs	r2, #0
 80022b0:	498b      	ldr	r1, [pc, #556]	; (80024e0 <main+0x2f0>)
 80022b2:	488c      	ldr	r0, [pc, #560]	; (80024e4 <main+0x2f4>)
 80022b4:	f008 fdca 	bl	800ae4c <HAL_RTC_GetDate>
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80022b8:	2200      	movs	r2, #0
 80022ba:	498b      	ldr	r1, [pc, #556]	; (80024e8 <main+0x2f8>)
 80022bc:	4889      	ldr	r0, [pc, #548]	; (80024e4 <main+0x2f4>)
 80022be:	f008 fce3 	bl	800ac88 <HAL_RTC_GetTime>

	  /* Convertir la date et le temps en chaine de caracteres */

	  sprintf(buff2, "%02d-%02d-%02d   \t  \t  \t  \t         %02d : %02d : %02d",sDate.Date,sDate.Month,sDate.Year, sTime.Hours,sTime.Minutes,sTime.Seconds);
 80022c2:	4b87      	ldr	r3, [pc, #540]	; (80024e0 <main+0x2f0>)
 80022c4:	789b      	ldrb	r3, [r3, #2]
 80022c6:	461c      	mov	r4, r3
 80022c8:	4b85      	ldr	r3, [pc, #532]	; (80024e0 <main+0x2f0>)
 80022ca:	785b      	ldrb	r3, [r3, #1]
 80022cc:	461d      	mov	r5, r3
 80022ce:	4b84      	ldr	r3, [pc, #528]	; (80024e0 <main+0x2f0>)
 80022d0:	78db      	ldrb	r3, [r3, #3]
 80022d2:	461a      	mov	r2, r3
 80022d4:	4b84      	ldr	r3, [pc, #528]	; (80024e8 <main+0x2f8>)
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	4619      	mov	r1, r3
 80022da:	4b83      	ldr	r3, [pc, #524]	; (80024e8 <main+0x2f8>)
 80022dc:	785b      	ldrb	r3, [r3, #1]
 80022de:	4618      	mov	r0, r3
 80022e0:	4b81      	ldr	r3, [pc, #516]	; (80024e8 <main+0x2f8>)
 80022e2:	789b      	ldrb	r3, [r3, #2]
 80022e4:	9303      	str	r3, [sp, #12]
 80022e6:	9002      	str	r0, [sp, #8]
 80022e8:	9101      	str	r1, [sp, #4]
 80022ea:	9200      	str	r2, [sp, #0]
 80022ec:	462b      	mov	r3, r5
 80022ee:	4622      	mov	r2, r4
 80022f0:	497e      	ldr	r1, [pc, #504]	; (80024ec <main+0x2fc>)
 80022f2:	487f      	ldr	r0, [pc, #508]	; (80024f0 <main+0x300>)
 80022f4:	f010 f8f2 	bl	80124dc <siprintf>

	  /* Convertir le temps en secondes et en minutes */

	  uint32_t currentSeconds = sTime.Hours * 3600 + sTime.Minutes * 60 + sTime.Seconds;
 80022f8:	4b7b      	ldr	r3, [pc, #492]	; (80024e8 <main+0x2f8>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	461a      	mov	r2, r3
 80022fe:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8002302:	fb03 f202 	mul.w	r2, r3, r2
 8002306:	4b78      	ldr	r3, [pc, #480]	; (80024e8 <main+0x2f8>)
 8002308:	785b      	ldrb	r3, [r3, #1]
 800230a:	4619      	mov	r1, r3
 800230c:	460b      	mov	r3, r1
 800230e:	011b      	lsls	r3, r3, #4
 8002310:	1a5b      	subs	r3, r3, r1
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	4413      	add	r3, r2
 8002316:	4a74      	ldr	r2, [pc, #464]	; (80024e8 <main+0x2f8>)
 8002318:	7892      	ldrb	r2, [r2, #2]
 800231a:	4413      	add	r3, r2
 800231c:	617b      	str	r3, [r7, #20]
	  uint32_t currentMinutes = sTime.Hours * 60 + sTime.Minutes;
 800231e:	4b72      	ldr	r3, [pc, #456]	; (80024e8 <main+0x2f8>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	461a      	mov	r2, r3
 8002324:	4613      	mov	r3, r2
 8002326:	011b      	lsls	r3, r3, #4
 8002328:	1a9b      	subs	r3, r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	461a      	mov	r2, r3
 800232e:	4b6e      	ldr	r3, [pc, #440]	; (80024e8 <main+0x2f8>)
 8002330:	785b      	ldrb	r3, [r3, #1]
 8002332:	4413      	add	r3, r2
 8002334:	613b      	str	r3, [r7, #16]
	  /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	  /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	  /* Si la pluie est dtect */

	  if (pluieDetected == 1) {
 8002336:	4b6f      	ldr	r3, [pc, #444]	; (80024f4 <main+0x304>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2b01      	cmp	r3, #1
 800233e:	d107      	bne.n	8002350 <main+0x160>
			impulseCountP++;
 8002340:	4b6d      	ldr	r3, [pc, #436]	; (80024f8 <main+0x308>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	3301      	adds	r3, #1
 8002346:	4a6c      	ldr	r2, [pc, #432]	; (80024f8 <main+0x308>)
 8002348:	6013      	str	r3, [r2, #0]

			pluieDetected = 0;
 800234a:	4b6a      	ldr	r3, [pc, #424]	; (80024f4 <main+0x304>)
 800234c:	2200      	movs	r2, #0
 800234e:	701a      	strb	r2, [r3, #0]
	  }

	  /* Si la vitesse est dtect */

	  if (vitesseDetected == 1) {
 8002350:	4b6a      	ldr	r3, [pc, #424]	; (80024fc <main+0x30c>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	b2db      	uxtb	r3, r3
 8002356:	2b01      	cmp	r3, #1
 8002358:	d107      	bne.n	800236a <main+0x17a>

				impulseCount++;
 800235a:	4b69      	ldr	r3, [pc, #420]	; (8002500 <main+0x310>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	3301      	adds	r3, #1
 8002360:	4a67      	ldr	r2, [pc, #412]	; (8002500 <main+0x310>)
 8002362:	6013      	str	r3, [r2, #0]
			  vitesseDetected = 0;
 8002364:	4b65      	ldr	r3, [pc, #404]	; (80024fc <main+0x30c>)
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]
	  /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////


	  /* Chaque minute en calcule la quantit de pluie  */

	  if ((currentMinutes - previousMinutes2) >= 1) {
 800236a:	4b66      	ldr	r3, [pc, #408]	; (8002504 <main+0x314>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	429a      	cmp	r2, r3
 8002372:	d018      	beq.n	80023a6 <main+0x1b6>
			quantPluie = impulseCountP * 0.279;
 8002374:	4b60      	ldr	r3, [pc, #384]	; (80024f8 <main+0x308>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	f7fe f8e3 	bl	8000544 <__aeabi_ui2d>
 800237e:	a34e      	add	r3, pc, #312	; (adr r3, 80024b8 <main+0x2c8>)
 8002380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002384:	f7fe f958 	bl	8000638 <__aeabi_dmul>
 8002388:	4602      	mov	r2, r0
 800238a:	460b      	mov	r3, r1
 800238c:	4610      	mov	r0, r2
 800238e:	4619      	mov	r1, r3
 8002390:	f7fe fc2a 	bl	8000be8 <__aeabi_d2f>
 8002394:	4603      	mov	r3, r0
 8002396:	4a5c      	ldr	r2, [pc, #368]	; (8002508 <main+0x318>)
 8002398:	6013      	str	r3, [r2, #0]

			impulseCountP=0;
 800239a:	4b57      	ldr	r3, [pc, #348]	; (80024f8 <main+0x308>)
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]

			previousMinutes2 = currentMinutes; // Mettre  jour le temps prcdent
 80023a0:	4a58      	ldr	r2, [pc, #352]	; (8002504 <main+0x314>)
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	6013      	str	r3, [r2, #0]
	  }

	  /* On calcule la vitesse dans une seconde en km/h */

	  if ((currentSeconds - previousSeconds3) >= 1) {
 80023a6:	4b59      	ldr	r3, [pc, #356]	; (800250c <main+0x31c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d027      	beq.n	8002400 <main+0x210>
			  vitesse+= impulseCount * 2.4;
 80023b0:	4b53      	ldr	r3, [pc, #332]	; (8002500 <main+0x310>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7fe f8c5 	bl	8000544 <__aeabi_ui2d>
 80023ba:	a341      	add	r3, pc, #260	; (adr r3, 80024c0 <main+0x2d0>)
 80023bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c0:	f7fe f93a 	bl	8000638 <__aeabi_dmul>
 80023c4:	4602      	mov	r2, r0
 80023c6:	460b      	mov	r3, r1
 80023c8:	4614      	mov	r4, r2
 80023ca:	461d      	mov	r5, r3
 80023cc:	4b50      	ldr	r3, [pc, #320]	; (8002510 <main+0x320>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7fe f8d9 	bl	8000588 <__aeabi_f2d>
 80023d6:	4602      	mov	r2, r0
 80023d8:	460b      	mov	r3, r1
 80023da:	4620      	mov	r0, r4
 80023dc:	4629      	mov	r1, r5
 80023de:	f7fd ff75 	bl	80002cc <__adddf3>
 80023e2:	4602      	mov	r2, r0
 80023e4:	460b      	mov	r3, r1
 80023e6:	4610      	mov	r0, r2
 80023e8:	4619      	mov	r1, r3
 80023ea:	f7fe fbfd 	bl	8000be8 <__aeabi_d2f>
 80023ee:	4603      	mov	r3, r0
 80023f0:	4a47      	ldr	r2, [pc, #284]	; (8002510 <main+0x320>)
 80023f2:	6013      	str	r3, [r2, #0]
			  impulseCount=0;
 80023f4:	4b42      	ldr	r3, [pc, #264]	; (8002500 <main+0x310>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]

		  previousSeconds3 = currentSeconds; // Mettre  jour le temps prcdent
 80023fa:	4a44      	ldr	r2, [pc, #272]	; (800250c <main+0x31c>)
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	6013      	str	r3, [r2, #0]
	  }


	  /* On stock chaque 60 minute en rel mais la en test en stock chaque 5 minutes */

	  if ((currentMinutes - previousMinutes4) >= 5) {
 8002400:	4b44      	ldr	r3, [pc, #272]	; (8002514 <main+0x324>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	693a      	ldr	r2, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b04      	cmp	r3, #4
 800240a:	f240 81b9 	bls.w	8002780 <main+0x590>

		if(k==0)
 800240e:	4b42      	ldr	r3, [pc, #264]	; (8002518 <main+0x328>)
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d10a      	bne.n	800242c <main+0x23c>
			ack=  5*60/acquisition;
 8002416:	4b41      	ldr	r3, [pc, #260]	; (800251c <main+0x32c>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	461a      	mov	r2, r3
 800241c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002420:	fb93 f3f2 	sdiv	r3, r3, r2
 8002424:	b2da      	uxtb	r2, r3
 8002426:	4b3e      	ldr	r3, [pc, #248]	; (8002520 <main+0x330>)
 8002428:	701a      	strb	r2, [r3, #0]
 800242a:	e008      	b.n	800243e <main+0x24e>
		else
			ack=  5 / acquisition;
 800242c:	4b3b      	ldr	r3, [pc, #236]	; (800251c <main+0x32c>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	461a      	mov	r2, r3
 8002432:	2305      	movs	r3, #5
 8002434:	fb93 f3f2 	sdiv	r3, r3, r2
 8002438:	b2da      	uxtb	r2, r3
 800243a:	4b39      	ldr	r3, [pc, #228]	; (8002520 <main+0x330>)
 800243c:	701a      	strb	r2, [r3, #0]

		/*##-2- Register the file system object to the FatFs module ##############*/
		 if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 0) != FR_OK)
 800243e:	2200      	movs	r2, #0
 8002440:	4938      	ldr	r1, [pc, #224]	; (8002524 <main+0x334>)
 8002442:	4839      	ldr	r0, [pc, #228]	; (8002528 <main+0x338>)
 8002444:	f00e fa32 	bl	80108ac <f_mount>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d002      	beq.n	8002454 <main+0x264>
		 {
		   /* FatFs Initialization Error */
		   Error_Handler();
 800244e:	f001 f959 	bl	8003704 <Error_Handler>
 8002452:	e18c      	b.n	800276e <main+0x57e>
		 }
		 else
		 {
		   /*##-3- Create a FAT file system (format) on the logical drive #########*/
		   /* WARNING: Formatting the uSD card will delete all content on the device */
		   if(f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, workBuffer, sizeof(workBuffer)) != FR_OK)
 8002454:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	4b34      	ldr	r3, [pc, #208]	; (800252c <main+0x33c>)
 800245c:	2200      	movs	r2, #0
 800245e:	2107      	movs	r1, #7
 8002460:	4830      	ldr	r0, [pc, #192]	; (8002524 <main+0x334>)
 8002462:	f00e fe45 	bl	80110f0 <f_mkfs>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d002      	beq.n	8002472 <main+0x282>
		   {
			 /* FatFs Format Error */
			 Error_Handler();
 800246c:	f001 f94a 	bl	8003704 <Error_Handler>
 8002470:	e17d      	b.n	800276e <main+0x57e>
		   }
		   else
		   {
			 /*##-4- Create and Open a new text file object with write access #####*/
			 if(f_open(&SDFile, "Stck.TXT", FA_CREATE_ALWAYS | FA_WRITE) != FR_OK)
 8002472:	220a      	movs	r2, #10
 8002474:	492e      	ldr	r1, [pc, #184]	; (8002530 <main+0x340>)
 8002476:	482f      	ldr	r0, [pc, #188]	; (8002534 <main+0x344>)
 8002478:	f00e fa5e 	bl	8010938 <f_open>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d002      	beq.n	8002488 <main+0x298>
			 {
			   /* 'STM32.TXT' file Open for write Error */
			   Error_Handler();
 8002482:	f001 f93f 	bl	8003704 <Error_Handler>
 8002486:	e172      	b.n	800276e <main+0x57e>
			 }
			 else
			 {
				 /* stocker la date et l'heure */

				 res = f_write(&SDFile, buff2, sizeof(buff2), (void *)&byteswritten);
 8002488:	4b2b      	ldr	r3, [pc, #172]	; (8002538 <main+0x348>)
 800248a:	2282      	movs	r2, #130	; 0x82
 800248c:	4918      	ldr	r1, [pc, #96]	; (80024f0 <main+0x300>)
 800248e:	4829      	ldr	r0, [pc, #164]	; (8002534 <main+0x344>)
 8002490:	f00e fc10 	bl	8010cb4 <f_write>
 8002494:	4603      	mov	r3, r0
 8002496:	461a      	mov	r2, r3
 8002498:	4b28      	ldr	r3, [pc, #160]	; (800253c <main+0x34c>)
 800249a:	701a      	strb	r2, [r3, #0]

				 /* stocker la chaine de caractres " temprature " */

				 res = f_write(&SDFile, wtextT, sizeof(wtextT), (void *)&byteswritten);
 800249c:	4b26      	ldr	r3, [pc, #152]	; (8002538 <main+0x348>)
 800249e:	221c      	movs	r2, #28
 80024a0:	4927      	ldr	r1, [pc, #156]	; (8002540 <main+0x350>)
 80024a2:	4824      	ldr	r0, [pc, #144]	; (8002534 <main+0x344>)
 80024a4:	f00e fc06 	bl	8010cb4 <f_write>
 80024a8:	4603      	mov	r3, r0
 80024aa:	461a      	mov	r2, r3
 80024ac:	4b23      	ldr	r3, [pc, #140]	; (800253c <main+0x34c>)
 80024ae:	701a      	strb	r2, [r3, #0]

				 /* Convertir les valeurs de temprature et les stocker dans la carte SD */

				 for(int j=0;j<ack;j++){
 80024b0:	2300      	movs	r3, #0
 80024b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024b4:	e064      	b.n	8002580 <main+0x390>
 80024b6:	bf00      	nop
 80024b8:	d0e56042 	.word	0xd0e56042
 80024bc:	3fd1db22 	.word	0x3fd1db22
 80024c0:	33333333 	.word	0x33333333
 80024c4:	40033333 	.word	0x40033333
 80024c8:	20037880 	.word	0x20037880
 80024cc:	200378cc 	.word	0x200378cc
 80024d0:	200040d8 	.word	0x200040d8
 80024d4:	200000bc 	.word	0x200000bc
 80024d8:	08014948 	.word	0x08014948
 80024dc:	080147b0 	.word	0x080147b0
 80024e0:	20004efc 	.word	0x20004efc
 80024e4:	20037718 	.word	0x20037718
 80024e8:	20004ee8 	.word	0x20004ee8
 80024ec:	080147d0 	.word	0x080147d0
 80024f0:	20004f18 	.word	0x20004f18
 80024f4:	20005038 	.word	0x20005038
 80024f8:	20005034 	.word	0x20005034
 80024fc:	2000581c 	.word	0x2000581c
 8002500:	20005828 	.word	0x20005828
 8002504:	20004f10 	.word	0x20004f10
 8002508:	2000503c 	.word	0x2000503c
 800250c:	20004f08 	.word	0x20004f08
 8002510:	20005820 	.word	0x20005820
 8002514:	20004f14 	.word	0x20004f14
 8002518:	20005033 	.word	0x20005033
 800251c:	20000000 	.word	0x20000000
 8002520:	20005032 	.word	0x20005032
 8002524:	20037c80 	.word	0x20037c80
 8002528:	20037c84 	.word	0x20037c84
 800252c:	200067d4 	.word	0x200067d4
 8002530:	08014808 	.word	0x08014808
 8002534:	20037eb4 	.word	0x20037eb4
 8002538:	200067d0 	.word	0x200067d0
 800253c:	200067cc 	.word	0x200067cc
 8002540:	20000004 	.word	0x20000004
					 sprintf(tab, "%.2f\n", tab_temp[j]);
 8002544:	4a79      	ldr	r2, [pc, #484]	; (800272c <main+0x53c>)
 8002546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4618      	mov	r0, r3
 8002550:	f7fe f81a 	bl	8000588 <__aeabi_f2d>
 8002554:	4602      	mov	r2, r0
 8002556:	460b      	mov	r3, r1
 8002558:	4975      	ldr	r1, [pc, #468]	; (8002730 <main+0x540>)
 800255a:	4876      	ldr	r0, [pc, #472]	; (8002734 <main+0x544>)
 800255c:	f00f ffbe 	bl	80124dc <siprintf>
					 res = f_write(&SDFile, tab, strlen(tab), (void *)&byteswritten);
 8002560:	4874      	ldr	r0, [pc, #464]	; (8002734 <main+0x544>)
 8002562:	f7fd fea5 	bl	80002b0 <strlen>
 8002566:	4602      	mov	r2, r0
 8002568:	4b73      	ldr	r3, [pc, #460]	; (8002738 <main+0x548>)
 800256a:	4972      	ldr	r1, [pc, #456]	; (8002734 <main+0x544>)
 800256c:	4873      	ldr	r0, [pc, #460]	; (800273c <main+0x54c>)
 800256e:	f00e fba1 	bl	8010cb4 <f_write>
 8002572:	4603      	mov	r3, r0
 8002574:	461a      	mov	r2, r3
 8002576:	4b72      	ldr	r3, [pc, #456]	; (8002740 <main+0x550>)
 8002578:	701a      	strb	r2, [r3, #0]
				 for(int j=0;j<ack;j++){
 800257a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800257c:	3301      	adds	r3, #1
 800257e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002580:	4b70      	ldr	r3, [pc, #448]	; (8002744 <main+0x554>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	461a      	mov	r2, r3
 8002586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002588:	4293      	cmp	r3, r2
 800258a:	dbdb      	blt.n	8002544 <main+0x354>

				 }

				 /* stocker la chaine de caractres " Humidit " */

				 res = f_write(&SDFile, wtextH, sizeof(wtextH), (void *)&byteswritten);
 800258c:	4b6a      	ldr	r3, [pc, #424]	; (8002738 <main+0x548>)
 800258e:	2218      	movs	r2, #24
 8002590:	496d      	ldr	r1, [pc, #436]	; (8002748 <main+0x558>)
 8002592:	486a      	ldr	r0, [pc, #424]	; (800273c <main+0x54c>)
 8002594:	f00e fb8e 	bl	8010cb4 <f_write>
 8002598:	4603      	mov	r3, r0
 800259a:	461a      	mov	r2, r3
 800259c:	4b68      	ldr	r3, [pc, #416]	; (8002740 <main+0x550>)
 800259e:	701a      	strb	r2, [r3, #0]

				 /* Convertir les valeurs de l'humidit et les stocker dans la carte SD */

				for(int j=0;j<ack;j++){
 80025a0:	2300      	movs	r3, #0
 80025a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80025a4:	e01d      	b.n	80025e2 <main+0x3f2>
					 sprintf(tab, "%.2f\n", tab_humid[j]);
 80025a6:	4a69      	ldr	r2, [pc, #420]	; (800274c <main+0x55c>)
 80025a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	4413      	add	r3, r2
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7fd ffe9 	bl	8000588 <__aeabi_f2d>
 80025b6:	4602      	mov	r2, r0
 80025b8:	460b      	mov	r3, r1
 80025ba:	495d      	ldr	r1, [pc, #372]	; (8002730 <main+0x540>)
 80025bc:	485d      	ldr	r0, [pc, #372]	; (8002734 <main+0x544>)
 80025be:	f00f ff8d 	bl	80124dc <siprintf>
					 res = f_write(&SDFile, tab, strlen(tab), (void *)&byteswritten);
 80025c2:	485c      	ldr	r0, [pc, #368]	; (8002734 <main+0x544>)
 80025c4:	f7fd fe74 	bl	80002b0 <strlen>
 80025c8:	4602      	mov	r2, r0
 80025ca:	4b5b      	ldr	r3, [pc, #364]	; (8002738 <main+0x548>)
 80025cc:	4959      	ldr	r1, [pc, #356]	; (8002734 <main+0x544>)
 80025ce:	485b      	ldr	r0, [pc, #364]	; (800273c <main+0x54c>)
 80025d0:	f00e fb70 	bl	8010cb4 <f_write>
 80025d4:	4603      	mov	r3, r0
 80025d6:	461a      	mov	r2, r3
 80025d8:	4b59      	ldr	r3, [pc, #356]	; (8002740 <main+0x550>)
 80025da:	701a      	strb	r2, [r3, #0]
				for(int j=0;j<ack;j++){
 80025dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025de:	3301      	adds	r3, #1
 80025e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80025e2:	4b58      	ldr	r3, [pc, #352]	; (8002744 <main+0x554>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	461a      	mov	r2, r3
 80025e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ea:	4293      	cmp	r3, r2
 80025ec:	dbdb      	blt.n	80025a6 <main+0x3b6>
				 }

				/* stocker la chaine de caractres " Pression " */

				res = f_write(&SDFile, wtextPr, sizeof(wtextPr), (void *)&byteswritten);
 80025ee:	4b52      	ldr	r3, [pc, #328]	; (8002738 <main+0x548>)
 80025f0:	2218      	movs	r2, #24
 80025f2:	4957      	ldr	r1, [pc, #348]	; (8002750 <main+0x560>)
 80025f4:	4851      	ldr	r0, [pc, #324]	; (800273c <main+0x54c>)
 80025f6:	f00e fb5d 	bl	8010cb4 <f_write>
 80025fa:	4603      	mov	r3, r0
 80025fc:	461a      	mov	r2, r3
 80025fe:	4b50      	ldr	r3, [pc, #320]	; (8002740 <main+0x550>)
 8002600:	701a      	strb	r2, [r3, #0]

				/* Convertir les valeurs de Pression et les stocker dans la carte SD */

				for(int j=0;j<ack;j++){
 8002602:	2300      	movs	r3, #0
 8002604:	627b      	str	r3, [r7, #36]	; 0x24
 8002606:	e01d      	b.n	8002644 <main+0x454>
					 sprintf(tab, "%.2f\n", tab_pres[j]);
 8002608:	4a52      	ldr	r2, [pc, #328]	; (8002754 <main+0x564>)
 800260a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	4413      	add	r3, r2
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f7fd ffb8 	bl	8000588 <__aeabi_f2d>
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	4944      	ldr	r1, [pc, #272]	; (8002730 <main+0x540>)
 800261e:	4845      	ldr	r0, [pc, #276]	; (8002734 <main+0x544>)
 8002620:	f00f ff5c 	bl	80124dc <siprintf>
					 res = f_write(&SDFile, tab, strlen(tab), (void *)&byteswritten);
 8002624:	4843      	ldr	r0, [pc, #268]	; (8002734 <main+0x544>)
 8002626:	f7fd fe43 	bl	80002b0 <strlen>
 800262a:	4602      	mov	r2, r0
 800262c:	4b42      	ldr	r3, [pc, #264]	; (8002738 <main+0x548>)
 800262e:	4941      	ldr	r1, [pc, #260]	; (8002734 <main+0x544>)
 8002630:	4842      	ldr	r0, [pc, #264]	; (800273c <main+0x54c>)
 8002632:	f00e fb3f 	bl	8010cb4 <f_write>
 8002636:	4603      	mov	r3, r0
 8002638:	461a      	mov	r2, r3
 800263a:	4b41      	ldr	r3, [pc, #260]	; (8002740 <main+0x550>)
 800263c:	701a      	strb	r2, [r3, #0]
				for(int j=0;j<ack;j++){
 800263e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002640:	3301      	adds	r3, #1
 8002642:	627b      	str	r3, [r7, #36]	; 0x24
 8002644:	4b3f      	ldr	r3, [pc, #252]	; (8002744 <main+0x554>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	461a      	mov	r2, r3
 800264a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264c:	4293      	cmp	r3, r2
 800264e:	dbdb      	blt.n	8002608 <main+0x418>
				 }

				/* stocker la chaine de caractres " Vitesse " */

				res = f_write(&SDFile, wtextV, sizeof(wtextV), (void *)&byteswritten);
 8002650:	4b39      	ldr	r3, [pc, #228]	; (8002738 <main+0x548>)
 8002652:	2217      	movs	r2, #23
 8002654:	4940      	ldr	r1, [pc, #256]	; (8002758 <main+0x568>)
 8002656:	4839      	ldr	r0, [pc, #228]	; (800273c <main+0x54c>)
 8002658:	f00e fb2c 	bl	8010cb4 <f_write>
 800265c:	4603      	mov	r3, r0
 800265e:	461a      	mov	r2, r3
 8002660:	4b37      	ldr	r3, [pc, #220]	; (8002740 <main+0x550>)
 8002662:	701a      	strb	r2, [r3, #0]

				/* Convertir les valeurs de Vitesse et les stocker dans la carte SD */

				for(int j=0;j<ack;j++){
 8002664:	2300      	movs	r3, #0
 8002666:	623b      	str	r3, [r7, #32]
 8002668:	e01d      	b.n	80026a6 <main+0x4b6>
					 sprintf(tab, "%.2f\n", tab_wind[j]);
 800266a:	4a3c      	ldr	r2, [pc, #240]	; (800275c <main+0x56c>)
 800266c:	6a3b      	ldr	r3, [r7, #32]
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4413      	add	r3, r2
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4618      	mov	r0, r3
 8002676:	f7fd ff87 	bl	8000588 <__aeabi_f2d>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	492c      	ldr	r1, [pc, #176]	; (8002730 <main+0x540>)
 8002680:	482c      	ldr	r0, [pc, #176]	; (8002734 <main+0x544>)
 8002682:	f00f ff2b 	bl	80124dc <siprintf>
					 res = f_write(&SDFile, tab, strlen(tab), (void *)&byteswritten);
 8002686:	482b      	ldr	r0, [pc, #172]	; (8002734 <main+0x544>)
 8002688:	f7fd fe12 	bl	80002b0 <strlen>
 800268c:	4602      	mov	r2, r0
 800268e:	4b2a      	ldr	r3, [pc, #168]	; (8002738 <main+0x548>)
 8002690:	4928      	ldr	r1, [pc, #160]	; (8002734 <main+0x544>)
 8002692:	482a      	ldr	r0, [pc, #168]	; (800273c <main+0x54c>)
 8002694:	f00e fb0e 	bl	8010cb4 <f_write>
 8002698:	4603      	mov	r3, r0
 800269a:	461a      	mov	r2, r3
 800269c:	4b28      	ldr	r3, [pc, #160]	; (8002740 <main+0x550>)
 800269e:	701a      	strb	r2, [r3, #0]
				for(int j=0;j<ack;j++){
 80026a0:	6a3b      	ldr	r3, [r7, #32]
 80026a2:	3301      	adds	r3, #1
 80026a4:	623b      	str	r3, [r7, #32]
 80026a6:	4b27      	ldr	r3, [pc, #156]	; (8002744 <main+0x554>)
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	461a      	mov	r2, r3
 80026ac:	6a3b      	ldr	r3, [r7, #32]
 80026ae:	4293      	cmp	r3, r2
 80026b0:	dbdb      	blt.n	800266a <main+0x47a>
				 }

				/* stocker la chaine de caractres " Pluie " */

				res = f_write(&SDFile, wtextP, sizeof(wtextP), (void *)&byteswritten);
 80026b2:	4b21      	ldr	r3, [pc, #132]	; (8002738 <main+0x548>)
 80026b4:	2215      	movs	r2, #21
 80026b6:	492a      	ldr	r1, [pc, #168]	; (8002760 <main+0x570>)
 80026b8:	4820      	ldr	r0, [pc, #128]	; (800273c <main+0x54c>)
 80026ba:	f00e fafb 	bl	8010cb4 <f_write>
 80026be:	4603      	mov	r3, r0
 80026c0:	461a      	mov	r2, r3
 80026c2:	4b1f      	ldr	r3, [pc, #124]	; (8002740 <main+0x550>)
 80026c4:	701a      	strb	r2, [r3, #0]

				/* Convertir les valeurs de Pluie et les stocker dans la carte SD */

				for(int j=0;j<ack;j++){
 80026c6:	2300      	movs	r3, #0
 80026c8:	61fb      	str	r3, [r7, #28]
 80026ca:	e01d      	b.n	8002708 <main+0x518>
					 sprintf(tab, "%.2f\n", tab_run[j]);
 80026cc:	4a25      	ldr	r2, [pc, #148]	; (8002764 <main+0x574>)
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	4413      	add	r3, r2
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd ff56 	bl	8000588 <__aeabi_f2d>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4913      	ldr	r1, [pc, #76]	; (8002730 <main+0x540>)
 80026e2:	4814      	ldr	r0, [pc, #80]	; (8002734 <main+0x544>)
 80026e4:	f00f fefa 	bl	80124dc <siprintf>
					 res = f_write(&SDFile, tab, strlen(tab), (void *)&byteswritten);
 80026e8:	4812      	ldr	r0, [pc, #72]	; (8002734 <main+0x544>)
 80026ea:	f7fd fde1 	bl	80002b0 <strlen>
 80026ee:	4602      	mov	r2, r0
 80026f0:	4b11      	ldr	r3, [pc, #68]	; (8002738 <main+0x548>)
 80026f2:	4910      	ldr	r1, [pc, #64]	; (8002734 <main+0x544>)
 80026f4:	4811      	ldr	r0, [pc, #68]	; (800273c <main+0x54c>)
 80026f6:	f00e fadd 	bl	8010cb4 <f_write>
 80026fa:	4603      	mov	r3, r0
 80026fc:	461a      	mov	r2, r3
 80026fe:	4b10      	ldr	r3, [pc, #64]	; (8002740 <main+0x550>)
 8002700:	701a      	strb	r2, [r3, #0]
				for(int j=0;j<ack;j++){
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	3301      	adds	r3, #1
 8002706:	61fb      	str	r3, [r7, #28]
 8002708:	4b0e      	ldr	r3, [pc, #56]	; (8002744 <main+0x554>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	461a      	mov	r2, r3
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	4293      	cmp	r3, r2
 8002712:	dbdb      	blt.n	80026cc <main+0x4dc>
				}

			   if((byteswritten == 0) || (res != FR_OK))
 8002714:	4b08      	ldr	r3, [pc, #32]	; (8002738 <main+0x548>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d003      	beq.n	8002724 <main+0x534>
 800271c:	4b08      	ldr	r3, [pc, #32]	; (8002740 <main+0x550>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d021      	beq.n	8002768 <main+0x578>
			   {
				 /* 'STM32.TXT' file Write or EOF Error */
				 Error_Handler();
 8002724:	f000 ffee 	bl	8003704 <Error_Handler>
 8002728:	e021      	b.n	800276e <main+0x57e>
 800272a:	bf00      	nop
 800272c:	200069d4 	.word	0x200069d4
 8002730:	08014814 	.word	0x08014814
 8002734:	20004e4c 	.word	0x20004e4c
 8002738:	200067d0 	.word	0x200067d0
 800273c:	20037eb4 	.word	0x20037eb4
 8002740:	200067cc 	.word	0x200067cc
 8002744:	20005032 	.word	0x20005032
 8002748:	20000020 	.word	0x20000020
 800274c:	20010614 	.word	0x20010614
 8002750:	20000050 	.word	0x20000050
 8002754:	2001a254 	.word	0x2001a254
 8002758:	20000068 	.word	0x20000068
 800275c:	2002dad4 	.word	0x2002dad4
 8002760:	20000038 	.word	0x20000038
 8002764:	20023e94 	.word	0x20023e94
			   }
			   else
			   {
				 /*##-6- Close the open text file #################################*/
				 f_close(&SDFile);
 8002768:	4892      	ldr	r0, [pc, #584]	; (80029b4 <main+0x7c4>)
 800276a:	f00e fc96 	bl	801109a <f_close>
			 }
		   }
		 }

	   /*##-11- Unlink the micro SD disk I/O driver ###############################*/
	   FATFS_UnLinkDriver(SDPath);
 800276e:	4892      	ldr	r0, [pc, #584]	; (80029b8 <main+0x7c8>)
 8002770:	f00f f97e 	bl	8011a70 <FATFS_UnLinkDriver>

	   /* Rinitialiser  0  la fin de stockage */

	   s=0;
 8002774:	4b91      	ldr	r3, [pc, #580]	; (80029bc <main+0x7cc>)
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]

		previousMinutes4 = currentMinutes; // Mettre  jour le temps prcdent
 800277a:	4a91      	ldr	r2, [pc, #580]	; (80029c0 <main+0x7d0>)
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	6013      	str	r3, [r2, #0]
	}


	  /* Si l'utilisateur a choisi le  mode Secondes */

	  if(k==0) {
 8002780:	4b90      	ldr	r3, [pc, #576]	; (80029c4 <main+0x7d4>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d150      	bne.n	800282a <main+0x63a>
		  if ((currentSeconds - previousSeconds2) >= acquisition) {
 8002788:	4b8f      	ldr	r3, [pc, #572]	; (80029c8 <main+0x7d8>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	4a8e      	ldr	r2, [pc, #568]	; (80029cc <main+0x7dc>)
 8002792:	7812      	ldrb	r2, [r2, #0]
 8002794:	4293      	cmp	r3, r2
 8002796:	f0c0 8097 	bcc.w	80028c8 <main+0x6d8>
			  fonc_pour_synchroniser_capteurs();
 800279a:	f000 fbe1 	bl	8002f60 <fonc_pour_synchroniser_capteurs>
			  direction_wind();
 800279e:	f000 fe0f 	bl	80033c0 <direction_wind>
			  calcul_vitesse();
 80027a2:	f000 ff71 	bl	8003688 <calcul_vitesse>
			  tab_temp[s]= temperature_degC;
 80027a6:	4b85      	ldr	r3, [pc, #532]	; (80029bc <main+0x7cc>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a89      	ldr	r2, [pc, #548]	; (80029d0 <main+0x7e0>)
 80027ac:	6812      	ldr	r2, [r2, #0]
 80027ae:	4989      	ldr	r1, [pc, #548]	; (80029d4 <main+0x7e4>)
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	440b      	add	r3, r1
 80027b4:	601a      	str	r2, [r3, #0]
			  tab_humid[s]= humidity_perc;
 80027b6:	4b81      	ldr	r3, [pc, #516]	; (80029bc <main+0x7cc>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a87      	ldr	r2, [pc, #540]	; (80029d8 <main+0x7e8>)
 80027bc:	6812      	ldr	r2, [r2, #0]
 80027be:	4987      	ldr	r1, [pc, #540]	; (80029dc <main+0x7ec>)
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	440b      	add	r3, r1
 80027c4:	601a      	str	r2, [r3, #0]
			  tab_pres[s]= pressure_hPa;
 80027c6:	4b7d      	ldr	r3, [pc, #500]	; (80029bc <main+0x7cc>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a85      	ldr	r2, [pc, #532]	; (80029e0 <main+0x7f0>)
 80027cc:	6812      	ldr	r2, [r2, #0]
 80027ce:	4985      	ldr	r1, [pc, #532]	; (80029e4 <main+0x7f4>)
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	440b      	add	r3, r1
 80027d4:	601a      	str	r2, [r3, #0]
			  tab_wind[s]= vitesse_total;
 80027d6:	4b79      	ldr	r3, [pc, #484]	; (80029bc <main+0x7cc>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a83      	ldr	r2, [pc, #524]	; (80029e8 <main+0x7f8>)
 80027dc:	6812      	ldr	r2, [r2, #0]
 80027de:	4983      	ldr	r1, [pc, #524]	; (80029ec <main+0x7fc>)
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	440b      	add	r3, r1
 80027e4:	601a      	str	r2, [r3, #0]
			  tab_run[s]= quantPluie;
 80027e6:	4b75      	ldr	r3, [pc, #468]	; (80029bc <main+0x7cc>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a81      	ldr	r2, [pc, #516]	; (80029f0 <main+0x800>)
 80027ec:	6812      	ldr	r2, [r2, #0]
 80027ee:	4981      	ldr	r1, [pc, #516]	; (80029f4 <main+0x804>)
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	440b      	add	r3, r1
 80027f4:	601a      	str	r2, [r3, #0]

			  s++;
 80027f6:	4b71      	ldr	r3, [pc, #452]	; (80029bc <main+0x7cc>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	3301      	adds	r3, #1
 80027fc:	4a6f      	ldr	r2, [pc, #444]	; (80029bc <main+0x7cc>)
 80027fe:	6013      	str	r3, [r2, #0]

			  HAL_GPIO_TogglePin(GPIOH, GPIO_PIN_10);
 8002800:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002804:	487c      	ldr	r0, [pc, #496]	; (80029f8 <main+0x808>)
 8002806:	f005 ff40 	bl	800868a <HAL_GPIO_TogglePin>
			  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_9, 0);
 800280a:	2200      	movs	r2, #0
 800280c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002810:	4879      	ldr	r0, [pc, #484]	; (80029f8 <main+0x808>)
 8002812:	f005 ff21 	bl	8008658 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_11, 1);
 8002816:	2201      	movs	r2, #1
 8002818:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800281c:	4876      	ldr	r0, [pc, #472]	; (80029f8 <main+0x808>)
 800281e:	f005 ff1b 	bl	8008658 <HAL_GPIO_WritePin>

			  previousSeconds2 = currentSeconds; // Mettre  jour le temps prcdent
 8002822:	4a69      	ldr	r2, [pc, #420]	; (80029c8 <main+0x7d8>)
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	6013      	str	r3, [r2, #0]
 8002828:	e04e      	b.n	80028c8 <main+0x6d8>
		  }

	  /* Si l'utilisateur a choisi le mode Minutes */

	  }else {
		  if ((currentMinutes - previousMinutes) >= acquisition) {
 800282a:	4b74      	ldr	r3, [pc, #464]	; (80029fc <main+0x80c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	693a      	ldr	r2, [r7, #16]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	4a66      	ldr	r2, [pc, #408]	; (80029cc <main+0x7dc>)
 8002834:	7812      	ldrb	r2, [r2, #0]
 8002836:	4293      	cmp	r3, r2
 8002838:	d346      	bcc.n	80028c8 <main+0x6d8>

			  fonc_pour_synchroniser_capteurs();
 800283a:	f000 fb91 	bl	8002f60 <fonc_pour_synchroniser_capteurs>
			  direction_wind();
 800283e:	f000 fdbf 	bl	80033c0 <direction_wind>
			  calcul_vitesse();
 8002842:	f000 ff21 	bl	8003688 <calcul_vitesse>

			  tab_temp[s]= temperature_degC;
 8002846:	4b5d      	ldr	r3, [pc, #372]	; (80029bc <main+0x7cc>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a61      	ldr	r2, [pc, #388]	; (80029d0 <main+0x7e0>)
 800284c:	6812      	ldr	r2, [r2, #0]
 800284e:	4961      	ldr	r1, [pc, #388]	; (80029d4 <main+0x7e4>)
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	440b      	add	r3, r1
 8002854:	601a      	str	r2, [r3, #0]
			  tab_humid[s]= humidity_perc;
 8002856:	4b59      	ldr	r3, [pc, #356]	; (80029bc <main+0x7cc>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a5f      	ldr	r2, [pc, #380]	; (80029d8 <main+0x7e8>)
 800285c:	6812      	ldr	r2, [r2, #0]
 800285e:	495f      	ldr	r1, [pc, #380]	; (80029dc <main+0x7ec>)
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	440b      	add	r3, r1
 8002864:	601a      	str	r2, [r3, #0]
			  tab_pres[s]= pressure_hPa;
 8002866:	4b55      	ldr	r3, [pc, #340]	; (80029bc <main+0x7cc>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a5d      	ldr	r2, [pc, #372]	; (80029e0 <main+0x7f0>)
 800286c:	6812      	ldr	r2, [r2, #0]
 800286e:	495d      	ldr	r1, [pc, #372]	; (80029e4 <main+0x7f4>)
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	440b      	add	r3, r1
 8002874:	601a      	str	r2, [r3, #0]
			  tab_run[s]= quantPluie;
 8002876:	4b51      	ldr	r3, [pc, #324]	; (80029bc <main+0x7cc>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a5d      	ldr	r2, [pc, #372]	; (80029f0 <main+0x800>)
 800287c:	6812      	ldr	r2, [r2, #0]
 800287e:	495d      	ldr	r1, [pc, #372]	; (80029f4 <main+0x804>)
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	440b      	add	r3, r1
 8002884:	601a      	str	r2, [r3, #0]
			  tab_wind[s]= vitesse_total;
 8002886:	4b4d      	ldr	r3, [pc, #308]	; (80029bc <main+0x7cc>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a57      	ldr	r2, [pc, #348]	; (80029e8 <main+0x7f8>)
 800288c:	6812      	ldr	r2, [r2, #0]
 800288e:	4957      	ldr	r1, [pc, #348]	; (80029ec <main+0x7fc>)
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	440b      	add	r3, r1
 8002894:	601a      	str	r2, [r3, #0]
			  s++;
 8002896:	4b49      	ldr	r3, [pc, #292]	; (80029bc <main+0x7cc>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	3301      	adds	r3, #1
 800289c:	4a47      	ldr	r2, [pc, #284]	; (80029bc <main+0x7cc>)
 800289e:	6013      	str	r3, [r2, #0]

			  HAL_GPIO_TogglePin(GPIOH, GPIO_PIN_10);
 80028a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028a4:	4854      	ldr	r0, [pc, #336]	; (80029f8 <main+0x808>)
 80028a6:	f005 fef0 	bl	800868a <HAL_GPIO_TogglePin>
			  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_9, 0);
 80028aa:	2200      	movs	r2, #0
 80028ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028b0:	4851      	ldr	r0, [pc, #324]	; (80029f8 <main+0x808>)
 80028b2:	f005 fed1 	bl	8008658 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_11, 1);
 80028b6:	2201      	movs	r2, #1
 80028b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028bc:	484e      	ldr	r0, [pc, #312]	; (80029f8 <main+0x808>)
 80028be:	f005 fecb 	bl	8008658 <HAL_GPIO_WritePin>

			  previousMinutes = currentMinutes; // Mettre  jour le temps prcdent
 80028c2:	4a4e      	ldr	r2, [pc, #312]	; (80029fc <main+0x80c>)
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	6013      	str	r3, [r2, #0]
		  }
	  }

//***************************************************   PAGES   *****************************************************

	  if(page==0){
 80028c8:	4b4d      	ldr	r3, [pc, #308]	; (8002a00 <main+0x810>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d11d      	bne.n	800290c <main+0x71c>
		  if ((currentSeconds - previousSeconds1) >= 1) {
 80028d0:	4b4c      	ldr	r3, [pc, #304]	; (8002a04 <main+0x814>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d005      	beq.n	80028e6 <main+0x6f6>

			  	  /*  Afficher le Header plus l'heure et la date exacte  */

			  	  LCD_LOG_SetHeader((uint8_t *) buff2);
 80028da:	484b      	ldr	r0, [pc, #300]	; (8002a08 <main+0x818>)
 80028dc:	f7fe ffc6 	bl	800186c <LCD_LOG_SetHeader>
				  previousSeconds1 = currentSeconds; // Mettre  jour le temps prcdent
 80028e0:	4a48      	ldr	r2, [pc, #288]	; (8002a04 <main+0x814>)
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	6013      	str	r3, [r2, #0]
		  }

		  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_9, 0);
 80028e6:	2200      	movs	r2, #0
 80028e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028ec:	4842      	ldr	r0, [pc, #264]	; (80029f8 <main+0x808>)
 80028ee:	f005 feb3 	bl	8008658 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_11, 1);
 80028f2:	2201      	movs	r2, #1
 80028f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028f8:	483f      	ldr	r0, [pc, #252]	; (80029f8 <main+0x808>)
 80028fa:	f005 fead 	bl	8008658 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 0);
 80028fe:	2200      	movs	r2, #0
 8002900:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002904:	483c      	ldr	r0, [pc, #240]	; (80029f8 <main+0x808>)
 8002906:	f005 fea7 	bl	8008658 <HAL_GPIO_WritePin>
 800290a:	e15f      	b.n	8002bcc <main+0x9dc>


	  }else if (page == 1) {
 800290c:	4b3c      	ldr	r3, [pc, #240]	; (8002a00 <main+0x810>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	2b01      	cmp	r3, #1
 8002912:	f040 8089 	bne.w	8002a28 <main+0x838>

		  	  	  	   /* Afficher les valeurs des 3 capteurs Humidit-Pression-Temprature sur la page 1 */

					   sprintf((char *)tx_buffer_lps22hh, "Temperature is %.2f \r\n", temperature_degC);
 8002916:	4b2e      	ldr	r3, [pc, #184]	; (80029d0 <main+0x7e0>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4618      	mov	r0, r3
 800291c:	f7fd fe34 	bl	8000588 <__aeabi_f2d>
 8002920:	4602      	mov	r2, r0
 8002922:	460b      	mov	r3, r1
 8002924:	4939      	ldr	r1, [pc, #228]	; (8002a0c <main+0x81c>)
 8002926:	483a      	ldr	r0, [pc, #232]	; (8002a10 <main+0x820>)
 8002928:	f00f fdd8 	bl	80124dc <siprintf>
					   BSP_LCD_SetTextColor(LCD_COLOR_BLUE); // Couleur du texte
 800292c:	4839      	ldr	r0, [pc, #228]	; (8002a14 <main+0x824>)
 800292e:	f002 f9b3 	bl	8004c98 <BSP_LCD_SetTextColor>
					   BSP_LCD_DisplayStringAt(28, 133, (uint8_t *)tx_buffer_lps22hh, LEFT_MODE);
 8002932:	2303      	movs	r3, #3
 8002934:	4a36      	ldr	r2, [pc, #216]	; (8002a10 <main+0x820>)
 8002936:	2185      	movs	r1, #133	; 0x85
 8002938:	201c      	movs	r0, #28
 800293a:	f002 fa7b 	bl	8004e34 <BSP_LCD_DisplayStringAt>

					   sprintf((char *)tx_buffer_lps22hh2, "Pressure is %.2f\r\n", pressure_hPa);
 800293e:	4b28      	ldr	r3, [pc, #160]	; (80029e0 <main+0x7f0>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4618      	mov	r0, r3
 8002944:	f7fd fe20 	bl	8000588 <__aeabi_f2d>
 8002948:	4602      	mov	r2, r0
 800294a:	460b      	mov	r3, r1
 800294c:	4932      	ldr	r1, [pc, #200]	; (8002a18 <main+0x828>)
 800294e:	4833      	ldr	r0, [pc, #204]	; (8002a1c <main+0x82c>)
 8002950:	f00f fdc4 	bl	80124dc <siprintf>
					   BSP_LCD_SetTextColor(LCD_COLOR_BLUE); // Couleur du texte
 8002954:	482f      	ldr	r0, [pc, #188]	; (8002a14 <main+0x824>)
 8002956:	f002 f99f 	bl	8004c98 <BSP_LCD_SetTextColor>
					   BSP_LCD_DisplayStringAt(10, 230, (uint8_t *)tx_buffer_lps22hh2, CENTER_MODE);
 800295a:	2301      	movs	r3, #1
 800295c:	4a2f      	ldr	r2, [pc, #188]	; (8002a1c <main+0x82c>)
 800295e:	21e6      	movs	r1, #230	; 0xe6
 8002960:	200a      	movs	r0, #10
 8002962:	f002 fa67 	bl	8004e34 <BSP_LCD_DisplayStringAt>

					   sprintf((char *)tx_buffer_hts221, "Humidity is %.2f\r\n", humidity_perc);
 8002966:	4b1c      	ldr	r3, [pc, #112]	; (80029d8 <main+0x7e8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f7fd fe0c 	bl	8000588 <__aeabi_f2d>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	492a      	ldr	r1, [pc, #168]	; (8002a20 <main+0x830>)
 8002976:	482b      	ldr	r0, [pc, #172]	; (8002a24 <main+0x834>)
 8002978:	f00f fdb0 	bl	80124dc <siprintf>
					   BSP_LCD_SetTextColor(LCD_COLOR_BLUE); // Couleur du texte
 800297c:	4825      	ldr	r0, [pc, #148]	; (8002a14 <main+0x824>)
 800297e:	f002 f98b 	bl	8004c98 <BSP_LCD_SetTextColor>
					   BSP_LCD_DisplayStringAt(89, 133, (uint8_t *)tx_buffer_hts221, RIGHT_MODE);
 8002982:	2302      	movs	r3, #2
 8002984:	4a27      	ldr	r2, [pc, #156]	; (8002a24 <main+0x834>)
 8002986:	2185      	movs	r1, #133	; 0x85
 8002988:	2059      	movs	r0, #89	; 0x59
 800298a:	f002 fa53 	bl	8004e34 <BSP_LCD_DisplayStringAt>

					  HAL_GPIO_TogglePin(GPIOH, GPIO_PIN_9);
 800298e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002992:	4819      	ldr	r0, [pc, #100]	; (80029f8 <main+0x808>)
 8002994:	f005 fe79 	bl	800868a <HAL_GPIO_TogglePin>
					  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_11, 0);
 8002998:	2200      	movs	r2, #0
 800299a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800299e:	4816      	ldr	r0, [pc, #88]	; (80029f8 <main+0x808>)
 80029a0:	f005 fe5a 	bl	8008658 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 0);
 80029a4:	2200      	movs	r2, #0
 80029a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029aa:	4813      	ldr	r0, [pc, #76]	; (80029f8 <main+0x808>)
 80029ac:	f005 fe54 	bl	8008658 <HAL_GPIO_WritePin>
 80029b0:	e10c      	b.n	8002bcc <main+0x9dc>
 80029b2:	bf00      	nop
 80029b4:	20037eb4 	.word	0x20037eb4
 80029b8:	20037c80 	.word	0x20037c80
 80029bc:	20037714 	.word	0x20037714
 80029c0:	20004f14 	.word	0x20004f14
 80029c4:	20005033 	.word	0x20005033
 80029c8:	20004f04 	.word	0x20004f04
 80029cc:	20000000 	.word	0x20000000
 80029d0:	200040f0 	.word	0x200040f0
 80029d4:	200069d4 	.word	0x200069d4
 80029d8:	200048cc 	.word	0x200048cc
 80029dc:	20010614 	.word	0x20010614
 80029e0:	200040ec 	.word	0x200040ec
 80029e4:	2001a254 	.word	0x2001a254
 80029e8:	20005824 	.word	0x20005824
 80029ec:	2002dad4 	.word	0x2002dad4
 80029f0:	2000503c 	.word	0x2000503c
 80029f4:	20023e94 	.word	0x20023e94
 80029f8:	40021c00 	.word	0x40021c00
 80029fc:	20004f0c 	.word	0x20004f0c
 8002a00:	200040e2 	.word	0x200040e2
 8002a04:	20004f00 	.word	0x20004f00
 8002a08:	20004f18 	.word	0x20004f18
 8002a0c:	0801481c 	.word	0x0801481c
 8002a10:	200040f8 	.word	0x200040f8
 8002a14:	ff0000ff 	.word	0xff0000ff
 8002a18:	08014834 	.word	0x08014834
 8002a1c:	200044e0 	.word	0x200044e0
 8002a20:	08014848 	.word	0x08014848
 8002a24:	200048d4 	.word	0x200048d4
		}
		else if (page == 2) {
 8002a28:	4baa      	ldr	r3, [pc, #680]	; (8002cd4 <main+0xae4>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d149      	bne.n	8002ac4 <main+0x8d4>

						/* Afficher les valeurs des 3 capteurs Pluie-vitesse-direction sur la page 2 */

						sprintf((char *)tab_pluie, "Rain is %.2f \r\n", quantPluie);
 8002a30:	4ba9      	ldr	r3, [pc, #676]	; (8002cd8 <main+0xae8>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7fd fda7 	bl	8000588 <__aeabi_f2d>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	49a7      	ldr	r1, [pc, #668]	; (8002cdc <main+0xaec>)
 8002a40:	48a7      	ldr	r0, [pc, #668]	; (8002ce0 <main+0xaf0>)
 8002a42:	f00f fd4b 	bl	80124dc <siprintf>
						BSP_LCD_SetTextColor(LCD_COLOR_BLUE); // Couleur du texte
 8002a46:	48a7      	ldr	r0, [pc, #668]	; (8002ce4 <main+0xaf4>)
 8002a48:	f002 f926 	bl	8004c98 <BSP_LCD_SetTextColor>
						BSP_LCD_DisplayStringAt(55, 133, (uint8_t *)tab_pluie, LEFT_MODE);
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	4aa4      	ldr	r2, [pc, #656]	; (8002ce0 <main+0xaf0>)
 8002a50:	2185      	movs	r1, #133	; 0x85
 8002a52:	2037      	movs	r0, #55	; 0x37
 8002a54:	f002 f9ee 	bl	8004e34 <BSP_LCD_DisplayStringAt>

						sprintf((char *)tab_vitesse, "Wind is %.2f\r\n", vitesse_total);
 8002a58:	4ba3      	ldr	r3, [pc, #652]	; (8002ce8 <main+0xaf8>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7fd fd93 	bl	8000588 <__aeabi_f2d>
 8002a62:	4602      	mov	r2, r0
 8002a64:	460b      	mov	r3, r1
 8002a66:	49a1      	ldr	r1, [pc, #644]	; (8002cec <main+0xafc>)
 8002a68:	48a1      	ldr	r0, [pc, #644]	; (8002cf0 <main+0xb00>)
 8002a6a:	f00f fd37 	bl	80124dc <siprintf>
						BSP_LCD_SetTextColor(LCD_COLOR_BLUE); // Couleur du texte
 8002a6e:	489d      	ldr	r0, [pc, #628]	; (8002ce4 <main+0xaf4>)
 8002a70:	f002 f912 	bl	8004c98 <BSP_LCD_SetTextColor>
						BSP_LCD_DisplayStringAt(22, 230, (uint8_t *)tab_vitesse, CENTER_MODE);
 8002a74:	2301      	movs	r3, #1
 8002a76:	4a9e      	ldr	r2, [pc, #632]	; (8002cf0 <main+0xb00>)
 8002a78:	21e6      	movs	r1, #230	; 0xe6
 8002a7a:	2016      	movs	r0, #22
 8002a7c:	f002 f9da 	bl	8004e34 <BSP_LCD_DisplayStringAt>

						sprintf((char *)tab_direction, " %s\r\n", direction);
 8002a80:	4b9c      	ldr	r3, [pc, #624]	; (8002cf4 <main+0xb04>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	461a      	mov	r2, r3
 8002a86:	499c      	ldr	r1, [pc, #624]	; (8002cf8 <main+0xb08>)
 8002a88:	489c      	ldr	r0, [pc, #624]	; (8002cfc <main+0xb0c>)
 8002a8a:	f00f fd27 	bl	80124dc <siprintf>
						BSP_LCD_SetTextColor(LCD_COLOR_BLUE); // Couleur du texte
 8002a8e:	4895      	ldr	r0, [pc, #596]	; (8002ce4 <main+0xaf4>)
 8002a90:	f002 f902 	bl	8004c98 <BSP_LCD_SetTextColor>
						BSP_LCD_DisplayStringAt(130, 133, (uint8_t *)tab_direction, RIGHT_MODE);
 8002a94:	2302      	movs	r3, #2
 8002a96:	4a99      	ldr	r2, [pc, #612]	; (8002cfc <main+0xb0c>)
 8002a98:	2185      	movs	r1, #133	; 0x85
 8002a9a:	2082      	movs	r0, #130	; 0x82
 8002a9c:	f002 f9ca 	bl	8004e34 <BSP_LCD_DisplayStringAt>


						HAL_GPIO_TogglePin(GPIOH, GPIO_PIN_9);
 8002aa0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002aa4:	4896      	ldr	r0, [pc, #600]	; (8002d00 <main+0xb10>)
 8002aa6:	f005 fdf0 	bl	800868a <HAL_GPIO_TogglePin>
						HAL_GPIO_WritePin(GPIOH, GPIO_PIN_11, 0);
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ab0:	4893      	ldr	r0, [pc, #588]	; (8002d00 <main+0xb10>)
 8002ab2:	f005 fdd1 	bl	8008658 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 0);
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002abc:	4890      	ldr	r0, [pc, #576]	; (8002d00 <main+0xb10>)
 8002abe:	f005 fdcb 	bl	8008658 <HAL_GPIO_WritePin>
 8002ac2:	e083      	b.n	8002bcc <main+0x9dc>
		}
		else if (page == 3){
 8002ac4:	4b83      	ldr	r3, [pc, #524]	; (8002cd4 <main+0xae4>)
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	2b03      	cmp	r3, #3
 8002aca:	d17f      	bne.n	8002bcc <main+0x9dc>

						/* Synchronisation des capteurs + allumage de la led */

						fonc_pour_synchroniser_capteurs();
 8002acc:	f000 fa48 	bl	8002f60 <fonc_pour_synchroniser_capteurs>

					  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_9, 0);
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ad6:	488a      	ldr	r0, [pc, #552]	; (8002d00 <main+0xb10>)
 8002ad8:	f005 fdbe 	bl	8008658 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_11, 1);
 8002adc:	2201      	movs	r2, #1
 8002ade:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ae2:	4887      	ldr	r0, [pc, #540]	; (8002d00 <main+0xb10>)
 8002ae4:	f005 fdb8 	bl	8008658 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 0);
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002aee:	4884      	ldr	r0, [pc, #528]	; (8002d00 <main+0xb10>)
 8002af0:	f005 fdb2 	bl	8008658 <HAL_GPIO_WritePin>

					/* Acquisition et dessinage d'une courbe chaque une seconde donc courbe en temps rel */

					if ((currentSeconds - previousSeconds1) >= 1) {
 8002af4:	4b83      	ldr	r3, [pc, #524]	; (8002d04 <main+0xb14>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d066      	beq.n	8002bcc <main+0x9dc>

						temperature_data[data_index] = temperature_degC;
 8002afe:	4b82      	ldr	r3, [pc, #520]	; (8002d08 <main+0xb18>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a82      	ldr	r2, [pc, #520]	; (8002d0c <main+0xb1c>)
 8002b04:	6812      	ldr	r2, [r2, #0]
 8002b06:	4982      	ldr	r1, [pc, #520]	; (8002d10 <main+0xb20>)
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	440b      	add	r3, r1
 8002b0c:	601a      	str	r2, [r3, #0]

						  data_index = (data_index + 1) % MAX_DATA_POINTS;
 8002b0e:	4b7e      	ldr	r3, [pc, #504]	; (8002d08 <main+0xb18>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	1c5a      	adds	r2, r3, #1
 8002b14:	4b7f      	ldr	r3, [pc, #508]	; (8002d14 <main+0xb24>)
 8002b16:	fb83 1302 	smull	r1, r3, r3, r2
 8002b1a:	1159      	asrs	r1, r3, #5
 8002b1c:	17d3      	asrs	r3, r2, #31
 8002b1e:	1acb      	subs	r3, r1, r3
 8002b20:	2164      	movs	r1, #100	; 0x64
 8002b22:	fb01 f303 	mul.w	r3, r1, r3
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	4a77      	ldr	r2, [pc, #476]	; (8002d08 <main+0xb18>)
 8002b2a:	6013      	str	r3, [r2, #0]

						  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8002b2c:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8002b30:	f002 f914 	bl	8004d5c <BSP_LCD_Clear>
						  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8002b34:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8002b38:	f002 f8ae 	bl	8004c98 <BSP_LCD_SetTextColor>
						  BSP_LCD_FillRect(70, 50, 320, 200);
 8002b3c:	23c8      	movs	r3, #200	; 0xc8
 8002b3e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002b42:	2132      	movs	r1, #50	; 0x32
 8002b44:	2046      	movs	r0, #70	; 0x46
 8002b46:	f002 fc0f 	bl	8005368 <BSP_LCD_FillRect>

						  BSP_LCD_SetTextColor(LCD_COLOR_GRAY);
 8002b4a:	4873      	ldr	r0, [pc, #460]	; (8002d18 <main+0xb28>)
 8002b4c:	f002 f8a4 	bl	8004c98 <BSP_LCD_SetTextColor>
						  BSP_LCD_DrawVLine(70, 50, 200);
 8002b50:	22c8      	movs	r2, #200	; 0xc8
 8002b52:	2132      	movs	r1, #50	; 0x32
 8002b54:	2046      	movs	r0, #70	; 0x46
 8002b56:	f002 faab 	bl	80050b0 <BSP_LCD_DrawVLine>
						  BSP_LCD_DrawHLine(70, 250, 350);
 8002b5a:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8002b5e:	21fa      	movs	r1, #250	; 0xfa
 8002b60:	2046      	movs	r0, #70	; 0x46
 8002b62:	f002 fa47 	bl	8004ff4 <BSP_LCD_DrawHLine>

						  float scale_factor1 = 121 / 40.0;
 8002b66:	4b6d      	ldr	r3, [pc, #436]	; (8002d1c <main+0xb2c>)
 8002b68:	60fb      	str	r3, [r7, #12]
						  int i;

						  /* Draw the temperature points (par point) on the graph */

						  for ( i = 0; i < data_index && i < MAX_DATA_POINTS; i++) {
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	61bb      	str	r3, [r7, #24]
 8002b6e:	e022      	b.n	8002bb6 <main+0x9c6>

							  int x1 = 80 + i * (320 / MAX_DATA_POINTS);
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4613      	mov	r3, r2
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	4413      	add	r3, r2
 8002b78:	3350      	adds	r3, #80	; 0x50
 8002b7a:	60bb      	str	r3, [r7, #8]
							  int y1 = 50 + 200 - (int)(temperature_data[i] * scale_factor1);
 8002b7c:	4a64      	ldr	r2, [pc, #400]	; (8002d10 <main+0xb20>)
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	4413      	add	r3, r2
 8002b84:	ed93 7a00 	vldr	s14, [r3]
 8002b88:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b94:	ee17 3a90 	vmov	r3, s15
 8002b98:	f1c3 03fa 	rsb	r3, r3, #250	; 0xfa
 8002b9c:	607b      	str	r3, [r7, #4]

							  /* Draw a point on the LCD at (x1, y1) */

							  BSP_LCD_DrawPixel(x1, y1, LCD_COLOR_GREEN);
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	b291      	uxth	r1, r2
 8002ba6:	f04f 22ff 	mov.w	r2, #4278255360	; 0xff00ff00
 8002baa:	4618      	mov	r0, r3
 8002bac:	f002 fae2 	bl	8005174 <BSP_LCD_DrawPixel>
						  for ( i = 0; i < data_index && i < MAX_DATA_POINTS; i++) {
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	61bb      	str	r3, [r7, #24]
 8002bb6:	4b54      	ldr	r3, [pc, #336]	; (8002d08 <main+0xb18>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	69ba      	ldr	r2, [r7, #24]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	da02      	bge.n	8002bc6 <main+0x9d6>
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	2b63      	cmp	r3, #99	; 0x63
 8002bc4:	ddd4      	ble.n	8002b70 <main+0x980>
						  }

						  previousSeconds1 = currentSeconds; // Mettre  jour le temps prcdent
 8002bc6:	4a4f      	ldr	r2, [pc, #316]	; (8002d04 <main+0xb14>)
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	6013      	str	r3, [r2, #0]

		}

	  /* Si l'utilisateur a touch l'cran */

	   if (ts_int == 1) {
 8002bcc:	4b54      	ldr	r3, [pc, #336]	; (8002d20 <main+0xb30>)
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	f47f ab6c 	bne.w	80022ae <main+0xbe>

		   /* Si le click vient de la page 0 */

		   if(page==0 && (isPointInsideButton3(x, y) || isPointInsideButton4(x, y) || isPointInsideButton5(x, y) || isPointInsideButton6(x, y)) ){
 8002bd6:	4b3f      	ldr	r3, [pc, #252]	; (8002cd4 <main+0xae4>)
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f040 80dc 	bne.w	8002d98 <main+0xba8>
 8002be0:	4b50      	ldr	r3, [pc, #320]	; (8002d24 <main+0xb34>)
 8002be2:	881b      	ldrh	r3, [r3, #0]
 8002be4:	4a50      	ldr	r2, [pc, #320]	; (8002d28 <main+0xb38>)
 8002be6:	8812      	ldrh	r2, [r2, #0]
 8002be8:	4611      	mov	r1, r2
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff fa6d 	bl	80020ca <isPointInsideButton3>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d121      	bne.n	8002c3a <main+0xa4a>
 8002bf6:	4b4b      	ldr	r3, [pc, #300]	; (8002d24 <main+0xb34>)
 8002bf8:	881b      	ldrh	r3, [r3, #0]
 8002bfa:	4a4b      	ldr	r2, [pc, #300]	; (8002d28 <main+0xb38>)
 8002bfc:	8812      	ldrh	r2, [r2, #0]
 8002bfe:	4611      	mov	r1, r2
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff fa7f 	bl	8002104 <isPointInsideButton4>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d116      	bne.n	8002c3a <main+0xa4a>
 8002c0c:	4b45      	ldr	r3, [pc, #276]	; (8002d24 <main+0xb34>)
 8002c0e:	881b      	ldrh	r3, [r3, #0]
 8002c10:	4a45      	ldr	r2, [pc, #276]	; (8002d28 <main+0xb38>)
 8002c12:	8812      	ldrh	r2, [r2, #0]
 8002c14:	4611      	mov	r1, r2
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff fa91 	bl	800213e <isPointInsideButton5>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d10b      	bne.n	8002c3a <main+0xa4a>
 8002c22:	4b40      	ldr	r3, [pc, #256]	; (8002d24 <main+0xb34>)
 8002c24:	881b      	ldrh	r3, [r3, #0]
 8002c26:	4a40      	ldr	r2, [pc, #256]	; (8002d28 <main+0xb38>)
 8002c28:	8812      	ldrh	r2, [r2, #0]
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff faa3 	bl	8002178 <isPointInsideButton6>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f000 80af 	beq.w	8002d98 <main+0xba8>

			   	   /* Si le click vient de cot ou en incrmente */

				   if (isPointInsideButton3(x, y)) {
 8002c3a:	4b3a      	ldr	r3, [pc, #232]	; (8002d24 <main+0xb34>)
 8002c3c:	881b      	ldrh	r3, [r3, #0]
 8002c3e:	4a3a      	ldr	r2, [pc, #232]	; (8002d28 <main+0xb38>)
 8002c40:	8812      	ldrh	r2, [r2, #0]
 8002c42:	4611      	mov	r1, r2
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff fa40 	bl	80020ca <isPointInsideButton3>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d01a      	beq.n	8002c86 <main+0xa96>
						 if (acquisition < 60) {
 8002c50:	4b36      	ldr	r3, [pc, #216]	; (8002d2c <main+0xb3c>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	2b3b      	cmp	r3, #59	; 0x3b
 8002c56:	d805      	bhi.n	8002c64 <main+0xa74>
							 acquisition++;
 8002c58:	4b34      	ldr	r3, [pc, #208]	; (8002d2c <main+0xb3c>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	4b32      	ldr	r3, [pc, #200]	; (8002d2c <main+0xb3c>)
 8002c62:	701a      	strb	r2, [r3, #0]

						 }

						   /* Affichage de la valeur d'acquisition choisi par l'utilisateur */

						   sprintf((char *)acq, " %d \r\n", acquisition);
 8002c64:	4b31      	ldr	r3, [pc, #196]	; (8002d2c <main+0xb3c>)
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	461a      	mov	r2, r3
 8002c6a:	4931      	ldr	r1, [pc, #196]	; (8002d30 <main+0xb40>)
 8002c6c:	4831      	ldr	r0, [pc, #196]	; (8002d34 <main+0xb44>)
 8002c6e:	f00f fc35 	bl	80124dc <siprintf>
						   BSP_LCD_SetTextColor(LCD_COLOR_BLUE); // Couleur du texte
 8002c72:	481c      	ldr	r0, [pc, #112]	; (8002ce4 <main+0xaf4>)
 8002c74:	f002 f810 	bl	8004c98 <BSP_LCD_SetTextColor>
						   BSP_LCD_DisplayStringAt(37, 170, (uint8_t *)acq, RIGHT_MODE);
 8002c78:	2302      	movs	r3, #2
 8002c7a:	4a2e      	ldr	r2, [pc, #184]	; (8002d34 <main+0xb44>)
 8002c7c:	21aa      	movs	r1, #170	; 0xaa
 8002c7e:	2025      	movs	r0, #37	; 0x25
 8002c80:	f002 f8d8 	bl	8004e34 <BSP_LCD_DisplayStringAt>
				   if (isPointInsideButton3(x, y)) {
 8002c84:	e0e2      	b.n	8002e4c <main+0xc5c>
					 }

				     /* Si le click vient de cot ou en dcrmente */

					 else if (isPointInsideButton4(x, y)) {
 8002c86:	4b27      	ldr	r3, [pc, #156]	; (8002d24 <main+0xb34>)
 8002c88:	881b      	ldrh	r3, [r3, #0]
 8002c8a:	4a27      	ldr	r2, [pc, #156]	; (8002d28 <main+0xb38>)
 8002c8c:	8812      	ldrh	r2, [r2, #0]
 8002c8e:	4611      	mov	r1, r2
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff fa37 	bl	8002104 <isPointInsideButton4>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d04d      	beq.n	8002d38 <main+0xb48>

						 if (acquisition > 1) {
 8002c9c:	4b23      	ldr	r3, [pc, #140]	; (8002d2c <main+0xb3c>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d905      	bls.n	8002cb0 <main+0xac0>
							 acquisition--;
 8002ca4:	4b21      	ldr	r3, [pc, #132]	; (8002d2c <main+0xb3c>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	b2da      	uxtb	r2, r3
 8002cac:	4b1f      	ldr	r3, [pc, #124]	; (8002d2c <main+0xb3c>)
 8002cae:	701a      	strb	r2, [r3, #0]
						 }
							 sprintf((char *)acq, " %d \r\n", acquisition);
 8002cb0:	4b1e      	ldr	r3, [pc, #120]	; (8002d2c <main+0xb3c>)
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	491e      	ldr	r1, [pc, #120]	; (8002d30 <main+0xb40>)
 8002cb8:	481e      	ldr	r0, [pc, #120]	; (8002d34 <main+0xb44>)
 8002cba:	f00f fc0f 	bl	80124dc <siprintf>
							BSP_LCD_SetTextColor(LCD_COLOR_BLUE); // Couleur du texte
 8002cbe:	4809      	ldr	r0, [pc, #36]	; (8002ce4 <main+0xaf4>)
 8002cc0:	f001 ffea 	bl	8004c98 <BSP_LCD_SetTextColor>
							BSP_LCD_DisplayStringAt(34, 170, (uint8_t *)acq, RIGHT_MODE);
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	4a1b      	ldr	r2, [pc, #108]	; (8002d34 <main+0xb44>)
 8002cc8:	21aa      	movs	r1, #170	; 0xaa
 8002cca:	2022      	movs	r0, #34	; 0x22
 8002ccc:	f002 f8b2 	bl	8004e34 <BSP_LCD_DisplayStringAt>
				   if (isPointInsideButton3(x, y)) {
 8002cd0:	e0bc      	b.n	8002e4c <main+0xc5c>
 8002cd2:	bf00      	nop
 8002cd4:	200040e2 	.word	0x200040e2
 8002cd8:	2000503c 	.word	0x2000503c
 8002cdc:	0801485c 	.word	0x0801485c
 8002ce0:	20005040 	.word	0x20005040
 8002ce4:	ff0000ff 	.word	0xff0000ff
 8002ce8:	20005824 	.word	0x20005824
 8002cec:	0801486c 	.word	0x0801486c
 8002cf0:	2000582c 	.word	0x2000582c
 8002cf4:	20005430 	.word	0x20005430
 8002cf8:	0801487c 	.word	0x0801487c
 8002cfc:	20005434 	.word	0x20005434
 8002d00:	40021c00 	.word	0x40021c00
 8002d04:	20004f00 	.word	0x20004f00
 8002d08:	20004ee4 	.word	0x20004ee4
 8002d0c:	200040f0 	.word	0x200040f0
 8002d10:	20004cbc 	.word	0x20004cbc
 8002d14:	51eb851f 	.word	0x51eb851f
 8002d18:	ff808080 	.word	0xff808080
 8002d1c:	4041999a 	.word	0x4041999a
 8002d20:	200040dc 	.word	0x200040dc
 8002d24:	200040de 	.word	0x200040de
 8002d28:	200040e0 	.word	0x200040e0
 8002d2c:	20000000 	.word	0x20000000
 8002d30:	08014884 	.word	0x08014884
 8002d34:	20004f9c 	.word	0x20004f9c

					 }

				     /* Si le click vient de cot ou en choisi le mode SECONDEs */

					 else if (isPointInsideButton5(x, y)) {
 8002d38:	4b49      	ldr	r3, [pc, #292]	; (8002e60 <main+0xc70>)
 8002d3a:	881b      	ldrh	r3, [r3, #0]
 8002d3c:	4a49      	ldr	r2, [pc, #292]	; (8002e64 <main+0xc74>)
 8002d3e:	8812      	ldrh	r2, [r2, #0]
 8002d40:	4611      	mov	r1, r2
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff f9fb 	bl	800213e <isPointInsideButton5>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00c      	beq.n	8002d68 <main+0xb78>
						   BSP_LCD_SetTextColor(LCD_COLOR_BLUE); // Couleur du texte
 8002d4e:	4846      	ldr	r0, [pc, #280]	; (8002e68 <main+0xc78>)
 8002d50:	f001 ffa2 	bl	8004c98 <BSP_LCD_SetTextColor>
						   BSP_LCD_DisplayStringAt(03, 209, (uint8_t *)" SECONDE(S) MODE ", RIGHT_MODE);
 8002d54:	2302      	movs	r3, #2
 8002d56:	4a45      	ldr	r2, [pc, #276]	; (8002e6c <main+0xc7c>)
 8002d58:	21d1      	movs	r1, #209	; 0xd1
 8002d5a:	2003      	movs	r0, #3
 8002d5c:	f002 f86a 	bl	8004e34 <BSP_LCD_DisplayStringAt>
						   k=0;
 8002d60:	4b43      	ldr	r3, [pc, #268]	; (8002e70 <main+0xc80>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	701a      	strb	r2, [r3, #0]
				   if (isPointInsideButton3(x, y)) {
 8002d66:	e071      	b.n	8002e4c <main+0xc5c>
					 }

				     /* Si le click vient de cot ou en choisi le mode MINUTEs */

					 else if (isPointInsideButton6(x, y)) {
 8002d68:	4b3d      	ldr	r3, [pc, #244]	; (8002e60 <main+0xc70>)
 8002d6a:	881b      	ldrh	r3, [r3, #0]
 8002d6c:	4a3d      	ldr	r2, [pc, #244]	; (8002e64 <main+0xc74>)
 8002d6e:	8812      	ldrh	r2, [r2, #0]
 8002d70:	4611      	mov	r1, r2
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff fa00 	bl	8002178 <isPointInsideButton6>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d066      	beq.n	8002e4c <main+0xc5c>
						   BSP_LCD_SetTextColor(LCD_COLOR_BLUE); // Couleur du texte
 8002d7e:	483a      	ldr	r0, [pc, #232]	; (8002e68 <main+0xc78>)
 8002d80:	f001 ff8a 	bl	8004c98 <BSP_LCD_SetTextColor>
						   BSP_LCD_DisplayStringAt(03, 209, (uint8_t *)" MINUTE(S) MODE ", RIGHT_MODE);
 8002d84:	2302      	movs	r3, #2
 8002d86:	4a3b      	ldr	r2, [pc, #236]	; (8002e74 <main+0xc84>)
 8002d88:	21d1      	movs	r1, #209	; 0xd1
 8002d8a:	2003      	movs	r0, #3
 8002d8c:	f002 f852 	bl	8004e34 <BSP_LCD_DisplayStringAt>
						   k=1;
 8002d90:	4b37      	ldr	r3, [pc, #220]	; (8002e70 <main+0xc80>)
 8002d92:	2201      	movs	r2, #1
 8002d94:	701a      	strb	r2, [r3, #0]
				   if (isPointInsideButton3(x, y)) {
 8002d96:	e059      	b.n	8002e4c <main+0xc5c>
					 }
		   }

		   /* Si le click vient de bouton HOME */

		   else if(page==0 && isPointInsideButton1(x, y))
 8002d98:	4b37      	ldr	r3, [pc, #220]	; (8002e78 <main+0xc88>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d10d      	bne.n	8002dbc <main+0xbcc>
 8002da0:	4b2f      	ldr	r3, [pc, #188]	; (8002e60 <main+0xc70>)
 8002da2:	881b      	ldrh	r3, [r3, #0]
 8002da4:	4a2f      	ldr	r2, [pc, #188]	; (8002e64 <main+0xc74>)
 8002da6:	8812      	ldrh	r2, [r2, #0]
 8002da8:	4611      	mov	r1, r2
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff f945 	bl	800203a <isPointInsideButton1>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d002      	beq.n	8002dbc <main+0xbcc>
			   interface0();
 8002db6:	f000 f9db 	bl	8003170 <interface0>
 8002dba:	e048      	b.n	8002e4e <main+0xc5e>

		   /* Si le click vient de la page 1 et bouton NEXT */

		   else if(page == 1 && isPointInsideButton2(x, y))
 8002dbc:	4b2e      	ldr	r3, [pc, #184]	; (8002e78 <main+0xc88>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d10d      	bne.n	8002de0 <main+0xbf0>
 8002dc4:	4b26      	ldr	r3, [pc, #152]	; (8002e60 <main+0xc70>)
 8002dc6:	881b      	ldrh	r3, [r3, #0]
 8002dc8:	4a26      	ldr	r2, [pc, #152]	; (8002e64 <main+0xc74>)
 8002dca:	8812      	ldrh	r2, [r2, #0]
 8002dcc:	4611      	mov	r1, r2
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff f95b 	bl	800208a <isPointInsideButton2>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d002      	beq.n	8002de0 <main+0xbf0>
			   interface1();
 8002dda:	f000 f9d9 	bl	8003190 <interface1>
 8002dde:	e036      	b.n	8002e4e <main+0xc5e>

		   /* Si le click vient de la page 2 et bouton NEXT */

		   else if(page == 2 && isPointInsideButton2(x, y))
 8002de0:	4b25      	ldr	r3, [pc, #148]	; (8002e78 <main+0xc88>)
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d10d      	bne.n	8002e04 <main+0xc14>
 8002de8:	4b1d      	ldr	r3, [pc, #116]	; (8002e60 <main+0xc70>)
 8002dea:	881b      	ldrh	r3, [r3, #0]
 8002dec:	4a1d      	ldr	r2, [pc, #116]	; (8002e64 <main+0xc74>)
 8002dee:	8812      	ldrh	r2, [r2, #0]
 8002df0:	4611      	mov	r1, r2
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff f949 	bl	800208a <isPointInsideButton2>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d002      	beq.n	8002e04 <main+0xc14>
			   interface0();
 8002dfe:	f000 f9b7 	bl	8003170 <interface0>
 8002e02:	e024      	b.n	8002e4e <main+0xc5e>

		   /* Si le click vient de la page 1 et bouton TEMPERATURE */

		   else if(page == 1 && isPointInsideButton7(x, y))
 8002e04:	4b1c      	ldr	r3, [pc, #112]	; (8002e78 <main+0xc88>)
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d10d      	bne.n	8002e28 <main+0xc38>
 8002e0c:	4b14      	ldr	r3, [pc, #80]	; (8002e60 <main+0xc70>)
 8002e0e:	881b      	ldrh	r3, [r3, #0]
 8002e10:	4a14      	ldr	r2, [pc, #80]	; (8002e64 <main+0xc74>)
 8002e12:	8812      	ldrh	r2, [r2, #0]
 8002e14:	4611      	mov	r1, r2
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff f9cb 	bl	80021b2 <isPointInsideButton7>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d002      	beq.n	8002e28 <main+0xc38>
			   interfaceGRAPH();
 8002e22:	f000 f9c5 	bl	80031b0 <interfaceGRAPH>
 8002e26:	e012      	b.n	8002e4e <main+0xc5e>

		   /* Si le click vient de la page 3 et bouton CENTRAL */

		   else if(page==3 && isPointInsideButton1(x, y))
 8002e28:	4b13      	ldr	r3, [pc, #76]	; (8002e78 <main+0xc88>)
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	2b03      	cmp	r3, #3
 8002e2e:	d10e      	bne.n	8002e4e <main+0xc5e>
 8002e30:	4b0b      	ldr	r3, [pc, #44]	; (8002e60 <main+0xc70>)
 8002e32:	881b      	ldrh	r3, [r3, #0]
 8002e34:	4a0b      	ldr	r2, [pc, #44]	; (8002e64 <main+0xc74>)
 8002e36:	8812      	ldrh	r2, [r2, #0]
 8002e38:	4611      	mov	r1, r2
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff f8fd 	bl	800203a <isPointInsideButton1>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d003      	beq.n	8002e4e <main+0xc5e>
			   interface0();
 8002e46:	f000 f993 	bl	8003170 <interface0>
 8002e4a:	e000      	b.n	8002e4e <main+0xc5e>
				   if (isPointInsideButton3(x, y)) {
 8002e4c:	bf00      	nop

		   HAL_Delay(80);
 8002e4e:	2050      	movs	r0, #80	; 0x50
 8002e50:	f003 fd72 	bl	8006938 <HAL_Delay>
		   ts_int=0;
 8002e54:	4b09      	ldr	r3, [pc, #36]	; (8002e7c <main+0xc8c>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	701a      	strb	r2, [r3, #0]
  {
 8002e5a:	f7ff ba28 	b.w	80022ae <main+0xbe>
 8002e5e:	bf00      	nop
 8002e60:	200040de 	.word	0x200040de
 8002e64:	200040e0 	.word	0x200040e0
 8002e68:	ff0000ff 	.word	0xff0000ff
 8002e6c:	0801488c 	.word	0x0801488c
 8002e70:	20005033 	.word	0x20005033
 8002e74:	080148a0 	.word	0x080148a0
 8002e78:	200040e2 	.word	0x200040e2
 8002e7c:	200040dc 	.word	0x200040dc

08002e80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b094      	sub	sp, #80	; 0x50
 8002e84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e86:	f107 0320 	add.w	r3, r7, #32
 8002e8a:	2230      	movs	r2, #48	; 0x30
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f00f fb87 	bl	80125a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e94:	f107 030c 	add.w	r3, r7, #12
 8002e98:	2200      	movs	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	605a      	str	r2, [r3, #4]
 8002e9e:	609a      	str	r2, [r3, #8]
 8002ea0:	60da      	str	r2, [r3, #12]
 8002ea2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ea4:	4b2c      	ldr	r3, [pc, #176]	; (8002f58 <SystemClock_Config+0xd8>)
 8002ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea8:	4a2b      	ldr	r2, [pc, #172]	; (8002f58 <SystemClock_Config+0xd8>)
 8002eaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eae:	6413      	str	r3, [r2, #64]	; 0x40
 8002eb0:	4b29      	ldr	r3, [pc, #164]	; (8002f58 <SystemClock_Config+0xd8>)
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eb8:	60bb      	str	r3, [r7, #8]
 8002eba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ebc:	4b27      	ldr	r3, [pc, #156]	; (8002f5c <SystemClock_Config+0xdc>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a26      	ldr	r2, [pc, #152]	; (8002f5c <SystemClock_Config+0xdc>)
 8002ec2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ec6:	6013      	str	r3, [r2, #0]
 8002ec8:	4b24      	ldr	r3, [pc, #144]	; (8002f5c <SystemClock_Config+0xdc>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ed0:	607b      	str	r3, [r7, #4]
 8002ed2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002ed4:	2309      	movs	r3, #9
 8002ed6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ed8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002edc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ee6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002eea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002eec:	2319      	movs	r3, #25
 8002eee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8002ef0:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8002ef4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002efa:	2309      	movs	r3, #9
 8002efc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002efe:	f107 0320 	add.w	r3, r7, #32
 8002f02:	4618      	mov	r0, r3
 8002f04:	f006 fd28 	bl	8009958 <HAL_RCC_OscConfig>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002f0e:	f000 fbf9 	bl	8003704 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002f12:	f006 fcd1 	bl	80098b8 <HAL_PWREx_EnableOverDrive>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d001      	beq.n	8002f20 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002f1c:	f000 fbf2 	bl	8003704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f20:	230f      	movs	r3, #15
 8002f22:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f24:	2302      	movs	r3, #2
 8002f26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002f2c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002f30:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002f32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f36:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002f38:	f107 030c 	add.w	r3, r7, #12
 8002f3c:	2107      	movs	r1, #7
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f006 ffae 	bl	8009ea0 <HAL_RCC_ClockConfig>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <SystemClock_Config+0xce>
  {
    Error_Handler();
 8002f4a:	f000 fbdb 	bl	8003704 <Error_Handler>
  }
}
 8002f4e:	bf00      	nop
 8002f50:	3750      	adds	r7, #80	; 0x50
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	40023800 	.word	0x40023800
 8002f5c:	40007000 	.word	0x40007000

08002f60 <fonc_pour_synchroniser_capteurs>:

/* USER CODE BEGIN 4 */

/* Fonction pour synchroniser les 3 capteurs d'himidit de temprature et de pression */

void fonc_pour_synchroniser_capteurs(){
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b08e      	sub	sp, #56	; 0x38
 8002f64:	af00      	add	r7, sp, #0
		/* LPS22HH */

		/* Initialize mems driver interface */

		  stmdev_ctx_t dev_ctx_lps22hh;
		  dev_ctx_lps22hh.write_reg = platform_write_lps22hh;
 8002f66:	4b72      	ldr	r3, [pc, #456]	; (8003130 <fonc_pour_synchroniser_capteurs+0x1d0>)
 8002f68:	62bb      	str	r3, [r7, #40]	; 0x28
		  dev_ctx_lps22hh.read_reg = platform_read_lps22hh;
 8002f6a:	4b72      	ldr	r3, [pc, #456]	; (8003134 <fonc_pour_synchroniser_capteurs+0x1d4>)
 8002f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
		  dev_ctx_lps22hh.handle = &hi2c1;
 8002f6e:	4b72      	ldr	r3, [pc, #456]	; (8003138 <fonc_pour_synchroniser_capteurs+0x1d8>)
 8002f70:	637b      	str	r3, [r7, #52]	; 0x34
		  /* HTS221 */

		  /* Initialize mems driver interface */

		  stmdev_ctx_t dev_ctx_hts221;
		  dev_ctx_hts221.write_reg = platform_write_hts221;
 8002f72:	4b72      	ldr	r3, [pc, #456]	; (800313c <fonc_pour_synchroniser_capteurs+0x1dc>)
 8002f74:	61bb      	str	r3, [r7, #24]
		  dev_ctx_hts221.read_reg = platform_read_hts221;
 8002f76:	4b72      	ldr	r3, [pc, #456]	; (8003140 <fonc_pour_synchroniser_capteurs+0x1e0>)
 8002f78:	61fb      	str	r3, [r7, #28]
		  dev_ctx_hts221.handle = &hi2c1;
 8002f7a:	4b6f      	ldr	r3, [pc, #444]	; (8003138 <fonc_pour_synchroniser_capteurs+0x1d8>)
 8002f7c:	627b      	str	r3, [r7, #36]	; 0x24

	  /* LPS22HH ******************************************************************************************/

				  /* Check device ID */
	  	  	  	  whoamI_lps22hh = 0;
 8002f7e:	4b71      	ldr	r3, [pc, #452]	; (8003144 <fonc_pour_synchroniser_capteurs+0x1e4>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	701a      	strb	r2, [r3, #0]
				  lps22hh_device_id_get(&dev_ctx_lps22hh, &whoamI_lps22hh);
 8002f84:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f88:	496e      	ldr	r1, [pc, #440]	; (8003144 <fonc_pour_synchroniser_capteurs+0x1e4>)
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f003 fc1e 	bl	80067cc <lps22hh_device_id_get>
				  if ( whoamI_lps22hh != LPS22HH_ID ){/*manage here device not found */
 8002f90:	4b6c      	ldr	r3, [pc, #432]	; (8003144 <fonc_pour_synchroniser_capteurs+0x1e4>)
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	2bb3      	cmp	r3, #179	; 0xb3
 8002f96:	d000      	beq.n	8002f9a <fonc_pour_synchroniser_capteurs+0x3a>
					while (1);
 8002f98:	e7fe      	b.n	8002f98 <fonc_pour_synchroniser_capteurs+0x38>
				  }
				  /* Restore default configuration */
				  lps22hh_reset_set(&dev_ctx_lps22hh, PROPERTY_ENABLE);
 8002f9a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f003 fc24 	bl	80067ee <lps22hh_reset_set>

				  do {
					lps22hh_reset_get(&dev_ctx_lps22hh, &rst);
 8002fa6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002faa:	4967      	ldr	r1, [pc, #412]	; (8003148 <fonc_pour_synchroniser_capteurs+0x1e8>)
 8002fac:	4618      	mov	r0, r3
 8002fae:	f003 fc44 	bl	800683a <lps22hh_reset_get>
				  } while (rst);
 8002fb2:	4b65      	ldr	r3, [pc, #404]	; (8003148 <fonc_pour_synchroniser_capteurs+0x1e8>)
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1f5      	bne.n	8002fa6 <fonc_pour_synchroniser_capteurs+0x46>

				  /* Enable Block Data Update */
				  lps22hh_block_data_update_set(&dev_ctx_lps22hh, PROPERTY_ENABLE);
 8002fba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f003 fb43 	bl	800664c <lps22hh_block_data_update_set>
				  /* Set Output Data Rate */
				  lps22hh_data_rate_set(&dev_ctx_lps22hh, LPS22HH_10_Hz_LOW_NOISE);
 8002fc6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002fca:	2112      	movs	r1, #18
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f003 fb63 	bl	8006698 <lps22hh_data_rate_set>


	  /* HTS221 *******************************************************************************************/

				  /* Check device ID */
				  whoamI_hts221 = 0;
 8002fd2:	4b5e      	ldr	r3, [pc, #376]	; (800314c <fonc_pour_synchroniser_capteurs+0x1ec>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	701a      	strb	r2, [r3, #0]
				  hts221_device_id_get(&dev_ctx_hts221, &whoamI_hts221);
 8002fd8:	f107 0318 	add.w	r3, r7, #24
 8002fdc:	495b      	ldr	r1, [pc, #364]	; (800314c <fonc_pour_synchroniser_capteurs+0x1ec>)
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f003 fa05 	bl	80063ee <hts221_device_id_get>
				  if ( whoamI_hts221 != HTS221_ID ){
 8002fe4:	4b59      	ldr	r3, [pc, #356]	; (800314c <fonc_pour_synchroniser_capteurs+0x1ec>)
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	2bbc      	cmp	r3, #188	; 0xbc
 8002fea:	d000      	beq.n	8002fee <fonc_pour_synchroniser_capteurs+0x8e>
					while (1); /*manage here device not found */
 8002fec:	e7fe      	b.n	8002fec <fonc_pour_synchroniser_capteurs+0x8c>
				  }

				  /* Read humidity calibration coefficient */
				  lin_t lin_hum;
				  hts221_hum_adc_point_0_get(&dev_ctx_hts221, &lin_hum.x0);
 8002fee:	f107 0208 	add.w	r2, r7, #8
 8002ff2:	f107 0318 	add.w	r3, r7, #24
 8002ff6:	4611      	mov	r1, r2
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f003 fa7c 	bl	80064f6 <hts221_hum_adc_point_0_get>
				  hts221_hum_rh_point_0_get(&dev_ctx_hts221, &lin_hum.y0);
 8002ffe:	f107 0308 	add.w	r3, r7, #8
 8003002:	1d1a      	adds	r2, r3, #4
 8003004:	f107 0318 	add.w	r3, r7, #24
 8003008:	4611      	mov	r1, r2
 800300a:	4618      	mov	r0, r3
 800300c:	f003 fa37 	bl	800647e <hts221_hum_rh_point_0_get>
				  hts221_hum_adc_point_1_get(&dev_ctx_hts221, &lin_hum.x1);
 8003010:	f107 0308 	add.w	r3, r7, #8
 8003014:	f103 0208 	add.w	r2, r3, #8
 8003018:	f107 0318 	add.w	r3, r7, #24
 800301c:	4611      	mov	r1, r2
 800301e:	4618      	mov	r0, r3
 8003020:	f003 fa8d 	bl	800653e <hts221_hum_adc_point_1_get>
				  hts221_hum_rh_point_1_get(&dev_ctx_hts221, &lin_hum.y1);
 8003024:	f107 0308 	add.w	r3, r7, #8
 8003028:	f103 020c 	add.w	r2, r3, #12
 800302c:	f107 0318 	add.w	r3, r7, #24
 8003030:	4611      	mov	r1, r2
 8003032:	4618      	mov	r0, r3
 8003034:	f003 fa41 	bl	80064ba <hts221_hum_rh_point_1_get>
				  /* Enable Block Data Update */
				  hts221_block_data_update_set(&dev_ctx_hts221, PROPERTY_ENABLE);
 8003038:	f107 0318 	add.w	r3, r7, #24
 800303c:	2101      	movs	r1, #1
 800303e:	4618      	mov	r0, r3
 8003040:	f003 f98c 	bl	800635c <hts221_block_data_update_set>
				  /* Set Output Data Rate */
				  hts221_data_rate_set(&dev_ctx_hts221, HTS221_ODR_1Hz);
 8003044:	f107 0318 	add.w	r3, r7, #24
 8003048:	2101      	movs	r1, #1
 800304a:	4618      	mov	r0, r3
 800304c:	f003 f960 	bl	8006310 <hts221_data_rate_set>
				  /* Device power on */
				  hts221_power_on_set(&dev_ctx_hts221, PROPERTY_ENABLE);
 8003050:	f107 0318 	add.w	r3, r7, #24
 8003054:	2101      	movs	r1, #1
 8003056:	4618      	mov	r0, r3
 8003058:	f003 f9da 	bl	8006410 <hts221_power_on_set>
 800305c:	4b3c      	ldr	r3, [pc, #240]	; (8003150 <fonc_pour_synchroniser_capteurs+0x1f0>)
 800305e:	2200      	movs	r2, #0
 8003060:	801a      	strh	r2, [r3, #0]
		     /* LPS22HH ************************************************************************************************************/

			  /************** Read temperature data ***********************/

			  memset(&data_raw_temperature, 0x00, sizeof(int16_t));
			  lps22hh_temperature_raw_get(&dev_ctx_lps22hh, &data_raw_temperature);
 8003062:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003066:	493a      	ldr	r1, [pc, #232]	; (8003150 <fonc_pour_synchroniser_capteurs+0x1f0>)
 8003068:	4618      	mov	r0, r3
 800306a:	f003 fb8c 	bl	8006786 <lps22hh_temperature_raw_get>
			  temperature_degC = lps22hh_from_lsb_to_celsius(data_raw_temperature );
 800306e:	4b38      	ldr	r3, [pc, #224]	; (8003150 <fonc_pour_synchroniser_capteurs+0x1f0>)
 8003070:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003074:	4618      	mov	r0, r3
 8003076:	f003 facf 	bl	8006618 <lps22hh_from_lsb_to_celsius>
 800307a:	eef0 7a40 	vmov.f32	s15, s0
 800307e:	4b35      	ldr	r3, [pc, #212]	; (8003154 <fonc_pour_synchroniser_capteurs+0x1f4>)
 8003080:	edc3 7a00 	vstr	s15, [r3]
 8003084:	4b34      	ldr	r3, [pc, #208]	; (8003158 <fonc_pour_synchroniser_capteurs+0x1f8>)
 8003086:	2200      	movs	r2, #0
 8003088:	601a      	str	r2, [r3, #0]

			  /************** Read pressure data ****************************/

			  memset(&data_raw_pressure, 0x00, sizeof(uint32_t));
			  lps22hh_pressure_raw_get(&dev_ctx_lps22hh, &data_raw_pressure);
 800308a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800308e:	4932      	ldr	r1, [pc, #200]	; (8003158 <fonc_pour_synchroniser_capteurs+0x1f8>)
 8003090:	4618      	mov	r0, r3
 8003092:	f003 fb4f 	bl	8006734 <lps22hh_pressure_raw_get>
			  pressure_hPa = lps22hh_from_lsb_to_hpa( data_raw_pressure);
 8003096:	4b30      	ldr	r3, [pc, #192]	; (8003158 <fonc_pour_synchroniser_capteurs+0x1f8>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4618      	mov	r0, r3
 800309c:	f003 faa4 	bl	80065e8 <lps22hh_from_lsb_to_hpa>
 80030a0:	eef0 7a40 	vmov.f32	s15, s0
 80030a4:	4b2d      	ldr	r3, [pc, #180]	; (800315c <fonc_pour_synchroniser_capteurs+0x1fc>)
 80030a6:	edc3 7a00 	vstr	s15, [r3]
		    /* HTS221 *************************************************************************************************************/

			/****************** Read humidity data ***************/

			  hts221_reg_t reg;
			  hts221_status_get(&dev_ctx_hts221, &reg.status_reg);
 80030aa:	1d3a      	adds	r2, r7, #4
 80030ac:	f107 0318 	add.w	r3, r7, #24
 80030b0:	4611      	mov	r1, r2
 80030b2:	4618      	mov	r0, r3
 80030b4:	f003 f9d2 	bl	800645c <hts221_status_get>
			  if (reg.status_reg.h_da) {
 80030b8:	793b      	ldrb	r3, [r7, #4]
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d030      	beq.n	8003126 <fonc_pour_synchroniser_capteurs+0x1c6>
 80030c4:	4b26      	ldr	r3, [pc, #152]	; (8003160 <fonc_pour_synchroniser_capteurs+0x200>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	801a      	strh	r2, [r3, #0]
				  memset(&data_raw_humidity, 0x00, sizeof(int16_t));
				  hts221_humidity_raw_get(&dev_ctx_hts221, &data_raw_humidity);
 80030ca:	f107 0318 	add.w	r3, r7, #24
 80030ce:	4924      	ldr	r1, [pc, #144]	; (8003160 <fonc_pour_synchroniser_capteurs+0x200>)
 80030d0:	4618      	mov	r0, r3
 80030d2:	f003 f969 	bl	80063a8 <hts221_humidity_raw_get>
				  humidity_perc = linear_interpolation(&lin_hum, data_raw_humidity);
 80030d6:	4b22      	ldr	r3, [pc, #136]	; (8003160 <fonc_pour_synchroniser_capteurs+0x200>)
 80030d8:	f9b3 2000 	ldrsh.w	r2, [r3]
 80030dc:	f107 0308 	add.w	r3, r7, #8
 80030e0:	4611      	mov	r1, r2
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7fe ff6c 	bl	8001fc0 <linear_interpolation>
 80030e8:	eef0 7a40 	vmov.f32	s15, s0
 80030ec:	4b1d      	ldr	r3, [pc, #116]	; (8003164 <fonc_pour_synchroniser_capteurs+0x204>)
 80030ee:	edc3 7a00 	vstr	s15, [r3]

				  if (humidity_perc < 0) {
 80030f2:	4b1c      	ldr	r3, [pc, #112]	; (8003164 <fonc_pour_synchroniser_capteurs+0x204>)
 80030f4:	edd3 7a00 	vldr	s15, [r3]
 80030f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003100:	d503      	bpl.n	800310a <fonc_pour_synchroniser_capteurs+0x1aa>
				  humidity_perc = 0;
 8003102:	4b18      	ldr	r3, [pc, #96]	; (8003164 <fonc_pour_synchroniser_capteurs+0x204>)
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	601a      	str	r2, [r3, #0]
				  }
				  if (humidity_perc > 100) {
 800310a:	4b16      	ldr	r3, [pc, #88]	; (8003164 <fonc_pour_synchroniser_capteurs+0x204>)
 800310c:	edd3 7a00 	vldr	s15, [r3]
 8003110:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8003168 <fonc_pour_synchroniser_capteurs+0x208>
 8003114:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800311c:	dc00      	bgt.n	8003120 <fonc_pour_synchroniser_capteurs+0x1c0>
				  humidity_perc = 100;
				  }
			  }
}
 800311e:	e002      	b.n	8003126 <fonc_pour_synchroniser_capteurs+0x1c6>
				  humidity_perc = 100;
 8003120:	4b10      	ldr	r3, [pc, #64]	; (8003164 <fonc_pour_synchroniser_capteurs+0x204>)
 8003122:	4a12      	ldr	r2, [pc, #72]	; (800316c <fonc_pour_synchroniser_capteurs+0x20c>)
 8003124:	601a      	str	r2, [r3, #0]
}
 8003126:	bf00      	nop
 8003128:	3738      	adds	r7, #56	; 0x38
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	080032f9 	.word	0x080032f9
 8003134:	08003333 	.word	0x08003333
 8003138:	20000374 	.word	0x20000374
 800313c:	08003275 	.word	0x08003275
 8003140:	080032b7 	.word	0x080032b7
 8003144:	200040f4 	.word	0x200040f4
 8003148:	200040f5 	.word	0x200040f5
 800314c:	200048d0 	.word	0x200048d0
 8003150:	200040e8 	.word	0x200040e8
 8003154:	200040f0 	.word	0x200040f0
 8003158:	200040e4 	.word	0x200040e4
 800315c:	200040ec 	.word	0x200040ec
 8003160:	200048c8 	.word	0x200048c8
 8003164:	200048cc 	.word	0x200048cc
 8003168:	42c80000 	.word	0x42c80000
 800316c:	42c80000 	.word	0x42c80000

08003170 <interface0>:

/* Switcher entre les interfaces et afficher une image a chaque interface */

void interface0(){
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
	BSP_LCD_DrawBitmap(0, 0, (uint8_t *)file2);
 8003174:	4a04      	ldr	r2, [pc, #16]	; (8003188 <interface0+0x18>)
 8003176:	2100      	movs	r1, #0
 8003178:	2000      	movs	r0, #0
 800317a:	f002 f843 	bl	8005204 <BSP_LCD_DrawBitmap>

	page=1;
 800317e:	4b03      	ldr	r3, [pc, #12]	; (800318c <interface0+0x1c>)
 8003180:	2201      	movs	r2, #1
 8003182:	701a      	strb	r2, [r3, #0]
}
 8003184:	bf00      	nop
 8003186:	bd80      	pop	{r7, pc}
 8003188:	080941b8 	.word	0x080941b8
 800318c:	200040e2 	.word	0x200040e2

08003190 <interface1>:

void interface1(){
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
	BSP_LCD_DrawBitmap(0, 0, (uint8_t *)file1);
 8003194:	4a04      	ldr	r2, [pc, #16]	; (80031a8 <interface1+0x18>)
 8003196:	2100      	movs	r1, #0
 8003198:	2000      	movs	r0, #0
 800319a:	f002 f833 	bl	8005204 <BSP_LCD_DrawBitmap>

	page=2;
 800319e:	4b03      	ldr	r3, [pc, #12]	; (80031ac <interface1+0x1c>)
 80031a0:	2202      	movs	r2, #2
 80031a2:	701a      	strb	r2, [r3, #0]

}
 80031a4:	bf00      	nop
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	08054580 	.word	0x08054580
 80031ac:	200040e2 	.word	0x200040e2

080031b0 <interfaceGRAPH>:

void interfaceGRAPH(){
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0

	page=3;
 80031b4:	4b03      	ldr	r3, [pc, #12]	; (80031c4 <interfaceGRAPH+0x14>)
 80031b6:	2203      	movs	r2, #3
 80031b8:	701a      	strb	r2, [r3, #0]

}
 80031ba:	bf00      	nop
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	200040e2 	.word	0x200040e2

080031c8 <HAL_GPIO_EXTI_Callback>:

/* Fonction d'interruption contients deux interruption soit de la touch screen soit de bouton pour allumer ou eteindre LCD */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4603      	mov	r3, r0
 80031d0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == USER_BTN_Pin) {
 80031d2:	88fb      	ldrh	r3, [r7, #6]
 80031d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031d8:	d125      	bne.n	8003226 <HAL_GPIO_EXTI_Callback+0x5e>
		DisplayState == 0 ? BSP_LCD_DisplayOn() : BSP_LCD_DisplayOff();
 80031da:	4b20      	ldr	r3, [pc, #128]	; (800325c <HAL_GPIO_EXTI_Callback+0x94>)
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d102      	bne.n	80031e8 <HAL_GPIO_EXTI_Callback+0x20>
 80031e2:	f002 f93b 	bl	800545c <BSP_LCD_DisplayOn>
 80031e6:	e001      	b.n	80031ec <HAL_GPIO_EXTI_Callback+0x24>
 80031e8:	f002 f956 	bl	8005498 <BSP_LCD_DisplayOff>
		DisplayState = DisplayState ^ 1;
 80031ec:	4b1b      	ldr	r3, [pc, #108]	; (800325c <HAL_GPIO_EXTI_Callback+0x94>)
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	f083 0301 	eor.w	r3, r3, #1
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	4b19      	ldr	r3, [pc, #100]	; (800325c <HAL_GPIO_EXTI_Callback+0x94>)
 80031f8:	701a      	strb	r2, [r3, #0]
		if(DisplayState==1){
 80031fa:	4b18      	ldr	r3, [pc, #96]	; (800325c <HAL_GPIO_EXTI_Callback+0x94>)
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d111      	bne.n	8003226 <HAL_GPIO_EXTI_Callback+0x5e>
			  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 0);
 8003202:	2200      	movs	r2, #0
 8003204:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003208:	4815      	ldr	r0, [pc, #84]	; (8003260 <HAL_GPIO_EXTI_Callback+0x98>)
 800320a:	f005 fa25 	bl	8008658 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_9, 0);
 800320e:	2200      	movs	r2, #0
 8003210:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003214:	4812      	ldr	r0, [pc, #72]	; (8003260 <HAL_GPIO_EXTI_Callback+0x98>)
 8003216:	f005 fa1f 	bl	8008658 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_11, 0);		}
 800321a:	2200      	movs	r2, #0
 800321c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003220:	480f      	ldr	r0, [pc, #60]	; (8003260 <HAL_GPIO_EXTI_Callback+0x98>)
 8003222:	f005 fa19 	bl	8008658 <HAL_GPIO_WritePin>

	}

	if (GPIO_Pin == TS_INT_Pin ) {
 8003226:	88fb      	ldrh	r3, [r7, #6]
 8003228:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800322c:	d111      	bne.n	8003252 <HAL_GPIO_EXTI_Callback+0x8a>
		BSP_TS_GetState(TS_State);
 800322e:	4b0d      	ldr	r3, [pc, #52]	; (8003264 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4618      	mov	r0, r3
 8003234:	f002 fdb0 	bl	8005d98 <BSP_TS_GetState>
		x = TS_State->touchX[0];
 8003238:	4b0a      	ldr	r3, [pc, #40]	; (8003264 <HAL_GPIO_EXTI_Callback+0x9c>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	885a      	ldrh	r2, [r3, #2]
 800323e:	4b0a      	ldr	r3, [pc, #40]	; (8003268 <HAL_GPIO_EXTI_Callback+0xa0>)
 8003240:	801a      	strh	r2, [r3, #0]
		y = TS_State->touchY[0];
 8003242:	4b08      	ldr	r3, [pc, #32]	; (8003264 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	899a      	ldrh	r2, [r3, #12]
 8003248:	4b08      	ldr	r3, [pc, #32]	; (800326c <HAL_GPIO_EXTI_Callback+0xa4>)
 800324a:	801a      	strh	r2, [r3, #0]

		ts_int = 1;
 800324c:	4b08      	ldr	r3, [pc, #32]	; (8003270 <HAL_GPIO_EXTI_Callback+0xa8>)
 800324e:	2201      	movs	r2, #1
 8003250:	701a      	strb	r2, [r3, #0]
	}
}
 8003252:	bf00      	nop
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	200040e3 	.word	0x200040e3
 8003260:	40021c00 	.word	0x40021c00
 8003264:	200040d8 	.word	0x200040d8
 8003268:	200040de 	.word	0x200040de
 800326c:	200040e0 	.word	0x200040e0
 8003270:	200040dc 	.word	0x200040dc

08003274 <platform_write_hts221>:

/* HTS221 */

static int32_t platform_write_hts221(void *handle, uint8_t reg, const uint8_t *bufp,
                              uint16_t len)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b088      	sub	sp, #32
 8003278:	af04      	add	r7, sp, #16
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	607a      	str	r2, [r7, #4]
 800327e:	461a      	mov	r2, r3
 8003280:	460b      	mov	r3, r1
 8003282:	72fb      	strb	r3, [r7, #11]
 8003284:	4613      	mov	r3, r2
 8003286:	813b      	strh	r3, [r7, #8]
	/* Write multiple command */
	  reg |= 0x80;
 8003288:	7afb      	ldrb	r3, [r7, #11]
 800328a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800328e:	72fb      	strb	r3, [r7, #11]
	  HAL_I2C_Mem_Write(handle, HTS221_I2C_ADDRESS, reg,
 8003290:	7afb      	ldrb	r3, [r7, #11]
 8003292:	b29a      	uxth	r2, r3
 8003294:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003298:	9302      	str	r3, [sp, #8]
 800329a:	893b      	ldrh	r3, [r7, #8]
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	2301      	movs	r3, #1
 80032a4:	21bf      	movs	r1, #191	; 0xbf
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f005 fae2 	bl	8008870 <HAL_I2C_Mem_Write>
	                    I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
  return 0;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <platform_read_hts221>:

static int32_t platform_read_hts221(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b088      	sub	sp, #32
 80032ba:	af04      	add	r7, sp, #16
 80032bc:	60f8      	str	r0, [r7, #12]
 80032be:	607a      	str	r2, [r7, #4]
 80032c0:	461a      	mov	r2, r3
 80032c2:	460b      	mov	r3, r1
 80032c4:	72fb      	strb	r3, [r7, #11]
 80032c6:	4613      	mov	r3, r2
 80032c8:	813b      	strh	r3, [r7, #8]
	 /* Read multiple command */
	  reg |= 0x80;
 80032ca:	7afb      	ldrb	r3, [r7, #11]
 80032cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80032d0:	72fb      	strb	r3, [r7, #11]
	  HAL_I2C_Mem_Read(handle, HTS221_I2C_ADDRESS, reg,
 80032d2:	7afb      	ldrb	r3, [r7, #11]
 80032d4:	b29a      	uxth	r2, r3
 80032d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032da:	9302      	str	r3, [sp, #8]
 80032dc:	893b      	ldrh	r3, [r7, #8]
 80032de:	9301      	str	r3, [sp, #4]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	2301      	movs	r3, #1
 80032e6:	21bf      	movs	r1, #191	; 0xbf
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f005 fbd5 	bl	8008a98 <HAL_I2C_Mem_Read>
	                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3710      	adds	r7, #16
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <platform_write_lps22hh>:


/* LPS22HH */

static int32_t platform_write_lps22hh(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b088      	sub	sp, #32
 80032fc:	af04      	add	r7, sp, #16
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	607a      	str	r2, [r7, #4]
 8003302:	461a      	mov	r2, r3
 8003304:	460b      	mov	r3, r1
 8003306:	72fb      	strb	r3, [r7, #11]
 8003308:	4613      	mov	r3, r2
 800330a:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 800330c:	7afb      	ldrb	r3, [r7, #11]
 800330e:	b29a      	uxth	r2, r3
 8003310:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003314:	9302      	str	r3, [sp, #8]
 8003316:	893b      	ldrh	r3, [r7, #8]
 8003318:	9301      	str	r3, [sp, #4]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	9300      	str	r3, [sp, #0]
 800331e:	2301      	movs	r3, #1
 8003320:	21bb      	movs	r1, #187	; 0xbb
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f005 faa4 	bl	8008870 <HAL_I2C_Mem_Write>
  return 0;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <platform_read_lps22hh>:

static int32_t platform_read_lps22hh(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b088      	sub	sp, #32
 8003336:	af04      	add	r7, sp, #16
 8003338:	60f8      	str	r0, [r7, #12]
 800333a:	607a      	str	r2, [r7, #4]
 800333c:	461a      	mov	r2, r3
 800333e:	460b      	mov	r3, r1
 8003340:	72fb      	strb	r3, [r7, #11]
 8003342:	4613      	mov	r3, r2
 8003344:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8003346:	7afb      	ldrb	r3, [r7, #11]
 8003348:	b29a      	uxth	r2, r3
 800334a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800334e:	9302      	str	r3, [sp, #8]
 8003350:	893b      	ldrh	r3, [r7, #8]
 8003352:	9301      	str	r3, [sp, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	2301      	movs	r3, #1
 800335a:	21bb      	movs	r1, #187	; 0xbb
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f005 fb9b 	bl	8008a98 <HAL_I2C_Mem_Read>

  return 0;
 8003362:	2300      	movs	r3, #0
}
 8003364:	4618      	mov	r0, r3
 8003366:	3710      	adds	r7, #16
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}

0800336c <HAL_TIM_IC_CaptureCallback>:

/* Fonction d'interruption pour le TIMER 1 qui prend en charche le capteur de vitesse (mode capture)  */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	7f1b      	ldrb	r3, [r3, #28]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d102      	bne.n	8003382 <HAL_TIM_IC_CaptureCallback+0x16>

		vitesseDetected = 1;
 800337c:	4b04      	ldr	r3, [pc, #16]	; (8003390 <HAL_TIM_IC_CaptureCallback+0x24>)
 800337e:	2201      	movs	r2, #1
 8003380:	701a      	strb	r2, [r3, #0]
	}
}
 8003382:	bf00      	nop
 8003384:	370c      	adds	r7, #12
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	2000581c 	.word	0x2000581c

08003394 <HAL_TIM_PeriodElapsedCallback>:

/* Fonction d'interruption pour le TIMER 2 qui prend en charge le capteur de pluie  */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM2) {
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033a4:	d102      	bne.n	80033ac <HAL_TIM_PeriodElapsedCallback+0x18>

		pluieDetected=1;
 80033a6:	4b04      	ldr	r3, [pc, #16]	; (80033b8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80033a8:	2201      	movs	r2, #1
 80033aa:	701a      	strb	r2, [r3, #0]
	}
}
 80033ac:	bf00      	nop
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	20005038 	.word	0x20005038
 80033bc:	00000000 	.word	0x00000000

080033c0 <direction_wind>:

/* Fonction pour slctioner la direction du vent  */

char* direction_wind() {
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0


	  HAL_ADC_Start(&hadc3);
 80033c4:	48a4      	ldr	r0, [pc, #656]	; (8003658 <direction_wind+0x298>)
 80033c6:	f003 fb1f 	bl	8006a08 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
 80033ca:	f04f 31ff 	mov.w	r1, #4294967295
 80033ce:	48a2      	ldr	r0, [pc, #648]	; (8003658 <direction_wind+0x298>)
 80033d0:	f003 fbe8 	bl	8006ba4 <HAL_ADC_PollForConversion>
	  val_analog = HAL_ADC_GetValue(&hadc3);
 80033d4:	48a0      	ldr	r0, [pc, #640]	; (8003658 <direction_wind+0x298>)
 80033d6:	f003 fc70 	bl	8006cba <HAL_ADC_GetValue>
 80033da:	4603      	mov	r3, r0
 80033dc:	b29a      	uxth	r2, r3
 80033de:	4b9f      	ldr	r3, [pc, #636]	; (800365c <direction_wind+0x29c>)
 80033e0:	801a      	strh	r2, [r3, #0]
	  val_tension = val_analog * 3.3 / 4095;
 80033e2:	4b9e      	ldr	r3, [pc, #632]	; (800365c <direction_wind+0x29c>)
 80033e4:	881b      	ldrh	r3, [r3, #0]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7fd f8bc 	bl	8000564 <__aeabi_i2d>
 80033ec:	a384      	add	r3, pc, #528	; (adr r3, 8003600 <direction_wind+0x240>)
 80033ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f2:	f7fd f921 	bl	8000638 <__aeabi_dmul>
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4610      	mov	r0, r2
 80033fc:	4619      	mov	r1, r3
 80033fe:	a382      	add	r3, pc, #520	; (adr r3, 8003608 <direction_wind+0x248>)
 8003400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003404:	f7fd fa42 	bl	800088c <__aeabi_ddiv>
 8003408:	4602      	mov	r2, r0
 800340a:	460b      	mov	r3, r1
 800340c:	4610      	mov	r0, r2
 800340e:	4619      	mov	r1, r3
 8003410:	f7fd fbea 	bl	8000be8 <__aeabi_d2f>
 8003414:	4603      	mov	r3, r0
 8003416:	4a92      	ldr	r2, [pc, #584]	; (8003660 <direction_wind+0x2a0>)
 8003418:	6013      	str	r3, [r2, #0]

	  if(val_tension > 3.075 && val_tension < 3.15)
 800341a:	4b91      	ldr	r3, [pc, #580]	; (8003660 <direction_wind+0x2a0>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f7fd f8b2 	bl	8000588 <__aeabi_f2d>
 8003424:	a37a      	add	r3, pc, #488	; (adr r3, 8003610 <direction_wind+0x250>)
 8003426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800342a:	f7fd fb95 	bl	8000b58 <__aeabi_dcmpgt>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d010      	beq.n	8003456 <direction_wind+0x96>
 8003434:	4b8a      	ldr	r3, [pc, #552]	; (8003660 <direction_wind+0x2a0>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4618      	mov	r0, r3
 800343a:	f7fd f8a5 	bl	8000588 <__aeabi_f2d>
 800343e:	a376      	add	r3, pc, #472	; (adr r3, 8003618 <direction_wind+0x258>)
 8003440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003444:	f7fd fb6a 	bl	8000b1c <__aeabi_dcmplt>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <direction_wind+0x96>
		  direction = "west";
 800344e:	4b85      	ldr	r3, [pc, #532]	; (8003664 <direction_wind+0x2a4>)
 8003450:	4a85      	ldr	r2, [pc, #532]	; (8003668 <direction_wind+0x2a8>)
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	e0d0      	b.n	80035f8 <direction_wind+0x238>

	  else if(val_tension > 2.885 && val_tension < 3.075)
 8003456:	4b82      	ldr	r3, [pc, #520]	; (8003660 <direction_wind+0x2a0>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4618      	mov	r0, r3
 800345c:	f7fd f894 	bl	8000588 <__aeabi_f2d>
 8003460:	a36f      	add	r3, pc, #444	; (adr r3, 8003620 <direction_wind+0x260>)
 8003462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003466:	f7fd fb77 	bl	8000b58 <__aeabi_dcmpgt>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d010      	beq.n	8003492 <direction_wind+0xd2>
 8003470:	4b7b      	ldr	r3, [pc, #492]	; (8003660 <direction_wind+0x2a0>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4618      	mov	r0, r3
 8003476:	f7fd f887 	bl	8000588 <__aeabi_f2d>
 800347a:	a365      	add	r3, pc, #404	; (adr r3, 8003610 <direction_wind+0x250>)
 800347c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003480:	f7fd fb4c 	bl	8000b1c <__aeabi_dcmplt>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d003      	beq.n	8003492 <direction_wind+0xd2>
	  		  direction = "North-west";
 800348a:	4b76      	ldr	r3, [pc, #472]	; (8003664 <direction_wind+0x2a4>)
 800348c:	4a77      	ldr	r2, [pc, #476]	; (800366c <direction_wind+0x2ac>)
 800348e:	601a      	str	r2, [r3, #0]
 8003490:	e0b2      	b.n	80035f8 <direction_wind+0x238>

	  else if(val_tension > 2.571 && val_tension < 2.885)
 8003492:	4b73      	ldr	r3, [pc, #460]	; (8003660 <direction_wind+0x2a0>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f7fd f876 	bl	8000588 <__aeabi_f2d>
 800349c:	a362      	add	r3, pc, #392	; (adr r3, 8003628 <direction_wind+0x268>)
 800349e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a2:	f7fd fb59 	bl	8000b58 <__aeabi_dcmpgt>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d010      	beq.n	80034ce <direction_wind+0x10e>
 80034ac:	4b6c      	ldr	r3, [pc, #432]	; (8003660 <direction_wind+0x2a0>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4618      	mov	r0, r3
 80034b2:	f7fd f869 	bl	8000588 <__aeabi_f2d>
 80034b6:	a35a      	add	r3, pc, #360	; (adr r3, 8003620 <direction_wind+0x260>)
 80034b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034bc:	f7fd fb2e 	bl	8000b1c <__aeabi_dcmplt>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d003      	beq.n	80034ce <direction_wind+0x10e>
	  		  direction = "North";
 80034c6:	4b67      	ldr	r3, [pc, #412]	; (8003664 <direction_wind+0x2a4>)
 80034c8:	4a69      	ldr	r2, [pc, #420]	; (8003670 <direction_wind+0x2b0>)
 80034ca:	601a      	str	r2, [r3, #0]
 80034cc:	e094      	b.n	80035f8 <direction_wind+0x238>

	  else if(val_tension > 2.165 && val_tension < 2.571)
 80034ce:	4b64      	ldr	r3, [pc, #400]	; (8003660 <direction_wind+0x2a0>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7fd f858 	bl	8000588 <__aeabi_f2d>
 80034d8:	a355      	add	r3, pc, #340	; (adr r3, 8003630 <direction_wind+0x270>)
 80034da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034de:	f7fd fb3b 	bl	8000b58 <__aeabi_dcmpgt>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d010      	beq.n	800350a <direction_wind+0x14a>
 80034e8:	4b5d      	ldr	r3, [pc, #372]	; (8003660 <direction_wind+0x2a0>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7fd f84b 	bl	8000588 <__aeabi_f2d>
 80034f2:	a34d      	add	r3, pc, #308	; (adr r3, 8003628 <direction_wind+0x268>)
 80034f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f8:	f7fd fb10 	bl	8000b1c <__aeabi_dcmplt>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <direction_wind+0x14a>
	  		  direction = "South West";
 8003502:	4b58      	ldr	r3, [pc, #352]	; (8003664 <direction_wind+0x2a4>)
 8003504:	4a5b      	ldr	r2, [pc, #364]	; (8003674 <direction_wind+0x2b4>)
 8003506:	601a      	str	r2, [r3, #0]
 8003508:	e076      	b.n	80035f8 <direction_wind+0x238>

	  else if(val_tension > 1.7 && val_tension < 2.165)
 800350a:	4b55      	ldr	r3, [pc, #340]	; (8003660 <direction_wind+0x2a0>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4618      	mov	r0, r3
 8003510:	f7fd f83a 	bl	8000588 <__aeabi_f2d>
 8003514:	a348      	add	r3, pc, #288	; (adr r3, 8003638 <direction_wind+0x278>)
 8003516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351a:	f7fd fb1d 	bl	8000b58 <__aeabi_dcmpgt>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d010      	beq.n	8003546 <direction_wind+0x186>
 8003524:	4b4e      	ldr	r3, [pc, #312]	; (8003660 <direction_wind+0x2a0>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4618      	mov	r0, r3
 800352a:	f7fd f82d 	bl	8000588 <__aeabi_f2d>
 800352e:	a340      	add	r3, pc, #256	; (adr r3, 8003630 <direction_wind+0x270>)
 8003530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003534:	f7fd faf2 	bl	8000b1c <__aeabi_dcmplt>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d003      	beq.n	8003546 <direction_wind+0x186>
	  		  direction = "North east";
 800353e:	4b49      	ldr	r3, [pc, #292]	; (8003664 <direction_wind+0x2a4>)
 8003540:	4a4d      	ldr	r2, [pc, #308]	; (8003678 <direction_wind+0x2b8>)
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	e058      	b.n	80035f8 <direction_wind+0x238>

	  else if(val_tension > 1.295 && val_tension < 1.7)
 8003546:	4b46      	ldr	r3, [pc, #280]	; (8003660 <direction_wind+0x2a0>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4618      	mov	r0, r3
 800354c:	f7fd f81c 	bl	8000588 <__aeabi_f2d>
 8003550:	a33b      	add	r3, pc, #236	; (adr r3, 8003640 <direction_wind+0x280>)
 8003552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003556:	f7fd faff 	bl	8000b58 <__aeabi_dcmpgt>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d010      	beq.n	8003582 <direction_wind+0x1c2>
 8003560:	4b3f      	ldr	r3, [pc, #252]	; (8003660 <direction_wind+0x2a0>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4618      	mov	r0, r3
 8003566:	f7fd f80f 	bl	8000588 <__aeabi_f2d>
 800356a:	a333      	add	r3, pc, #204	; (adr r3, 8003638 <direction_wind+0x278>)
 800356c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003570:	f7fd fad4 	bl	8000b1c <__aeabi_dcmplt>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <direction_wind+0x1c2>
	  		  direction = "South";
 800357a:	4b3a      	ldr	r3, [pc, #232]	; (8003664 <direction_wind+0x2a4>)
 800357c:	4a3f      	ldr	r2, [pc, #252]	; (800367c <direction_wind+0x2bc>)
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	e03a      	b.n	80035f8 <direction_wind+0x238>

	  else if(val_tension > 1.01 && val_tension < 1.295)
 8003582:	4b37      	ldr	r3, [pc, #220]	; (8003660 <direction_wind+0x2a0>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f7fc fffe 	bl	8000588 <__aeabi_f2d>
 800358c:	a32e      	add	r3, pc, #184	; (adr r3, 8003648 <direction_wind+0x288>)
 800358e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003592:	f7fd fae1 	bl	8000b58 <__aeabi_dcmpgt>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d010      	beq.n	80035be <direction_wind+0x1fe>
 800359c:	4b30      	ldr	r3, [pc, #192]	; (8003660 <direction_wind+0x2a0>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7fc fff1 	bl	8000588 <__aeabi_f2d>
 80035a6:	a326      	add	r3, pc, #152	; (adr r3, 8003640 <direction_wind+0x280>)
 80035a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ac:	f7fd fab6 	bl	8000b1c <__aeabi_dcmplt>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d003      	beq.n	80035be <direction_wind+0x1fe>
	  		  direction = "South EAst";
 80035b6:	4b2b      	ldr	r3, [pc, #172]	; (8003664 <direction_wind+0x2a4>)
 80035b8:	4a31      	ldr	r2, [pc, #196]	; (8003680 <direction_wind+0x2c0>)
 80035ba:	601a      	str	r2, [r3, #0]
 80035bc:	e01c      	b.n	80035f8 <direction_wind+0x238>

	  else if(val_tension > 0.835 && val_tension < 1.01)
 80035be:	4b28      	ldr	r3, [pc, #160]	; (8003660 <direction_wind+0x2a0>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7fc ffe0 	bl	8000588 <__aeabi_f2d>
 80035c8:	a321      	add	r3, pc, #132	; (adr r3, 8003650 <direction_wind+0x290>)
 80035ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ce:	f7fd fac3 	bl	8000b58 <__aeabi_dcmpgt>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00f      	beq.n	80035f8 <direction_wind+0x238>
 80035d8:	4b21      	ldr	r3, [pc, #132]	; (8003660 <direction_wind+0x2a0>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4618      	mov	r0, r3
 80035de:	f7fc ffd3 	bl	8000588 <__aeabi_f2d>
 80035e2:	a319      	add	r3, pc, #100	; (adr r3, 8003648 <direction_wind+0x288>)
 80035e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e8:	f7fd fa98 	bl	8000b1c <__aeabi_dcmplt>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d002      	beq.n	80035f8 <direction_wind+0x238>
	  		  direction = "East";
 80035f2:	4b1c      	ldr	r3, [pc, #112]	; (8003664 <direction_wind+0x2a4>)
 80035f4:	4a23      	ldr	r2, [pc, #140]	; (8003684 <direction_wind+0x2c4>)
 80035f6:	601a      	str	r2, [r3, #0]

	  return direction;
 80035f8:	4b1a      	ldr	r3, [pc, #104]	; (8003664 <direction_wind+0x2a4>)
 80035fa:	681b      	ldr	r3, [r3, #0]
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	66666666 	.word	0x66666666
 8003604:	400a6666 	.word	0x400a6666
 8003608:	00000000 	.word	0x00000000
 800360c:	40affe00 	.word	0x40affe00
 8003610:	9999999a 	.word	0x9999999a
 8003614:	40089999 	.word	0x40089999
 8003618:	33333333 	.word	0x33333333
 800361c:	40093333 	.word	0x40093333
 8003620:	e147ae14 	.word	0xe147ae14
 8003624:	4007147a 	.word	0x4007147a
 8003628:	72b020c5 	.word	0x72b020c5
 800362c:	40049168 	.word	0x40049168
 8003630:	851eb852 	.word	0x851eb852
 8003634:	400151eb 	.word	0x400151eb
 8003638:	33333333 	.word	0x33333333
 800363c:	3ffb3333 	.word	0x3ffb3333
 8003640:	eb851eb8 	.word	0xeb851eb8
 8003644:	3ff4b851 	.word	0x3ff4b851
 8003648:	c28f5c29 	.word	0xc28f5c29
 800364c:	3ff028f5 	.word	0x3ff028f5
 8003650:	eb851eb8 	.word	0xeb851eb8
 8003654:	3feab851 	.word	0x3feab851
 8003658:	200002b4 	.word	0x200002b4
 800365c:	20005428 	.word	0x20005428
 8003660:	2000542c 	.word	0x2000542c
 8003664:	20005430 	.word	0x20005430
 8003668:	080148b4 	.word	0x080148b4
 800366c:	080148bc 	.word	0x080148bc
 8003670:	080148c8 	.word	0x080148c8
 8003674:	080148d0 	.word	0x080148d0
 8003678:	080148dc 	.word	0x080148dc
 800367c:	080148e8 	.word	0x080148e8
 8003680:	080148f0 	.word	0x080148f0
 8003684:	080148fc 	.word	0x080148fc

08003688 <calcul_vitesse>:

/* Fonction pour calculer la vitesse total du vent en prenons en considration la vitesse du vent dans une seconde */

void calcul_vitesse(){
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0

	/* Si le temps d'acquision est en secondes */

	if(k==0){
 800368c:	4b19      	ldr	r3, [pc, #100]	; (80036f4 <calcul_vitesse+0x6c>)
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d112      	bne.n	80036ba <calcul_vitesse+0x32>
		vitesse_total=vitesse/acquisition;
 8003694:	4b18      	ldr	r3, [pc, #96]	; (80036f8 <calcul_vitesse+0x70>)
 8003696:	edd3 6a00 	vldr	s13, [r3]
 800369a:	4b18      	ldr	r3, [pc, #96]	; (80036fc <calcul_vitesse+0x74>)
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	ee07 3a90 	vmov	s15, r3
 80036a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036aa:	4b15      	ldr	r3, [pc, #84]	; (8003700 <calcul_vitesse+0x78>)
 80036ac:	edc3 7a00 	vstr	s15, [r3]
		vitesse=0;
 80036b0:	4b11      	ldr	r3, [pc, #68]	; (80036f8 <calcul_vitesse+0x70>)
 80036b2:	f04f 0200 	mov.w	r2, #0
 80036b6:	601a      	str	r2, [r3, #0]

	}else{
		vitesse_total=vitesse/(acquisition*60);
		vitesse=0;
	}
}
 80036b8:	e016      	b.n	80036e8 <calcul_vitesse+0x60>
		vitesse_total=vitesse/(acquisition*60);
 80036ba:	4b0f      	ldr	r3, [pc, #60]	; (80036f8 <calcul_vitesse+0x70>)
 80036bc:	edd3 6a00 	vldr	s13, [r3]
 80036c0:	4b0e      	ldr	r3, [pc, #56]	; (80036fc <calcul_vitesse+0x74>)
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	461a      	mov	r2, r3
 80036c6:	4613      	mov	r3, r2
 80036c8:	011b      	lsls	r3, r3, #4
 80036ca:	1a9b      	subs	r3, r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	ee07 3a90 	vmov	s15, r3
 80036d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036da:	4b09      	ldr	r3, [pc, #36]	; (8003700 <calcul_vitesse+0x78>)
 80036dc:	edc3 7a00 	vstr	s15, [r3]
		vitesse=0;
 80036e0:	4b05      	ldr	r3, [pc, #20]	; (80036f8 <calcul_vitesse+0x70>)
 80036e2:	f04f 0200 	mov.w	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]
}
 80036e8:	bf00      	nop
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	20005033 	.word	0x20005033
 80036f8:	20005820 	.word	0x20005820
 80036fc:	20000000 	.word	0x20000000
 8003700:	20005824 	.word	0x20005824

08003704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003708:	b672      	cpsid	i
}
 800370a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800370c:	e7fe      	b.n	800370c <Error_Handler+0x8>
	...

08003710 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003716:	1d3b      	adds	r3, r7, #4
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	605a      	str	r2, [r3, #4]
 800371e:	609a      	str	r2, [r3, #8]
 8003720:	60da      	str	r2, [r3, #12]
 8003722:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003724:	2300      	movs	r3, #0
 8003726:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003728:	4b24      	ldr	r3, [pc, #144]	; (80037bc <MX_RTC_Init+0xac>)
 800372a:	4a25      	ldr	r2, [pc, #148]	; (80037c0 <MX_RTC_Init+0xb0>)
 800372c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800372e:	4b23      	ldr	r3, [pc, #140]	; (80037bc <MX_RTC_Init+0xac>)
 8003730:	2200      	movs	r2, #0
 8003732:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003734:	4b21      	ldr	r3, [pc, #132]	; (80037bc <MX_RTC_Init+0xac>)
 8003736:	227f      	movs	r2, #127	; 0x7f
 8003738:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800373a:	4b20      	ldr	r3, [pc, #128]	; (80037bc <MX_RTC_Init+0xac>)
 800373c:	22ff      	movs	r2, #255	; 0xff
 800373e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003740:	4b1e      	ldr	r3, [pc, #120]	; (80037bc <MX_RTC_Init+0xac>)
 8003742:	2200      	movs	r2, #0
 8003744:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003746:	4b1d      	ldr	r3, [pc, #116]	; (80037bc <MX_RTC_Init+0xac>)
 8003748:	2200      	movs	r2, #0
 800374a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800374c:	4b1b      	ldr	r3, [pc, #108]	; (80037bc <MX_RTC_Init+0xac>)
 800374e:	2200      	movs	r2, #0
 8003750:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003752:	481a      	ldr	r0, [pc, #104]	; (80037bc <MX_RTC_Init+0xac>)
 8003754:	f007 f97a 	bl	800aa4c <HAL_RTC_Init>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800375e:	f7ff ffd1 	bl	8003704 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003762:	2300      	movs	r3, #0
 8003764:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003766:	2300      	movs	r3, #0
 8003768:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800376a:	2300      	movs	r3, #0
 800376c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800376e:	2300      	movs	r3, #0
 8003770:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003772:	2300      	movs	r3, #0
 8003774:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003776:	1d3b      	adds	r3, r7, #4
 8003778:	2201      	movs	r2, #1
 800377a:	4619      	mov	r1, r3
 800377c:	480f      	ldr	r0, [pc, #60]	; (80037bc <MX_RTC_Init+0xac>)
 800377e:	f007 f9e9 	bl	800ab54 <HAL_RTC_SetTime>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8003788:	f7ff ffbc 	bl	8003704 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 800378c:	2305      	movs	r3, #5
 800378e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_NOVEMBER;
 8003790:	2311      	movs	r3, #17
 8003792:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x24;
 8003794:	2324      	movs	r3, #36	; 0x24
 8003796:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8003798:	2323      	movs	r3, #35	; 0x23
 800379a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800379c:	463b      	mov	r3, r7
 800379e:	2201      	movs	r2, #1
 80037a0:	4619      	mov	r1, r3
 80037a2:	4806      	ldr	r0, [pc, #24]	; (80037bc <MX_RTC_Init+0xac>)
 80037a4:	f007 face 	bl	800ad44 <HAL_RTC_SetDate>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80037ae:	f7ff ffa9 	bl	8003704 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80037b2:	bf00      	nop
 80037b4:	3718      	adds	r7, #24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	20037718 	.word	0x20037718
 80037c0:	40002800 	.word	0x40002800

080037c4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b0a4      	sub	sp, #144	; 0x90
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80037cc:	f107 030c 	add.w	r3, r7, #12
 80037d0:	2284      	movs	r2, #132	; 0x84
 80037d2:	2100      	movs	r1, #0
 80037d4:	4618      	mov	r0, r3
 80037d6:	f00e fee4 	bl	80125a2 <memset>
  if(rtcHandle->Instance==RTC)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a0e      	ldr	r2, [pc, #56]	; (8003818 <HAL_RTC_MspInit+0x54>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d114      	bne.n	800380e <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80037e4:	2320      	movs	r3, #32
 80037e6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80037e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80037ee:	f107 030c 	add.w	r3, r7, #12
 80037f2:	4618      	mov	r0, r3
 80037f4:	f006 fd3a 	bl	800a26c <HAL_RCCEx_PeriphCLKConfig>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80037fe:	f7ff ff81 	bl	8003704 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003802:	4b06      	ldr	r3, [pc, #24]	; (800381c <HAL_RTC_MspInit+0x58>)
 8003804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003806:	4a05      	ldr	r2, [pc, #20]	; (800381c <HAL_RTC_MspInit+0x58>)
 8003808:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800380c:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800380e:	bf00      	nop
 8003810:	3790      	adds	r7, #144	; 0x90
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	40002800 	.word	0x40002800
 800381c:	40023800 	.word	0x40023800

08003820 <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1_tx;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8003824:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <MX_SDMMC1_SD_Init+0x38>)
 8003826:	4a0d      	ldr	r2, [pc, #52]	; (800385c <MX_SDMMC1_SD_Init+0x3c>)
 8003828:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800382a:	4b0b      	ldr	r3, [pc, #44]	; (8003858 <MX_SDMMC1_SD_Init+0x38>)
 800382c:	2200      	movs	r2, #0
 800382e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8003830:	4b09      	ldr	r3, [pc, #36]	; (8003858 <MX_SDMMC1_SD_Init+0x38>)
 8003832:	2200      	movs	r2, #0
 8003834:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8003836:	4b08      	ldr	r3, [pc, #32]	; (8003858 <MX_SDMMC1_SD_Init+0x38>)
 8003838:	2200      	movs	r2, #0
 800383a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800383c:	4b06      	ldr	r3, [pc, #24]	; (8003858 <MX_SDMMC1_SD_Init+0x38>)
 800383e:	2200      	movs	r2, #0
 8003840:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003842:	4b05      	ldr	r3, [pc, #20]	; (8003858 <MX_SDMMC1_SD_Init+0x38>)
 8003844:	2200      	movs	r2, #0
 8003846:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8003848:	4b03      	ldr	r3, [pc, #12]	; (8003858 <MX_SDMMC1_SD_Init+0x38>)
 800384a:	2200      	movs	r2, #0
 800384c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800384e:	bf00      	nop
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	20037738 	.word	0x20037738
 800385c:	40012c00 	.word	0x40012c00

08003860 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b0ac      	sub	sp, #176	; 0xb0
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003868:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	605a      	str	r2, [r3, #4]
 8003872:	609a      	str	r2, [r3, #8]
 8003874:	60da      	str	r2, [r3, #12]
 8003876:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003878:	f107 0318 	add.w	r3, r7, #24
 800387c:	2284      	movs	r2, #132	; 0x84
 800387e:	2100      	movs	r1, #0
 8003880:	4618      	mov	r0, r3
 8003882:	f00e fe8e 	bl	80125a2 <memset>
  if(sdHandle->Instance==SDMMC1)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a74      	ldr	r2, [pc, #464]	; (8003a5c <HAL_SD_MspInit+0x1fc>)
 800388c:	4293      	cmp	r3, r2
 800388e:	f040 80e0 	bne.w	8003a52 <HAL_SD_MspInit+0x1f2>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 8003892:	f44f 0320 	mov.w	r3, #10485760	; 0xa00000
 8003896:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8003898:	2300      	movs	r3, #0
 800389a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 800389e:	2300      	movs	r3, #0
 80038a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80038a4:	f107 0318 	add.w	r3, r7, #24
 80038a8:	4618      	mov	r0, r3
 80038aa:	f006 fcdf 	bl	800a26c <HAL_RCCEx_PeriphCLKConfig>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 80038b4:	f7ff ff26 	bl	8003704 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80038b8:	4b69      	ldr	r3, [pc, #420]	; (8003a60 <HAL_SD_MspInit+0x200>)
 80038ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038bc:	4a68      	ldr	r2, [pc, #416]	; (8003a60 <HAL_SD_MspInit+0x200>)
 80038be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80038c2:	6453      	str	r3, [r2, #68]	; 0x44
 80038c4:	4b66      	ldr	r3, [pc, #408]	; (8003a60 <HAL_SD_MspInit+0x200>)
 80038c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038cc:	617b      	str	r3, [r7, #20]
 80038ce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038d0:	4b63      	ldr	r3, [pc, #396]	; (8003a60 <HAL_SD_MspInit+0x200>)
 80038d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d4:	4a62      	ldr	r2, [pc, #392]	; (8003a60 <HAL_SD_MspInit+0x200>)
 80038d6:	f043 0304 	orr.w	r3, r3, #4
 80038da:	6313      	str	r3, [r2, #48]	; 0x30
 80038dc:	4b60      	ldr	r3, [pc, #384]	; (8003a60 <HAL_SD_MspInit+0x200>)
 80038de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e0:	f003 0304 	and.w	r3, r3, #4
 80038e4:	613b      	str	r3, [r7, #16]
 80038e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80038e8:	4b5d      	ldr	r3, [pc, #372]	; (8003a60 <HAL_SD_MspInit+0x200>)
 80038ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ec:	4a5c      	ldr	r2, [pc, #368]	; (8003a60 <HAL_SD_MspInit+0x200>)
 80038ee:	f043 0308 	orr.w	r3, r3, #8
 80038f2:	6313      	str	r3, [r2, #48]	; 0x30
 80038f4:	4b5a      	ldr	r3, [pc, #360]	; (8003a60 <HAL_SD_MspInit+0x200>)
 80038f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f8:	f003 0308 	and.w	r3, r3, #8
 80038fc:	60fb      	str	r3, [r7, #12]
 80038fe:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 8003900:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8003904:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003908:	2302      	movs	r3, #2
 800390a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800390e:	2300      	movs	r3, #0
 8003910:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003914:	2303      	movs	r3, #3
 8003916:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800391a:	230c      	movs	r3, #12
 800391c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003920:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003924:	4619      	mov	r1, r3
 8003926:	484f      	ldr	r0, [pc, #316]	; (8003a64 <HAL_SD_MspInit+0x204>)
 8003928:	f004 fbc6 	bl	80080b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800392c:	2304      	movs	r3, #4
 800392e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003932:	2302      	movs	r3, #2
 8003934:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003938:	2300      	movs	r3, #0
 800393a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800393e:	2303      	movs	r3, #3
 8003940:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003944:	230c      	movs	r3, #12
 8003946:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800394a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800394e:	4619      	mov	r1, r3
 8003950:	4845      	ldr	r0, [pc, #276]	; (8003a68 <HAL_SD_MspInit+0x208>)
 8003952:	f004 fbb1 	bl	80080b8 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 8003956:	4b45      	ldr	r3, [pc, #276]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 8003958:	4a45      	ldr	r2, [pc, #276]	; (8003a70 <HAL_SD_MspInit+0x210>)
 800395a:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 800395c:	4b43      	ldr	r3, [pc, #268]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 800395e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003962:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003964:	4b41      	ldr	r3, [pc, #260]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 8003966:	2200      	movs	r2, #0
 8003968:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800396a:	4b40      	ldr	r3, [pc, #256]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 800396c:	2200      	movs	r2, #0
 800396e:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003970:	4b3e      	ldr	r3, [pc, #248]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 8003972:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003976:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003978:	4b3c      	ldr	r3, [pc, #240]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 800397a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800397e:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003980:	4b3a      	ldr	r3, [pc, #232]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 8003982:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003986:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8003988:	4b38      	ldr	r3, [pc, #224]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 800398a:	2220      	movs	r2, #32
 800398c:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800398e:	4b37      	ldr	r3, [pc, #220]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 8003990:	2200      	movs	r2, #0
 8003992:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003994:	4b35      	ldr	r3, [pc, #212]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 8003996:	2204      	movs	r2, #4
 8003998:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800399a:	4b34      	ldr	r3, [pc, #208]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 800399c:	2203      	movs	r2, #3
 800399e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 80039a0:	4b32      	ldr	r3, [pc, #200]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 80039a2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80039a6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80039a8:	4b30      	ldr	r3, [pc, #192]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 80039aa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80039ae:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 80039b0:	482e      	ldr	r0, [pc, #184]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 80039b2:	f003 fcf1 	bl	8007398 <HAL_DMA_Init>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d001      	beq.n	80039c0 <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 80039bc:	f7ff fea2 	bl	8003704 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1_rx);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a2a      	ldr	r2, [pc, #168]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 80039c4:	641a      	str	r2, [r3, #64]	; 0x40
 80039c6:	4a29      	ldr	r2, [pc, #164]	; (8003a6c <HAL_SD_MspInit+0x20c>)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 80039cc:	4b29      	ldr	r3, [pc, #164]	; (8003a74 <HAL_SD_MspInit+0x214>)
 80039ce:	4a2a      	ldr	r2, [pc, #168]	; (8003a78 <HAL_SD_MspInit+0x218>)
 80039d0:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 80039d2:	4b28      	ldr	r3, [pc, #160]	; (8003a74 <HAL_SD_MspInit+0x214>)
 80039d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039d8:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039da:	4b26      	ldr	r3, [pc, #152]	; (8003a74 <HAL_SD_MspInit+0x214>)
 80039dc:	2240      	movs	r2, #64	; 0x40
 80039de:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039e0:	4b24      	ldr	r3, [pc, #144]	; (8003a74 <HAL_SD_MspInit+0x214>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039e6:	4b23      	ldr	r3, [pc, #140]	; (8003a74 <HAL_SD_MspInit+0x214>)
 80039e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039ec:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80039ee:	4b21      	ldr	r3, [pc, #132]	; (8003a74 <HAL_SD_MspInit+0x214>)
 80039f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80039f4:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80039f6:	4b1f      	ldr	r3, [pc, #124]	; (8003a74 <HAL_SD_MspInit+0x214>)
 80039f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80039fc:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 80039fe:	4b1d      	ldr	r3, [pc, #116]	; (8003a74 <HAL_SD_MspInit+0x214>)
 8003a00:	2220      	movs	r2, #32
 8003a02:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003a04:	4b1b      	ldr	r3, [pc, #108]	; (8003a74 <HAL_SD_MspInit+0x214>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003a0a:	4b1a      	ldr	r3, [pc, #104]	; (8003a74 <HAL_SD_MspInit+0x214>)
 8003a0c:	2204      	movs	r2, #4
 8003a0e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003a10:	4b18      	ldr	r3, [pc, #96]	; (8003a74 <HAL_SD_MspInit+0x214>)
 8003a12:	2203      	movs	r2, #3
 8003a14:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8003a16:	4b17      	ldr	r3, [pc, #92]	; (8003a74 <HAL_SD_MspInit+0x214>)
 8003a18:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003a1c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003a1e:	4b15      	ldr	r3, [pc, #84]	; (8003a74 <HAL_SD_MspInit+0x214>)
 8003a20:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003a24:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 8003a26:	4813      	ldr	r0, [pc, #76]	; (8003a74 <HAL_SD_MspInit+0x214>)
 8003a28:	f003 fcb6 	bl	8007398 <HAL_DMA_Init>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 8003a32:	f7ff fe67 	bl	8003704 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1_tx);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a0e      	ldr	r2, [pc, #56]	; (8003a74 <HAL_SD_MspInit+0x214>)
 8003a3a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a3c:	4a0d      	ldr	r2, [pc, #52]	; (8003a74 <HAL_SD_MspInit+0x214>)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8003a42:	2200      	movs	r2, #0
 8003a44:	2100      	movs	r1, #0
 8003a46:	2031      	movs	r0, #49	; 0x31
 8003a48:	f003 fc6f 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8003a4c:	2031      	movs	r0, #49	; 0x31
 8003a4e:	f003 fc88 	bl	8007362 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8003a52:	bf00      	nop
 8003a54:	37b0      	adds	r7, #176	; 0xb0
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40012c00 	.word	0x40012c00
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40020800 	.word	0x40020800
 8003a68:	40020c00 	.word	0x40020c00
 8003a6c:	200377bc 	.word	0x200377bc
 8003a70:	40026458 	.word	0x40026458
 8003a74:	2003781c 	.word	0x2003781c
 8003a78:	400264a0 	.word	0x400264a0

08003a7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003a82:	4b0f      	ldr	r3, [pc, #60]	; (8003ac0 <HAL_MspInit+0x44>)
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	4a0e      	ldr	r2, [pc, #56]	; (8003ac0 <HAL_MspInit+0x44>)
 8003a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a8e:	4b0c      	ldr	r3, [pc, #48]	; (8003ac0 <HAL_MspInit+0x44>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a96:	607b      	str	r3, [r7, #4]
 8003a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a9a:	4b09      	ldr	r3, [pc, #36]	; (8003ac0 <HAL_MspInit+0x44>)
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9e:	4a08      	ldr	r2, [pc, #32]	; (8003ac0 <HAL_MspInit+0x44>)
 8003aa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8003aa6:	4b06      	ldr	r3, [pc, #24]	; (8003ac0 <HAL_MspInit+0x44>)
 8003aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aae:	603b      	str	r3, [r7, #0]
 8003ab0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ab2:	bf00      	nop
 8003ab4:	370c      	adds	r7, #12
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	40023800 	.word	0x40023800

08003ac4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ac8:	e7fe      	b.n	8003ac8 <NMI_Handler+0x4>

08003aca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003aca:	b480      	push	{r7}
 8003acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ace:	e7fe      	b.n	8003ace <HardFault_Handler+0x4>

08003ad0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ad4:	e7fe      	b.n	8003ad4 <MemManage_Handler+0x4>

08003ad6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ada:	e7fe      	b.n	8003ada <BusFault_Handler+0x4>

08003adc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ae0:	e7fe      	b.n	8003ae0 <UsageFault_Handler+0x4>

08003ae2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ae6:	bf00      	nop
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr

08003af0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003af0:	b480      	push	{r7}
 8003af2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003af4:	bf00      	nop
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003afe:	b480      	push	{r7}
 8003b00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b02:	bf00      	nop
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b10:	f002 fef2 	bl	80068f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b14:	bf00      	nop
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b1c:	4802      	ldr	r0, [pc, #8]	; (8003b28 <TIM1_CC_IRQHandler+0x10>)
 8003b1e:	f008 fed5 	bl	800c8cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003b22:	bf00      	nop
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	20037880 	.word	0x20037880

08003b2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003b30:	4802      	ldr	r0, [pc, #8]	; (8003b3c <TIM2_IRQHandler+0x10>)
 8003b32:	f008 fecb 	bl	800c8cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003b36:	bf00      	nop
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	200378cc 	.word	0x200378cc

08003b40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BTN_Pin);
 8003b44:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003b48:	f004 fdba 	bl	80086c0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TS_INT_Pin);
 8003b4c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003b50:	f004 fdb6 	bl	80086c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003b54:	bf00      	nop
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8003b5c:	4802      	ldr	r0, [pc, #8]	; (8003b68 <SDMMC1_IRQHandler+0x10>)
 8003b5e:	f007 fd05 	bl	800b56c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8003b62:	bf00      	nop
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	20037738 	.word	0x20037738

08003b6c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8003b70:	4802      	ldr	r0, [pc, #8]	; (8003b7c <DMA2_Stream3_IRQHandler+0x10>)
 8003b72:	f003 fd9f 	bl	80076b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003b76:	bf00      	nop
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	200377bc 	.word	0x200377bc

08003b80 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8003b84:	4802      	ldr	r0, [pc, #8]	; (8003b90 <DMA2_Stream6_IRQHandler+0x10>)
 8003b86:	f003 fd95 	bl	80076b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003b8a:	bf00      	nop
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	2003781c 	.word	0x2003781c

08003b94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  return 1;
 8003b98:	2301      	movs	r3, #1
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <_kill>:

int _kill(int pid, int sig)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003bae:	f00e fd4b 	bl	8012648 <__errno>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2216      	movs	r2, #22
 8003bb6:	601a      	str	r2, [r3, #0]
  return -1;
 8003bb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <_exit>:

void _exit (int status)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f7ff ffe7 	bl	8003ba4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003bd6:	e7fe      	b.n	8003bd6 <_exit+0x12>

08003bd8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003be4:	2300      	movs	r3, #0
 8003be6:	617b      	str	r3, [r7, #20]
 8003be8:	e00a      	b.n	8003c00 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003bea:	f3af 8000 	nop.w
 8003bee:	4601      	mov	r1, r0
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	1c5a      	adds	r2, r3, #1
 8003bf4:	60ba      	str	r2, [r7, #8]
 8003bf6:	b2ca      	uxtb	r2, r1
 8003bf8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	617b      	str	r3, [r7, #20]
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	dbf0      	blt.n	8003bea <_read+0x12>
  }

  return len;
 8003c08:	687b      	ldr	r3, [r7, #4]
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3718      	adds	r7, #24
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003c12:	b580      	push	{r7, lr}
 8003c14:	b086      	sub	sp, #24
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	60f8      	str	r0, [r7, #12]
 8003c1a:	60b9      	str	r1, [r7, #8]
 8003c1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c1e:	2300      	movs	r3, #0
 8003c20:	617b      	str	r3, [r7, #20]
 8003c22:	e009      	b.n	8003c38 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	1c5a      	adds	r2, r3, #1
 8003c28:	60ba      	str	r2, [r7, #8]
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f7fd fe59 	bl	80018e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	3301      	adds	r3, #1
 8003c36:	617b      	str	r3, [r7, #20]
 8003c38:	697a      	ldr	r2, [r7, #20]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	dbf1      	blt.n	8003c24 <_write+0x12>
  }
  return len;
 8003c40:	687b      	ldr	r3, [r7, #4]
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3718      	adds	r7, #24
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <_close>:

int _close(int file)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b083      	sub	sp, #12
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003c52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr

08003c62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b083      	sub	sp, #12
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
 8003c6a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c72:	605a      	str	r2, [r3, #4]
  return 0;
 8003c74:	2300      	movs	r3, #0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <_isatty>:

int _isatty(int file)
{
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003c8a:	2301      	movs	r3, #1
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3714      	adds	r7, #20
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
	...

08003cb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003cbc:	4a14      	ldr	r2, [pc, #80]	; (8003d10 <_sbrk+0x5c>)
 8003cbe:	4b15      	ldr	r3, [pc, #84]	; (8003d14 <_sbrk+0x60>)
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003cc8:	4b13      	ldr	r3, [pc, #76]	; (8003d18 <_sbrk+0x64>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d102      	bne.n	8003cd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003cd0:	4b11      	ldr	r3, [pc, #68]	; (8003d18 <_sbrk+0x64>)
 8003cd2:	4a12      	ldr	r2, [pc, #72]	; (8003d1c <_sbrk+0x68>)
 8003cd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003cd6:	4b10      	ldr	r3, [pc, #64]	; (8003d18 <_sbrk+0x64>)
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4413      	add	r3, r2
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d207      	bcs.n	8003cf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ce4:	f00e fcb0 	bl	8012648 <__errno>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	220c      	movs	r2, #12
 8003cec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003cee:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf2:	e009      	b.n	8003d08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003cf4:	4b08      	ldr	r3, [pc, #32]	; (8003d18 <_sbrk+0x64>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003cfa:	4b07      	ldr	r3, [pc, #28]	; (8003d18 <_sbrk+0x64>)
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4413      	add	r3, r2
 8003d02:	4a05      	ldr	r2, [pc, #20]	; (8003d18 <_sbrk+0x64>)
 8003d04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d06:	68fb      	ldr	r3, [r7, #12]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3718      	adds	r7, #24
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	20050000 	.word	0x20050000
 8003d14:	00000400 	.word	0x00000400
 8003d18:	2003787c 	.word	0x2003787c
 8003d1c:	20038270 	.word	0x20038270

08003d20 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d24:	4b06      	ldr	r3, [pc, #24]	; (8003d40 <SystemInit+0x20>)
 8003d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d2a:	4a05      	ldr	r2, [pc, #20]	; (8003d40 <SystemInit+0x20>)
 8003d2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d34:	bf00      	nop
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	e000ed00 	.word	0xe000ed00

08003d44 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b088      	sub	sp, #32
 8003d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d4a:	f107 0314 	add.w	r3, r7, #20
 8003d4e:	2200      	movs	r2, #0
 8003d50:	601a      	str	r2, [r3, #0]
 8003d52:	605a      	str	r2, [r3, #4]
 8003d54:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003d56:	1d3b      	adds	r3, r7, #4
 8003d58:	2200      	movs	r2, #0
 8003d5a:	601a      	str	r2, [r3, #0]
 8003d5c:	605a      	str	r2, [r3, #4]
 8003d5e:	609a      	str	r2, [r3, #8]
 8003d60:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003d62:	4b23      	ldr	r3, [pc, #140]	; (8003df0 <MX_TIM1_Init+0xac>)
 8003d64:	4a23      	ldr	r2, [pc, #140]	; (8003df4 <MX_TIM1_Init+0xb0>)
 8003d66:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003d68:	4b21      	ldr	r3, [pc, #132]	; (8003df0 <MX_TIM1_Init+0xac>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d6e:	4b20      	ldr	r3, [pc, #128]	; (8003df0 <MX_TIM1_Init+0xac>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003d74:	4b1e      	ldr	r3, [pc, #120]	; (8003df0 <MX_TIM1_Init+0xac>)
 8003d76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d7a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d7c:	4b1c      	ldr	r3, [pc, #112]	; (8003df0 <MX_TIM1_Init+0xac>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003d82:	4b1b      	ldr	r3, [pc, #108]	; (8003df0 <MX_TIM1_Init+0xac>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d88:	4b19      	ldr	r3, [pc, #100]	; (8003df0 <MX_TIM1_Init+0xac>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8003d8e:	4818      	ldr	r0, [pc, #96]	; (8003df0 <MX_TIM1_Init+0xac>)
 8003d90:	f008 fbf4 	bl	800c57c <HAL_TIM_IC_Init>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003d9a:	f7ff fcb3 	bl	8003704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003da2:	2300      	movs	r3, #0
 8003da4:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003da6:	2300      	movs	r3, #0
 8003da8:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003daa:	f107 0314 	add.w	r3, r7, #20
 8003dae:	4619      	mov	r1, r3
 8003db0:	480f      	ldr	r0, [pc, #60]	; (8003df0 <MX_TIM1_Init+0xac>)
 8003db2:	f009 fab9 	bl	800d328 <HAL_TIMEx_MasterConfigSynchronization>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003dbc:	f7ff fca2 	bl	8003704 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003dd0:	1d3b      	adds	r3, r7, #4
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	4806      	ldr	r0, [pc, #24]	; (8003df0 <MX_TIM1_Init+0xac>)
 8003dd8:	f008 fe97 	bl	800cb0a <HAL_TIM_IC_ConfigChannel>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8003de2:	f7ff fc8f 	bl	8003704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003de6:	bf00      	nop
 8003de8:	3720      	adds	r7, #32
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	20037880 	.word	0x20037880
 8003df4:	40010000 	.word	0x40010000

08003df8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b088      	sub	sp, #32
 8003dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003dfe:	f107 0310 	add.w	r3, r7, #16
 8003e02:	2200      	movs	r2, #0
 8003e04:	601a      	str	r2, [r3, #0]
 8003e06:	605a      	str	r2, [r3, #4]
 8003e08:	609a      	str	r2, [r3, #8]
 8003e0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e0c:	1d3b      	adds	r3, r7, #4
 8003e0e:	2200      	movs	r2, #0
 8003e10:	601a      	str	r2, [r3, #0]
 8003e12:	605a      	str	r2, [r3, #4]
 8003e14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003e16:	4b20      	ldr	r3, [pc, #128]	; (8003e98 <MX_TIM2_Init+0xa0>)
 8003e18:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003e1c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1-1;
 8003e1e:	4b1e      	ldr	r3, [pc, #120]	; (8003e98 <MX_TIM2_Init+0xa0>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e24:	4b1c      	ldr	r3, [pc, #112]	; (8003e98 <MX_TIM2_Init+0xa0>)
 8003e26:	2200      	movs	r2, #0
 8003e28:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2-1;
 8003e2a:	4b1b      	ldr	r3, [pc, #108]	; (8003e98 <MX_TIM2_Init+0xa0>)
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e30:	4b19      	ldr	r3, [pc, #100]	; (8003e98 <MX_TIM2_Init+0xa0>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e36:	4b18      	ldr	r3, [pc, #96]	; (8003e98 <MX_TIM2_Init+0xa0>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003e3c:	4816      	ldr	r0, [pc, #88]	; (8003e98 <MX_TIM2_Init+0xa0>)
 8003e3e:	f008 face 	bl	800c3de <HAL_TIM_Base_Init>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003e48:	f7ff fc5c 	bl	8003704 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8003e4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e50:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8003e52:	2300      	movs	r3, #0
 8003e54:	617b      	str	r3, [r7, #20]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8003e56:	2300      	movs	r3, #0
 8003e58:	61bb      	str	r3, [r7, #24]
  sClockSourceConfig.ClockFilter = 0;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003e5e:	f107 0310 	add.w	r3, r7, #16
 8003e62:	4619      	mov	r1, r3
 8003e64:	480c      	ldr	r0, [pc, #48]	; (8003e98 <MX_TIM2_Init+0xa0>)
 8003e66:	f008 feed 	bl	800cc44 <HAL_TIM_ConfigClockSource>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d001      	beq.n	8003e74 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8003e70:	f7ff fc48 	bl	8003704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e74:	2300      	movs	r3, #0
 8003e76:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003e7c:	1d3b      	adds	r3, r7, #4
 8003e7e:	4619      	mov	r1, r3
 8003e80:	4805      	ldr	r0, [pc, #20]	; (8003e98 <MX_TIM2_Init+0xa0>)
 8003e82:	f009 fa51 	bl	800d328 <HAL_TIMEx_MasterConfigSynchronization>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8003e8c:	f7ff fc3a 	bl	8003704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003e90:	bf00      	nop
 8003e92:	3720      	adds	r7, #32
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	200378cc 	.word	0x200378cc

08003e9c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b08a      	sub	sp, #40	; 0x28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ea4:	f107 0314 	add.w	r3, r7, #20
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	605a      	str	r2, [r3, #4]
 8003eae:	609a      	str	r2, [r3, #8]
 8003eb0:	60da      	str	r2, [r3, #12]
 8003eb2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a1b      	ldr	r2, [pc, #108]	; (8003f28 <HAL_TIM_IC_MspInit+0x8c>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d130      	bne.n	8003f20 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003ebe:	4b1b      	ldr	r3, [pc, #108]	; (8003f2c <HAL_TIM_IC_MspInit+0x90>)
 8003ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ec2:	4a1a      	ldr	r2, [pc, #104]	; (8003f2c <HAL_TIM_IC_MspInit+0x90>)
 8003ec4:	f043 0301 	orr.w	r3, r3, #1
 8003ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8003eca:	4b18      	ldr	r3, [pc, #96]	; (8003f2c <HAL_TIM_IC_MspInit+0x90>)
 8003ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ece:	f003 0301 	and.w	r3, r3, #1
 8003ed2:	613b      	str	r3, [r7, #16]
 8003ed4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ed6:	4b15      	ldr	r3, [pc, #84]	; (8003f2c <HAL_TIM_IC_MspInit+0x90>)
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eda:	4a14      	ldr	r2, [pc, #80]	; (8003f2c <HAL_TIM_IC_MspInit+0x90>)
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ee2:	4b12      	ldr	r3, [pc, #72]	; (8003f2c <HAL_TIM_IC_MspInit+0x90>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	60fb      	str	r3, [r7, #12]
 8003eec:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003eee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ef4:	2302      	movs	r3, #2
 8003ef6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003efc:	2300      	movs	r3, #0
 8003efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003f00:	2301      	movs	r3, #1
 8003f02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f04:	f107 0314 	add.w	r3, r7, #20
 8003f08:	4619      	mov	r1, r3
 8003f0a:	4809      	ldr	r0, [pc, #36]	; (8003f30 <HAL_TIM_IC_MspInit+0x94>)
 8003f0c:	f004 f8d4 	bl	80080b8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 2, 0);
 8003f10:	2200      	movs	r2, #0
 8003f12:	2102      	movs	r1, #2
 8003f14:	201b      	movs	r0, #27
 8003f16:	f003 fa08 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003f1a:	201b      	movs	r0, #27
 8003f1c:	f003 fa21 	bl	8007362 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003f20:	bf00      	nop
 8003f22:	3728      	adds	r7, #40	; 0x28
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	40010000 	.word	0x40010000
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	40020000 	.word	0x40020000

08003f34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b08a      	sub	sp, #40	; 0x28
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f3c:	f107 0314 	add.w	r3, r7, #20
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]
 8003f44:	605a      	str	r2, [r3, #4]
 8003f46:	609a      	str	r2, [r3, #8]
 8003f48:	60da      	str	r2, [r3, #12]
 8003f4a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f54:	d130      	bne.n	8003fb8 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f56:	4b1a      	ldr	r3, [pc, #104]	; (8003fc0 <HAL_TIM_Base_MspInit+0x8c>)
 8003f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5a:	4a19      	ldr	r2, [pc, #100]	; (8003fc0 <HAL_TIM_Base_MspInit+0x8c>)
 8003f5c:	f043 0301 	orr.w	r3, r3, #1
 8003f60:	6413      	str	r3, [r2, #64]	; 0x40
 8003f62:	4b17      	ldr	r3, [pc, #92]	; (8003fc0 <HAL_TIM_Base_MspInit+0x8c>)
 8003f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	613b      	str	r3, [r7, #16]
 8003f6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f6e:	4b14      	ldr	r3, [pc, #80]	; (8003fc0 <HAL_TIM_Base_MspInit+0x8c>)
 8003f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f72:	4a13      	ldr	r2, [pc, #76]	; (8003fc0 <HAL_TIM_Base_MspInit+0x8c>)
 8003f74:	f043 0301 	orr.w	r3, r3, #1
 8003f78:	6313      	str	r3, [r2, #48]	; 0x30
 8003f7a:	4b11      	ldr	r3, [pc, #68]	; (8003fc0 <HAL_TIM_Base_MspInit+0x8c>)
 8003f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	60fb      	str	r3, [r7, #12]
 8003f84:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003f86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f90:	2301      	movs	r3, #1
 8003f92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f94:	2300      	movs	r3, #0
 8003f96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f9c:	f107 0314 	add.w	r3, r7, #20
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4808      	ldr	r0, [pc, #32]	; (8003fc4 <HAL_TIM_Base_MspInit+0x90>)
 8003fa4:	f004 f888 	bl	80080b8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8003fa8:	2200      	movs	r2, #0
 8003faa:	2103      	movs	r1, #3
 8003fac:	201c      	movs	r0, #28
 8003fae:	f003 f9bc 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003fb2:	201c      	movs	r0, #28
 8003fb4:	f003 f9d5 	bl	8007362 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003fb8:	bf00      	nop
 8003fba:	3728      	adds	r7, #40	; 0x28
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	40023800 	.word	0x40023800
 8003fc4:	40020000 	.word	0x40020000

08003fc8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003fcc:	4b14      	ldr	r3, [pc, #80]	; (8004020 <MX_USART1_UART_Init+0x58>)
 8003fce:	4a15      	ldr	r2, [pc, #84]	; (8004024 <MX_USART1_UART_Init+0x5c>)
 8003fd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003fd2:	4b13      	ldr	r3, [pc, #76]	; (8004020 <MX_USART1_UART_Init+0x58>)
 8003fd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003fd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003fda:	4b11      	ldr	r3, [pc, #68]	; (8004020 <MX_USART1_UART_Init+0x58>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003fe0:	4b0f      	ldr	r3, [pc, #60]	; (8004020 <MX_USART1_UART_Init+0x58>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003fe6:	4b0e      	ldr	r3, [pc, #56]	; (8004020 <MX_USART1_UART_Init+0x58>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003fec:	4b0c      	ldr	r3, [pc, #48]	; (8004020 <MX_USART1_UART_Init+0x58>)
 8003fee:	220c      	movs	r2, #12
 8003ff0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ff2:	4b0b      	ldr	r3, [pc, #44]	; (8004020 <MX_USART1_UART_Init+0x58>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ff8:	4b09      	ldr	r3, [pc, #36]	; (8004020 <MX_USART1_UART_Init+0x58>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ffe:	4b08      	ldr	r3, [pc, #32]	; (8004020 <MX_USART1_UART_Init+0x58>)
 8004000:	2200      	movs	r2, #0
 8004002:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004004:	4b06      	ldr	r3, [pc, #24]	; (8004020 <MX_USART1_UART_Init+0x58>)
 8004006:	2200      	movs	r2, #0
 8004008:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800400a:	4805      	ldr	r0, [pc, #20]	; (8004020 <MX_USART1_UART_Init+0x58>)
 800400c:	f009 fa38 	bl	800d480 <HAL_UART_Init>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004016:	f7ff fb75 	bl	8003704 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800401a:	bf00      	nop
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	20037918 	.word	0x20037918
 8004024:	40011000 	.word	0x40011000

08004028 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b0ac      	sub	sp, #176	; 0xb0
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004030:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004034:	2200      	movs	r2, #0
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	605a      	str	r2, [r3, #4]
 800403a:	609a      	str	r2, [r3, #8]
 800403c:	60da      	str	r2, [r3, #12]
 800403e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004040:	f107 0318 	add.w	r3, r7, #24
 8004044:	2284      	movs	r2, #132	; 0x84
 8004046:	2100      	movs	r1, #0
 8004048:	4618      	mov	r0, r3
 800404a:	f00e faaa 	bl	80125a2 <memset>
  if(uartHandle->Instance==USART1)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a32      	ldr	r2, [pc, #200]	; (800411c <HAL_UART_MspInit+0xf4>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d15c      	bne.n	8004112 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004058:	2340      	movs	r3, #64	; 0x40
 800405a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800405c:	2300      	movs	r3, #0
 800405e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004060:	f107 0318 	add.w	r3, r7, #24
 8004064:	4618      	mov	r0, r3
 8004066:	f006 f901 	bl	800a26c <HAL_RCCEx_PeriphCLKConfig>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004070:	f7ff fb48 	bl	8003704 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004074:	4b2a      	ldr	r3, [pc, #168]	; (8004120 <HAL_UART_MspInit+0xf8>)
 8004076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004078:	4a29      	ldr	r2, [pc, #164]	; (8004120 <HAL_UART_MspInit+0xf8>)
 800407a:	f043 0310 	orr.w	r3, r3, #16
 800407e:	6453      	str	r3, [r2, #68]	; 0x44
 8004080:	4b27      	ldr	r3, [pc, #156]	; (8004120 <HAL_UART_MspInit+0xf8>)
 8004082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004084:	f003 0310 	and.w	r3, r3, #16
 8004088:	617b      	str	r3, [r7, #20]
 800408a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800408c:	4b24      	ldr	r3, [pc, #144]	; (8004120 <HAL_UART_MspInit+0xf8>)
 800408e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004090:	4a23      	ldr	r2, [pc, #140]	; (8004120 <HAL_UART_MspInit+0xf8>)
 8004092:	f043 0302 	orr.w	r3, r3, #2
 8004096:	6313      	str	r3, [r2, #48]	; 0x30
 8004098:	4b21      	ldr	r3, [pc, #132]	; (8004120 <HAL_UART_MspInit+0xf8>)
 800409a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	613b      	str	r3, [r7, #16]
 80040a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040a4:	4b1e      	ldr	r3, [pc, #120]	; (8004120 <HAL_UART_MspInit+0xf8>)
 80040a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a8:	4a1d      	ldr	r2, [pc, #116]	; (8004120 <HAL_UART_MspInit+0xf8>)
 80040aa:	f043 0301 	orr.w	r3, r3, #1
 80040ae:	6313      	str	r3, [r2, #48]	; 0x30
 80040b0:	4b1b      	ldr	r3, [pc, #108]	; (8004120 <HAL_UART_MspInit+0xf8>)
 80040b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b4:	f003 0301 	and.w	r3, r3, #1
 80040b8:	60fb      	str	r3, [r7, #12]
 80040ba:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80040bc:	2380      	movs	r3, #128	; 0x80
 80040be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040c2:	2302      	movs	r3, #2
 80040c4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040c8:	2300      	movs	r3, #0
 80040ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ce:	2303      	movs	r3, #3
 80040d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80040d4:	2307      	movs	r3, #7
 80040d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040da:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80040de:	4619      	mov	r1, r3
 80040e0:	4810      	ldr	r0, [pc, #64]	; (8004124 <HAL_UART_MspInit+0xfc>)
 80040e2:	f003 ffe9 	bl	80080b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80040e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040ee:	2302      	movs	r3, #2
 80040f0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040f4:	2300      	movs	r3, #0
 80040f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040fa:	2303      	movs	r3, #3
 80040fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004100:	2307      	movs	r3, #7
 8004102:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004106:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800410a:	4619      	mov	r1, r3
 800410c:	4806      	ldr	r0, [pc, #24]	; (8004128 <HAL_UART_MspInit+0x100>)
 800410e:	f003 ffd3 	bl	80080b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004112:	bf00      	nop
 8004114:	37b0      	adds	r7, #176	; 0xb0
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	40011000 	.word	0x40011000
 8004120:	40023800 	.word	0x40023800
 8004124:	40020400 	.word	0x40020400
 8004128:	40020000 	.word	0x40020000

0800412c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800412c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004164 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004130:	480d      	ldr	r0, [pc, #52]	; (8004168 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004132:	490e      	ldr	r1, [pc, #56]	; (800416c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004134:	4a0e      	ldr	r2, [pc, #56]	; (8004170 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004136:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004138:	e002      	b.n	8004140 <LoopCopyDataInit>

0800413a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800413a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800413c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800413e:	3304      	adds	r3, #4

08004140 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004140:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004142:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004144:	d3f9      	bcc.n	800413a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004146:	4a0b      	ldr	r2, [pc, #44]	; (8004174 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004148:	4c0b      	ldr	r4, [pc, #44]	; (8004178 <LoopFillZerobss+0x26>)
  movs r3, #0
 800414a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800414c:	e001      	b.n	8004152 <LoopFillZerobss>

0800414e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800414e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004150:	3204      	adds	r2, #4

08004152 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004152:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004154:	d3fb      	bcc.n	800414e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004156:	f7ff fde3 	bl	8003d20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800415a:	f00e fa7b 	bl	8012654 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800415e:	f7fe f847 	bl	80021f0 <main>
  bx  lr    
 8004162:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004164:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004168:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800416c:	20000298 	.word	0x20000298
  ldr r2, =_sidata
 8004170:	080d6d4c 	.word	0x080d6d4c
  ldr r2, =_sbss
 8004174:	20000298 	.word	0x20000298
  ldr r4, =_ebss
 8004178:	2003826c 	.word	0x2003826c

0800417c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800417c:	e7fe      	b.n	800417c <ADC_IRQHandler>

0800417e <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 800417e:	b580      	push	{r7, lr}
 8004180:	b082      	sub	sp, #8
 8004182:	af00      	add	r7, sp, #0
 8004184:	4603      	mov	r3, r0
 8004186:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8004188:	20c8      	movs	r0, #200	; 0xc8
 800418a:	f000 fc33 	bl	80049f4 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 800418e:	f000 fa7b 	bl	8004688 <ft5336_I2C_InitializeIfRequired>
}
 8004192:	bf00      	nop
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 800419a:	b480      	push	{r7}
 800419c:	b083      	sub	sp, #12
 800419e:	af00      	add	r7, sp, #0
 80041a0:	4603      	mov	r3, r0
 80041a2:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	4603      	mov	r3, r0
 80041b8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 80041ba:	2300      	movs	r3, #0
 80041bc:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 80041be:	2300      	movs	r3, #0
 80041c0:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 80041c2:	2300      	movs	r3, #0
 80041c4:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 80041c6:	f000 fa5f 	bl	8004688 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80041ca:	2300      	movs	r3, #0
 80041cc:	73fb      	strb	r3, [r7, #15]
 80041ce:	e010      	b.n	80041f2 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 80041d0:	88fb      	ldrh	r3, [r7, #6]
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	21a8      	movs	r1, #168	; 0xa8
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 fbee 	bl	80049b8 <TS_IO_Read>
 80041dc:	4603      	mov	r3, r0
 80041de:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 80041e0:	7b7b      	ldrb	r3, [r7, #13]
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	2b51      	cmp	r3, #81	; 0x51
 80041e6:	d101      	bne.n	80041ec <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 80041e8:	2301      	movs	r3, #1
 80041ea:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80041ec:	7bfb      	ldrb	r3, [r7, #15]
 80041ee:	3301      	adds	r3, #1
 80041f0:	73fb      	strb	r3, [r7, #15]
 80041f2:	7bfb      	ldrb	r3, [r7, #15]
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d802      	bhi.n	80041fe <ft5336_ReadID+0x4e>
 80041f8:	7bbb      	ldrb	r3, [r7, #14]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d0e8      	beq.n	80041d0 <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80041fe:	7b7b      	ldrb	r3, [r7, #13]
 8004200:	b2db      	uxtb	r3, r3
 8004202:	b29b      	uxth	r3, r3
}
 8004204:	4618      	mov	r0, r3
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8004216:	88fb      	ldrh	r3, [r7, #6]
 8004218:	4618      	mov	r0, r3
 800421a:	f000 fa45 	bl	80046a8 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 800421e:	88fb      	ldrh	r3, [r7, #6]
 8004220:	4618      	mov	r0, r3
 8004222:	f000 f933 	bl	800448c <ft5336_TS_DisableIT>
}
 8004226:	bf00      	nop
 8004228:	3708      	adds	r7, #8
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
	...

08004230 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	4603      	mov	r3, r0
 8004238:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 800423a:	2300      	movs	r3, #0
 800423c:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 800423e:	88fb      	ldrh	r3, [r7, #6]
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2102      	movs	r1, #2
 8004244:	4618      	mov	r0, r3
 8004246:	f000 fbb7 	bl	80049b8 <TS_IO_Read>
 800424a:	4603      	mov	r3, r0
 800424c:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 800424e:	7bfb      	ldrb	r3, [r7, #15]
 8004250:	b2db      	uxtb	r3, r3
 8004252:	f003 030f 	and.w	r3, r3, #15
 8004256:	b2db      	uxtb	r3, r3
 8004258:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 800425a:	7bfb      	ldrb	r3, [r7, #15]
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b05      	cmp	r3, #5
 8004260:	d901      	bls.n	8004266 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8004262:	2300      	movs	r3, #0
 8004264:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8004266:	7bfb      	ldrb	r3, [r7, #15]
 8004268:	b2da      	uxtb	r2, r3
 800426a:	4b05      	ldr	r3, [pc, #20]	; (8004280 <ft5336_TS_DetectTouch+0x50>)
 800426c:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 800426e:	4b04      	ldr	r3, [pc, #16]	; (8004280 <ft5336_TS_DetectTouch+0x50>)
 8004270:	2200      	movs	r2, #0
 8004272:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8004274:	7bfb      	ldrb	r3, [r7, #15]
 8004276:	b2db      	uxtb	r3, r3
}
 8004278:	4618      	mov	r0, r3
 800427a:	3710      	adds	r7, #16
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	200379a0 	.word	0x200379a0

08004284 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b086      	sub	sp, #24
 8004288:	af00      	add	r7, sp, #0
 800428a:	4603      	mov	r3, r0
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
 8004290:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8004292:	2300      	movs	r3, #0
 8004294:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8004296:	2300      	movs	r3, #0
 8004298:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 800429a:	2300      	movs	r3, #0
 800429c:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800429e:	2300      	movs	r3, #0
 80042a0:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 80042a6:	4b6d      	ldr	r3, [pc, #436]	; (800445c <ft5336_TS_GetXY+0x1d8>)
 80042a8:	789a      	ldrb	r2, [r3, #2]
 80042aa:	4b6c      	ldr	r3, [pc, #432]	; (800445c <ft5336_TS_GetXY+0x1d8>)
 80042ac:	785b      	ldrb	r3, [r3, #1]
 80042ae:	429a      	cmp	r2, r3
 80042b0:	f080 80cf 	bcs.w	8004452 <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 80042b4:	4b69      	ldr	r3, [pc, #420]	; (800445c <ft5336_TS_GetXY+0x1d8>)
 80042b6:	789b      	ldrb	r3, [r3, #2]
 80042b8:	2b09      	cmp	r3, #9
 80042ba:	d871      	bhi.n	80043a0 <ft5336_TS_GetXY+0x11c>
 80042bc:	a201      	add	r2, pc, #4	; (adr r2, 80042c4 <ft5336_TS_GetXY+0x40>)
 80042be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c2:	bf00      	nop
 80042c4:	080042ed 	.word	0x080042ed
 80042c8:	080042ff 	.word	0x080042ff
 80042cc:	08004311 	.word	0x08004311
 80042d0:	08004323 	.word	0x08004323
 80042d4:	08004335 	.word	0x08004335
 80042d8:	08004347 	.word	0x08004347
 80042dc:	08004359 	.word	0x08004359
 80042e0:	0800436b 	.word	0x0800436b
 80042e4:	0800437d 	.word	0x0800437d
 80042e8:	0800438f 	.word	0x0800438f
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 80042ec:	2304      	movs	r3, #4
 80042ee:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 80042f0:	2303      	movs	r3, #3
 80042f2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 80042f4:	2306      	movs	r3, #6
 80042f6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 80042f8:	2305      	movs	r3, #5
 80042fa:	753b      	strb	r3, [r7, #20]
      break;
 80042fc:	e051      	b.n	80043a2 <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80042fe:	230a      	movs	r3, #10
 8004300:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 8004302:	2309      	movs	r3, #9
 8004304:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 8004306:	230c      	movs	r3, #12
 8004308:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 800430a:	230b      	movs	r3, #11
 800430c:	753b      	strb	r3, [r7, #20]
      break;
 800430e:	e048      	b.n	80043a2 <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 8004310:	2310      	movs	r3, #16
 8004312:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 8004314:	230f      	movs	r3, #15
 8004316:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8004318:	2312      	movs	r3, #18
 800431a:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 800431c:	2311      	movs	r3, #17
 800431e:	753b      	strb	r3, [r7, #20]
      break;
 8004320:	e03f      	b.n	80043a2 <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 8004322:	2316      	movs	r3, #22
 8004324:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 8004326:	2315      	movs	r3, #21
 8004328:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 800432a:	2318      	movs	r3, #24
 800432c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 800432e:	2317      	movs	r3, #23
 8004330:	753b      	strb	r3, [r7, #20]
      break;
 8004332:	e036      	b.n	80043a2 <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 8004334:	231c      	movs	r3, #28
 8004336:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8004338:	231b      	movs	r3, #27
 800433a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 800433c:	231e      	movs	r3, #30
 800433e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 8004340:	231d      	movs	r3, #29
 8004342:	753b      	strb	r3, [r7, #20]
      break;
 8004344:	e02d      	b.n	80043a2 <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8004346:	2322      	movs	r3, #34	; 0x22
 8004348:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 800434a:	2321      	movs	r3, #33	; 0x21
 800434c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 800434e:	2324      	movs	r3, #36	; 0x24
 8004350:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 8004352:	2323      	movs	r3, #35	; 0x23
 8004354:	753b      	strb	r3, [r7, #20]
      break;
 8004356:	e024      	b.n	80043a2 <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8004358:	2328      	movs	r3, #40	; 0x28
 800435a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 800435c:	2327      	movs	r3, #39	; 0x27
 800435e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8004360:	232a      	movs	r3, #42	; 0x2a
 8004362:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8004364:	2329      	movs	r3, #41	; 0x29
 8004366:	753b      	strb	r3, [r7, #20]
      break;
 8004368:	e01b      	b.n	80043a2 <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 800436a:	232e      	movs	r3, #46	; 0x2e
 800436c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 800436e:	232d      	movs	r3, #45	; 0x2d
 8004370:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 8004372:	2330      	movs	r3, #48	; 0x30
 8004374:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8004376:	232f      	movs	r3, #47	; 0x2f
 8004378:	753b      	strb	r3, [r7, #20]
      break;
 800437a:	e012      	b.n	80043a2 <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 800437c:	2334      	movs	r3, #52	; 0x34
 800437e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8004380:	2333      	movs	r3, #51	; 0x33
 8004382:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8004384:	2336      	movs	r3, #54	; 0x36
 8004386:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8004388:	2335      	movs	r3, #53	; 0x35
 800438a:	753b      	strb	r3, [r7, #20]
      break;
 800438c:	e009      	b.n	80043a2 <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800438e:	233a      	movs	r3, #58	; 0x3a
 8004390:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 8004392:	2339      	movs	r3, #57	; 0x39
 8004394:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8004396:	233c      	movs	r3, #60	; 0x3c
 8004398:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 800439a:	233b      	movs	r3, #59	; 0x3b
 800439c:	753b      	strb	r3, [r7, #20]
      break;
 800439e:	e000      	b.n	80043a2 <ft5336_TS_GetXY+0x11e>

    default :
      break;
 80043a0:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 80043a2:	89fb      	ldrh	r3, [r7, #14]
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	7dfa      	ldrb	r2, [r7, #23]
 80043a8:	4611      	mov	r1, r2
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 fb04 	bl	80049b8 <TS_IO_Read>
 80043b0:	4603      	mov	r3, r0
 80043b2:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80043b4:	7cfb      	ldrb	r3, [r7, #19]
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	4b29      	ldr	r3, [pc, #164]	; (8004460 <ft5336_TS_GetXY+0x1dc>)
 80043bc:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80043be:	89fb      	ldrh	r3, [r7, #14]
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	7dba      	ldrb	r2, [r7, #22]
 80043c4:	4611      	mov	r1, r2
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 faf6 	bl	80049b8 <TS_IO_Read>
 80043cc:	4603      	mov	r3, r0
 80043ce:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80043d0:	7cfb      	ldrb	r3, [r7, #19]
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	021b      	lsls	r3, r3, #8
 80043d6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80043da:	b21a      	sxth	r2, r3
 80043dc:	4b20      	ldr	r3, [pc, #128]	; (8004460 <ft5336_TS_GetXY+0x1dc>)
 80043de:	881b      	ldrh	r3, [r3, #0]
 80043e0:	b21b      	sxth	r3, r3
 80043e2:	4313      	orrs	r3, r2
 80043e4:	b21b      	sxth	r3, r3
 80043e6:	b29a      	uxth	r2, r3
 80043e8:	4b1d      	ldr	r3, [pc, #116]	; (8004460 <ft5336_TS_GetXY+0x1dc>)
 80043ea:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 80043ec:	4b1c      	ldr	r3, [pc, #112]	; (8004460 <ft5336_TS_GetXY+0x1dc>)
 80043ee:	881a      	ldrh	r2, [r3, #0]
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 80043f4:	89fb      	ldrh	r3, [r7, #14]
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	7d7a      	ldrb	r2, [r7, #21]
 80043fa:	4611      	mov	r1, r2
 80043fc:	4618      	mov	r0, r3
 80043fe:	f000 fadb 	bl	80049b8 <TS_IO_Read>
 8004402:	4603      	mov	r3, r0
 8004404:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8004406:	7cfb      	ldrb	r3, [r7, #19]
 8004408:	b2db      	uxtb	r3, r3
 800440a:	b29a      	uxth	r2, r3
 800440c:	4b14      	ldr	r3, [pc, #80]	; (8004460 <ft5336_TS_GetXY+0x1dc>)
 800440e:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 8004410:	89fb      	ldrh	r3, [r7, #14]
 8004412:	b2db      	uxtb	r3, r3
 8004414:	7d3a      	ldrb	r2, [r7, #20]
 8004416:	4611      	mov	r1, r2
 8004418:	4618      	mov	r0, r3
 800441a:	f000 facd 	bl	80049b8 <TS_IO_Read>
 800441e:	4603      	mov	r3, r0
 8004420:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8004422:	7cfb      	ldrb	r3, [r7, #19]
 8004424:	b2db      	uxtb	r3, r3
 8004426:	021b      	lsls	r3, r3, #8
 8004428:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800442c:	b21a      	sxth	r2, r3
 800442e:	4b0c      	ldr	r3, [pc, #48]	; (8004460 <ft5336_TS_GetXY+0x1dc>)
 8004430:	881b      	ldrh	r3, [r3, #0]
 8004432:	b21b      	sxth	r3, r3
 8004434:	4313      	orrs	r3, r2
 8004436:	b21b      	sxth	r3, r3
 8004438:	b29a      	uxth	r2, r3
 800443a:	4b09      	ldr	r3, [pc, #36]	; (8004460 <ft5336_TS_GetXY+0x1dc>)
 800443c:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 800443e:	4b08      	ldr	r3, [pc, #32]	; (8004460 <ft5336_TS_GetXY+0x1dc>)
 8004440:	881a      	ldrh	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8004446:	4b05      	ldr	r3, [pc, #20]	; (800445c <ft5336_TS_GetXY+0x1d8>)
 8004448:	789b      	ldrb	r3, [r3, #2]
 800444a:	3301      	adds	r3, #1
 800444c:	b2da      	uxtb	r2, r3
 800444e:	4b03      	ldr	r3, [pc, #12]	; (800445c <ft5336_TS_GetXY+0x1d8>)
 8004450:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 8004452:	bf00      	nop
 8004454:	3718      	adds	r7, #24
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	200379a0 	.word	0x200379a0
 8004460:	200379a4 	.word	0x200379a4

08004464 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	4603      	mov	r3, r0
 800446c:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800446e:	2300      	movs	r3, #0
 8004470:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8004472:	2301      	movs	r3, #1
 8004474:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8004476:	88fb      	ldrh	r3, [r7, #6]
 8004478:	b2db      	uxtb	r3, r3
 800447a:	7bfa      	ldrb	r2, [r7, #15]
 800447c:	21a4      	movs	r1, #164	; 0xa4
 800447e:	4618      	mov	r0, r3
 8004480:	f000 fa80 	bl	8004984 <TS_IO_Write>
}
 8004484:	bf00      	nop
 8004486:	3710      	adds	r7, #16
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	4603      	mov	r3, r0
 8004494:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8004496:	2300      	movs	r3, #0
 8004498:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800449a:	2300      	movs	r3, #0
 800449c:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800449e:	88fb      	ldrh	r3, [r7, #6]
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	7bfa      	ldrb	r2, [r7, #15]
 80044a4:	21a4      	movs	r1, #164	; 0xa4
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 fa6c 	bl	8004984 <TS_IO_Write>
}
 80044ac:	bf00      	nop
 80044ae:	3710      	adds	r7, #16
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	4603      	mov	r3, r0
 80044bc:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	4603      	mov	r3, r0
 80044d4:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 80044d6:	bf00      	nop
 80044d8:	370c      	adds	r7, #12
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr

080044e2 <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b084      	sub	sp, #16
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	4603      	mov	r3, r0
 80044ea:	6039      	str	r1, [r7, #0]
 80044ec:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 80044ee:	2300      	movs	r3, #0
 80044f0:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 80044f2:	88fb      	ldrh	r3, [r7, #6]
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2101      	movs	r1, #1
 80044f8:	4618      	mov	r0, r3
 80044fa:	f000 fa5d 	bl	80049b8 <TS_IO_Read>
 80044fe:	4603      	mov	r3, r0
 8004500:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 8004502:	7bfb      	ldrb	r3, [r7, #15]
 8004504:	b2db      	uxtb	r3, r3
 8004506:	461a      	mov	r2, r3
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	601a      	str	r2, [r3, #0]
}
 800450c:	bf00      	nop
 800450e:	3710      	adds	r7, #16
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b086      	sub	sp, #24
 8004518:	af00      	add	r7, sp, #0
 800451a:	60b9      	str	r1, [r7, #8]
 800451c:	607a      	str	r2, [r7, #4]
 800451e:	603b      	str	r3, [r7, #0]
 8004520:	4603      	mov	r3, r0
 8004522:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8004524:	2300      	movs	r3, #0
 8004526:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 8004528:	2300      	movs	r3, #0
 800452a:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 800452c:	2300      	movs	r3, #0
 800452e:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 8004530:	2300      	movs	r3, #0
 8004532:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 8004534:	4b4d      	ldr	r3, [pc, #308]	; (800466c <ft5336_TS_GetTouchInfo+0x158>)
 8004536:	785b      	ldrb	r3, [r3, #1]
 8004538:	461a      	mov	r2, r3
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	4293      	cmp	r3, r2
 800453e:	f080 8090 	bcs.w	8004662 <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	2b09      	cmp	r3, #9
 8004546:	d85d      	bhi.n	8004604 <ft5336_TS_GetTouchInfo+0xf0>
 8004548:	a201      	add	r2, pc, #4	; (adr r2, 8004550 <ft5336_TS_GetTouchInfo+0x3c>)
 800454a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454e:	bf00      	nop
 8004550:	08004579 	.word	0x08004579
 8004554:	08004587 	.word	0x08004587
 8004558:	08004595 	.word	0x08004595
 800455c:	080045a3 	.word	0x080045a3
 8004560:	080045b1 	.word	0x080045b1
 8004564:	080045bf 	.word	0x080045bf
 8004568:	080045cd 	.word	0x080045cd
 800456c:	080045db 	.word	0x080045db
 8004570:	080045e9 	.word	0x080045e9
 8004574:	080045f7 	.word	0x080045f7
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8004578:	2303      	movs	r3, #3
 800457a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 800457c:	2307      	movs	r3, #7
 800457e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 8004580:	2308      	movs	r3, #8
 8004582:	757b      	strb	r3, [r7, #21]
      break;
 8004584:	e03f      	b.n	8004606 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8004586:	2309      	movs	r3, #9
 8004588:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 800458a:	230d      	movs	r3, #13
 800458c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 800458e:	230e      	movs	r3, #14
 8004590:	757b      	strb	r3, [r7, #21]
      break;
 8004592:	e038      	b.n	8004606 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8004594:	230f      	movs	r3, #15
 8004596:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8004598:	2313      	movs	r3, #19
 800459a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 800459c:	2314      	movs	r3, #20
 800459e:	757b      	strb	r3, [r7, #21]
      break;
 80045a0:	e031      	b.n	8004606 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 80045a2:	2315      	movs	r3, #21
 80045a4:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 80045a6:	2319      	movs	r3, #25
 80045a8:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 80045aa:	231a      	movs	r3, #26
 80045ac:	757b      	strb	r3, [r7, #21]
      break;
 80045ae:	e02a      	b.n	8004606 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 80045b0:	231b      	movs	r3, #27
 80045b2:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 80045b4:	231f      	movs	r3, #31
 80045b6:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 80045b8:	2320      	movs	r3, #32
 80045ba:	757b      	strb	r3, [r7, #21]
      break;
 80045bc:	e023      	b.n	8004606 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 80045be:	2321      	movs	r3, #33	; 0x21
 80045c0:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 80045c2:	2325      	movs	r3, #37	; 0x25
 80045c4:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 80045c6:	2326      	movs	r3, #38	; 0x26
 80045c8:	757b      	strb	r3, [r7, #21]
      break;
 80045ca:	e01c      	b.n	8004606 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 80045cc:	2327      	movs	r3, #39	; 0x27
 80045ce:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 80045d0:	232b      	movs	r3, #43	; 0x2b
 80045d2:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 80045d4:	232c      	movs	r3, #44	; 0x2c
 80045d6:	757b      	strb	r3, [r7, #21]
      break;
 80045d8:	e015      	b.n	8004606 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 80045da:	232d      	movs	r3, #45	; 0x2d
 80045dc:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 80045de:	2331      	movs	r3, #49	; 0x31
 80045e0:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 80045e2:	2332      	movs	r3, #50	; 0x32
 80045e4:	757b      	strb	r3, [r7, #21]
      break;
 80045e6:	e00e      	b.n	8004606 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 80045e8:	2333      	movs	r3, #51	; 0x33
 80045ea:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 80045ec:	2337      	movs	r3, #55	; 0x37
 80045ee:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 80045f0:	2338      	movs	r3, #56	; 0x38
 80045f2:	757b      	strb	r3, [r7, #21]
      break;
 80045f4:	e007      	b.n	8004606 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 80045f6:	2339      	movs	r3, #57	; 0x39
 80045f8:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 80045fa:	233d      	movs	r3, #61	; 0x3d
 80045fc:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 80045fe:	233e      	movs	r3, #62	; 0x3e
 8004600:	757b      	strb	r3, [r7, #21]
      break;
 8004602:	e000      	b.n	8004606 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 8004604:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8004606:	89fb      	ldrh	r3, [r7, #14]
 8004608:	b2db      	uxtb	r3, r3
 800460a:	7dfa      	ldrb	r2, [r7, #23]
 800460c:	4611      	mov	r1, r2
 800460e:	4618      	mov	r0, r3
 8004610:	f000 f9d2 	bl	80049b8 <TS_IO_Read>
 8004614:	4603      	mov	r3, r0
 8004616:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8004618:	7d3b      	ldrb	r3, [r7, #20]
 800461a:	b2db      	uxtb	r3, r3
 800461c:	119b      	asrs	r3, r3, #6
 800461e:	f003 0203 	and.w	r2, r3, #3
 8004622:	6a3b      	ldr	r3, [r7, #32]
 8004624:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 8004626:	89fb      	ldrh	r3, [r7, #14]
 8004628:	b2db      	uxtb	r3, r3
 800462a:	7dba      	ldrb	r2, [r7, #22]
 800462c:	4611      	mov	r1, r2
 800462e:	4618      	mov	r0, r3
 8004630:	f000 f9c2 	bl	80049b8 <TS_IO_Read>
 8004634:	4603      	mov	r3, r0
 8004636:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8004638:	7d3b      	ldrb	r3, [r7, #20]
 800463a:	b2db      	uxtb	r3, r3
 800463c:	461a      	mov	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 8004642:	89fb      	ldrh	r3, [r7, #14]
 8004644:	b2db      	uxtb	r3, r3
 8004646:	7d7a      	ldrb	r2, [r7, #21]
 8004648:	4611      	mov	r1, r2
 800464a:	4618      	mov	r0, r3
 800464c:	f000 f9b4 	bl	80049b8 <TS_IO_Read>
 8004650:	4603      	mov	r3, r0
 8004652:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8004654:	7d3b      	ldrb	r3, [r7, #20]
 8004656:	b2db      	uxtb	r3, r3
 8004658:	111b      	asrs	r3, r3, #4
 800465a:	f003 0204 	and.w	r2, r3, #4
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8004662:	bf00      	nop
 8004664:	3718      	adds	r7, #24
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	200379a0 	.word	0x200379a0

08004670 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8004674:	4b03      	ldr	r3, [pc, #12]	; (8004684 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8004676:	781b      	ldrb	r3, [r3, #0]
}
 8004678:	4618      	mov	r0, r3
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	200379a0 	.word	0x200379a0

08004688 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 800468c:	f7ff fff0 	bl	8004670 <ft5336_Get_I2C_InitializedStatus>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d104      	bne.n	80046a0 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8004696:	f000 f96b 	bl	8004970 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 800469a:	4b02      	ldr	r3, [pc, #8]	; (80046a4 <ft5336_I2C_InitializeIfRequired+0x1c>)
 800469c:	2201      	movs	r2, #1
 800469e:	701a      	strb	r2, [r3, #0]
  }
}
 80046a0:	bf00      	nop
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	200379a0 	.word	0x200379a0

080046a8 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 80046b2:	2300      	movs	r3, #0
 80046b4:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 80046b6:	68fb      	ldr	r3, [r7, #12]
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3714      	adds	r7, #20
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b08c      	sub	sp, #48	; 0x30
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a51      	ldr	r2, [pc, #324]	; (8004814 <I2Cx_MspInit+0x150>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d14d      	bne.n	8004770 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80046d4:	4b50      	ldr	r3, [pc, #320]	; (8004818 <I2Cx_MspInit+0x154>)
 80046d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d8:	4a4f      	ldr	r2, [pc, #316]	; (8004818 <I2Cx_MspInit+0x154>)
 80046da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046de:	6313      	str	r3, [r2, #48]	; 0x30
 80046e0:	4b4d      	ldr	r3, [pc, #308]	; (8004818 <I2Cx_MspInit+0x154>)
 80046e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046e8:	61bb      	str	r3, [r7, #24]
 80046ea:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80046ec:	2380      	movs	r3, #128	; 0x80
 80046ee:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80046f0:	2312      	movs	r3, #18
 80046f2:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80046f4:	2300      	movs	r3, #0
 80046f6:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80046f8:	2302      	movs	r3, #2
 80046fa:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80046fc:	2304      	movs	r3, #4
 80046fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004700:	f107 031c 	add.w	r3, r7, #28
 8004704:	4619      	mov	r1, r3
 8004706:	4845      	ldr	r0, [pc, #276]	; (800481c <I2Cx_MspInit+0x158>)
 8004708:	f003 fcd6 	bl	80080b8 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 800470c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004710:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004712:	f107 031c 	add.w	r3, r7, #28
 8004716:	4619      	mov	r1, r3
 8004718:	4840      	ldr	r0, [pc, #256]	; (800481c <I2Cx_MspInit+0x158>)
 800471a:	f003 fccd 	bl	80080b8 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800471e:	4b3e      	ldr	r3, [pc, #248]	; (8004818 <I2Cx_MspInit+0x154>)
 8004720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004722:	4a3d      	ldr	r2, [pc, #244]	; (8004818 <I2Cx_MspInit+0x154>)
 8004724:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004728:	6413      	str	r3, [r2, #64]	; 0x40
 800472a:	4b3b      	ldr	r3, [pc, #236]	; (8004818 <I2Cx_MspInit+0x154>)
 800472c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004732:	617b      	str	r3, [r7, #20]
 8004734:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8004736:	4b38      	ldr	r3, [pc, #224]	; (8004818 <I2Cx_MspInit+0x154>)
 8004738:	6a1b      	ldr	r3, [r3, #32]
 800473a:	4a37      	ldr	r2, [pc, #220]	; (8004818 <I2Cx_MspInit+0x154>)
 800473c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004740:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8004742:	4b35      	ldr	r3, [pc, #212]	; (8004818 <I2Cx_MspInit+0x154>)
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	4a34      	ldr	r2, [pc, #208]	; (8004818 <I2Cx_MspInit+0x154>)
 8004748:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800474c:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 800474e:	2200      	movs	r2, #0
 8004750:	210f      	movs	r1, #15
 8004752:	2048      	movs	r0, #72	; 0x48
 8004754:	f002 fde9 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8004758:	2048      	movs	r0, #72	; 0x48
 800475a:	f002 fe02 	bl	8007362 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800475e:	2200      	movs	r2, #0
 8004760:	210f      	movs	r1, #15
 8004762:	2049      	movs	r0, #73	; 0x49
 8004764:	f002 fde1 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8004768:	2049      	movs	r0, #73	; 0x49
 800476a:	f002 fdfa 	bl	8007362 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 800476e:	e04d      	b.n	800480c <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004770:	4b29      	ldr	r3, [pc, #164]	; (8004818 <I2Cx_MspInit+0x154>)
 8004772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004774:	4a28      	ldr	r2, [pc, #160]	; (8004818 <I2Cx_MspInit+0x154>)
 8004776:	f043 0302 	orr.w	r3, r3, #2
 800477a:	6313      	str	r3, [r2, #48]	; 0x30
 800477c:	4b26      	ldr	r3, [pc, #152]	; (8004818 <I2Cx_MspInit+0x154>)
 800477e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004780:	f003 0302 	and.w	r3, r3, #2
 8004784:	613b      	str	r3, [r7, #16]
 8004786:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8004788:	f44f 7380 	mov.w	r3, #256	; 0x100
 800478c:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800478e:	2312      	movs	r3, #18
 8004790:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8004792:	2300      	movs	r3, #0
 8004794:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004796:	2302      	movs	r3, #2
 8004798:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800479a:	2304      	movs	r3, #4
 800479c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800479e:	f107 031c 	add.w	r3, r7, #28
 80047a2:	4619      	mov	r1, r3
 80047a4:	481e      	ldr	r0, [pc, #120]	; (8004820 <I2Cx_MspInit+0x15c>)
 80047a6:	f003 fc87 	bl	80080b8 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80047aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80047ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80047b0:	f107 031c 	add.w	r3, r7, #28
 80047b4:	4619      	mov	r1, r3
 80047b6:	481a      	ldr	r0, [pc, #104]	; (8004820 <I2Cx_MspInit+0x15c>)
 80047b8:	f003 fc7e 	bl	80080b8 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80047bc:	4b16      	ldr	r3, [pc, #88]	; (8004818 <I2Cx_MspInit+0x154>)
 80047be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c0:	4a15      	ldr	r2, [pc, #84]	; (8004818 <I2Cx_MspInit+0x154>)
 80047c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80047c6:	6413      	str	r3, [r2, #64]	; 0x40
 80047c8:	4b13      	ldr	r3, [pc, #76]	; (8004818 <I2Cx_MspInit+0x154>)
 80047ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047d0:	60fb      	str	r3, [r7, #12]
 80047d2:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80047d4:	4b10      	ldr	r3, [pc, #64]	; (8004818 <I2Cx_MspInit+0x154>)
 80047d6:	6a1b      	ldr	r3, [r3, #32]
 80047d8:	4a0f      	ldr	r2, [pc, #60]	; (8004818 <I2Cx_MspInit+0x154>)
 80047da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80047de:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80047e0:	4b0d      	ldr	r3, [pc, #52]	; (8004818 <I2Cx_MspInit+0x154>)
 80047e2:	6a1b      	ldr	r3, [r3, #32]
 80047e4:	4a0c      	ldr	r2, [pc, #48]	; (8004818 <I2Cx_MspInit+0x154>)
 80047e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80047ea:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80047ec:	2200      	movs	r2, #0
 80047ee:	210f      	movs	r1, #15
 80047f0:	201f      	movs	r0, #31
 80047f2:	f002 fd9a 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80047f6:	201f      	movs	r0, #31
 80047f8:	f002 fdb3 	bl	8007362 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80047fc:	2200      	movs	r2, #0
 80047fe:	210f      	movs	r1, #15
 8004800:	2020      	movs	r0, #32
 8004802:	f002 fd92 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8004806:	2020      	movs	r0, #32
 8004808:	f002 fdab 	bl	8007362 <HAL_NVIC_EnableIRQ>
}
 800480c:	bf00      	nop
 800480e:	3730      	adds	r7, #48	; 0x30
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	200379a8 	.word	0x200379a8
 8004818:	40023800 	.word	0x40023800
 800481c:	40021c00 	.word	0x40021c00
 8004820:	40020400 	.word	0x40020400

08004824 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f004 fa4d 	bl	8008ccc <HAL_I2C_GetState>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d125      	bne.n	8004884 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a14      	ldr	r2, [pc, #80]	; (800488c <I2Cx_Init+0x68>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d103      	bne.n	8004848 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4a13      	ldr	r2, [pc, #76]	; (8004890 <I2Cx_Init+0x6c>)
 8004844:	601a      	str	r2, [r3, #0]
 8004846:	e002      	b.n	800484e <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	4a12      	ldr	r2, [pc, #72]	; (8004894 <I2Cx_Init+0x70>)
 800484c:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a11      	ldr	r2, [pc, #68]	; (8004898 <I2Cx_Init+0x74>)
 8004852:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f7ff ff23 	bl	80046c4 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f003 ff36 	bl	80086f0 <HAL_I2C_Init>
  }
}
 8004884:	bf00      	nop
 8004886:	3708      	adds	r7, #8
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	200379a8 	.word	0x200379a8
 8004890:	40005c00 	.word	0x40005c00
 8004894:	40005400 	.word	0x40005400
 8004898:	40912732 	.word	0x40912732

0800489c <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b08a      	sub	sp, #40	; 0x28
 80048a0:	af04      	add	r7, sp, #16
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	4608      	mov	r0, r1
 80048a6:	4611      	mov	r1, r2
 80048a8:	461a      	mov	r2, r3
 80048aa:	4603      	mov	r3, r0
 80048ac:	72fb      	strb	r3, [r7, #11]
 80048ae:	460b      	mov	r3, r1
 80048b0:	813b      	strh	r3, [r7, #8]
 80048b2:	4613      	mov	r3, r2
 80048b4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80048b6:	2300      	movs	r3, #0
 80048b8:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80048ba:	7afb      	ldrb	r3, [r7, #11]
 80048bc:	b299      	uxth	r1, r3
 80048be:	88f8      	ldrh	r0, [r7, #6]
 80048c0:	893a      	ldrh	r2, [r7, #8]
 80048c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80048c6:	9302      	str	r3, [sp, #8]
 80048c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80048ca:	9301      	str	r3, [sp, #4]
 80048cc:	6a3b      	ldr	r3, [r7, #32]
 80048ce:	9300      	str	r3, [sp, #0]
 80048d0:	4603      	mov	r3, r0
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	f004 f8e0 	bl	8008a98 <HAL_I2C_Mem_Read>
 80048d8:	4603      	mov	r3, r0
 80048da:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80048dc:	7dfb      	ldrb	r3, [r7, #23]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d004      	beq.n	80048ec <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80048e2:	7afb      	ldrb	r3, [r7, #11]
 80048e4:	4619      	mov	r1, r3
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f000 f832 	bl	8004950 <I2Cx_Error>
  }
  return status;    
 80048ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3718      	adds	r7, #24
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b08a      	sub	sp, #40	; 0x28
 80048fa:	af04      	add	r7, sp, #16
 80048fc:	60f8      	str	r0, [r7, #12]
 80048fe:	4608      	mov	r0, r1
 8004900:	4611      	mov	r1, r2
 8004902:	461a      	mov	r2, r3
 8004904:	4603      	mov	r3, r0
 8004906:	72fb      	strb	r3, [r7, #11]
 8004908:	460b      	mov	r3, r1
 800490a:	813b      	strh	r3, [r7, #8]
 800490c:	4613      	mov	r3, r2
 800490e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004910:	2300      	movs	r3, #0
 8004912:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004914:	7afb      	ldrb	r3, [r7, #11]
 8004916:	b299      	uxth	r1, r3
 8004918:	88f8      	ldrh	r0, [r7, #6]
 800491a:	893a      	ldrh	r2, [r7, #8]
 800491c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004920:	9302      	str	r3, [sp, #8]
 8004922:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004924:	9301      	str	r3, [sp, #4]
 8004926:	6a3b      	ldr	r3, [r7, #32]
 8004928:	9300      	str	r3, [sp, #0]
 800492a:	4603      	mov	r3, r0
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f003 ff9f 	bl	8008870 <HAL_I2C_Mem_Write>
 8004932:	4603      	mov	r3, r0
 8004934:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004936:	7dfb      	ldrb	r3, [r7, #23]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d004      	beq.n	8004946 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800493c:	7afb      	ldrb	r3, [r7, #11]
 800493e:	4619      	mov	r1, r3
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f000 f805 	bl	8004950 <I2Cx_Error>
  }
  return status;
 8004946:	7dfb      	ldrb	r3, [r7, #23]
}
 8004948:	4618      	mov	r0, r3
 800494a:	3718      	adds	r7, #24
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	460b      	mov	r3, r1
 800495a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f003 ff57 	bl	8008810 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f7ff ff5e 	bl	8004824 <I2Cx_Init>
}
 8004968:	bf00      	nop
 800496a:	3708      	adds	r7, #8
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8004974:	4802      	ldr	r0, [pc, #8]	; (8004980 <TS_IO_Init+0x10>)
 8004976:	f7ff ff55 	bl	8004824 <I2Cx_Init>
}
 800497a:	bf00      	nop
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	200379a8 	.word	0x200379a8

08004984 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af02      	add	r7, sp, #8
 800498a:	4603      	mov	r3, r0
 800498c:	71fb      	strb	r3, [r7, #7]
 800498e:	460b      	mov	r3, r1
 8004990:	71bb      	strb	r3, [r7, #6]
 8004992:	4613      	mov	r3, r2
 8004994:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8004996:	79bb      	ldrb	r3, [r7, #6]
 8004998:	b29a      	uxth	r2, r3
 800499a:	79f9      	ldrb	r1, [r7, #7]
 800499c:	2301      	movs	r3, #1
 800499e:	9301      	str	r3, [sp, #4]
 80049a0:	1d7b      	adds	r3, r7, #5
 80049a2:	9300      	str	r3, [sp, #0]
 80049a4:	2301      	movs	r3, #1
 80049a6:	4803      	ldr	r0, [pc, #12]	; (80049b4 <TS_IO_Write+0x30>)
 80049a8:	f7ff ffa5 	bl	80048f6 <I2Cx_WriteMultiple>
}
 80049ac:	bf00      	nop
 80049ae:	3708      	adds	r7, #8
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	200379a8 	.word	0x200379a8

080049b8 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b086      	sub	sp, #24
 80049bc:	af02      	add	r7, sp, #8
 80049be:	4603      	mov	r3, r0
 80049c0:	460a      	mov	r2, r1
 80049c2:	71fb      	strb	r3, [r7, #7]
 80049c4:	4613      	mov	r3, r2
 80049c6:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80049c8:	2300      	movs	r3, #0
 80049ca:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80049cc:	79bb      	ldrb	r3, [r7, #6]
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	79f9      	ldrb	r1, [r7, #7]
 80049d2:	2301      	movs	r3, #1
 80049d4:	9301      	str	r3, [sp, #4]
 80049d6:	f107 030f 	add.w	r3, r7, #15
 80049da:	9300      	str	r3, [sp, #0]
 80049dc:	2301      	movs	r3, #1
 80049de:	4804      	ldr	r0, [pc, #16]	; (80049f0 <TS_IO_Read+0x38>)
 80049e0:	f7ff ff5c 	bl	800489c <I2Cx_ReadMultiple>

  return read_value;
 80049e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	200379a8 	.word	0x200379a8

080049f4 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f001 ff9b 	bl	8006938 <HAL_Delay>
}
 8004a02:	bf00      	nop
 8004a04:	3708      	adds	r7, #8
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
	...

08004a0c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8004a10:	4b31      	ldr	r3, [pc, #196]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a12:	2228      	movs	r2, #40	; 0x28
 8004a14:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8004a16:	4b30      	ldr	r3, [pc, #192]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a18:	2209      	movs	r2, #9
 8004a1a:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8004a1c:	4b2e      	ldr	r3, [pc, #184]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a1e:	2235      	movs	r2, #53	; 0x35
 8004a20:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8004a22:	4b2d      	ldr	r3, [pc, #180]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a24:	220b      	movs	r2, #11
 8004a26:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8004a28:	4b2b      	ldr	r3, [pc, #172]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a2a:	f240 121b 	movw	r2, #283	; 0x11b
 8004a2e:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8004a30:	4b29      	ldr	r3, [pc, #164]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a32:	f240 2215 	movw	r2, #533	; 0x215
 8004a36:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8004a38:	4b27      	ldr	r3, [pc, #156]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a3a:	f240 121d 	movw	r2, #285	; 0x11d
 8004a3e:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8004a40:	4b25      	ldr	r3, [pc, #148]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a42:	f240 2235 	movw	r2, #565	; 0x235
 8004a46:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8004a48:	2100      	movs	r1, #0
 8004a4a:	4823      	ldr	r0, [pc, #140]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a4c:	f000 fe1c 	bl	8005688 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8004a50:	4b21      	ldr	r3, [pc, #132]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a52:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8004a56:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8004a58:	4b1f      	ldr	r3, [pc, #124]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a5a:	f44f 7288 	mov.w	r2, #272	; 0x110
 8004a5e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8004a60:	4b1d      	ldr	r3, [pc, #116]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8004a68:	4b1b      	ldr	r3, [pc, #108]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8004a70:	4b19      	ldr	r3, [pc, #100]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8004a78:	4b17      	ldr	r3, [pc, #92]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8004a7e:	4b16      	ldr	r3, [pc, #88]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8004a84:	4b14      	ldr	r3, [pc, #80]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a86:	2200      	movs	r2, #0
 8004a88:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8004a8a:	4b13      	ldr	r3, [pc, #76]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8004a90:	4b11      	ldr	r3, [pc, #68]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a92:	4a12      	ldr	r2, [pc, #72]	; (8004adc <BSP_LCD_Init+0xd0>)
 8004a94:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8004a96:	4810      	ldr	r0, [pc, #64]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004a98:	f004 fd66 	bl	8009568 <HAL_LTDC_GetState>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d103      	bne.n	8004aaa <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	480c      	ldr	r0, [pc, #48]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004aa6:	f000 fd15 	bl	80054d4 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8004aaa:	480b      	ldr	r0, [pc, #44]	; (8004ad8 <BSP_LCD_Init+0xcc>)
 8004aac:	f004 fc4e 	bl	800934c <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ab6:	480a      	ldr	r0, [pc, #40]	; (8004ae0 <BSP_LCD_Init+0xd4>)
 8004ab8:	f003 fdce 	bl	8008658 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8004abc:	2201      	movs	r2, #1
 8004abe:	2108      	movs	r1, #8
 8004ac0:	4808      	ldr	r0, [pc, #32]	; (8004ae4 <BSP_LCD_Init+0xd8>)
 8004ac2:	f003 fdc9 	bl	8008658 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8004ac6:	f000 ff43 	bl	8005950 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8004aca:	4807      	ldr	r0, [pc, #28]	; (8004ae8 <BSP_LCD_Init+0xdc>)
 8004acc:	f000 f916 	bl	8004cfc <BSP_LCD_SetFont>
  
  return LCD_OK;
 8004ad0:	2300      	movs	r3, #0
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	200379fc 	.word	0x200379fc
 8004adc:	40016800 	.word	0x40016800
 8004ae0:	40022000 	.word	0x40022000
 8004ae4:	40022800 	.word	0x40022800
 8004ae8:	200000ac 	.word	0x200000ac

08004aec <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8004aec:	b480      	push	{r7}
 8004aee:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8004af0:	4b06      	ldr	r3, [pc, #24]	; (8004b0c <BSP_LCD_GetXSize+0x20>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a06      	ldr	r2, [pc, #24]	; (8004b10 <BSP_LCD_GetXSize+0x24>)
 8004af6:	2134      	movs	r1, #52	; 0x34
 8004af8:	fb01 f303 	mul.w	r3, r1, r3
 8004afc:	4413      	add	r3, r2
 8004afe:	3360      	adds	r3, #96	; 0x60
 8004b00:	681b      	ldr	r3, [r3, #0]
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	20037ae4 	.word	0x20037ae4
 8004b10:	200379fc 	.word	0x200379fc

08004b14 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8004b14:	b480      	push	{r7}
 8004b16:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8004b18:	4b06      	ldr	r3, [pc, #24]	; (8004b34 <BSP_LCD_GetYSize+0x20>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a06      	ldr	r2, [pc, #24]	; (8004b38 <BSP_LCD_GetYSize+0x24>)
 8004b1e:	2134      	movs	r1, #52	; 0x34
 8004b20:	fb01 f303 	mul.w	r3, r1, r3
 8004b24:	4413      	add	r3, r2
 8004b26:	3364      	adds	r3, #100	; 0x64
 8004b28:	681b      	ldr	r3, [r3, #0]
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr
 8004b34:	20037ae4 	.word	0x20037ae4
 8004b38:	200379fc 	.word	0x200379fc

08004b3c <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b090      	sub	sp, #64	; 0x40
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	4603      	mov	r3, r0
 8004b44:	6039      	str	r1, [r7, #0]
 8004b46:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8004b4c:	f7ff ffce 	bl	8004aec <BSP_LCD_GetXSize>
 8004b50:	4603      	mov	r3, r0
 8004b52:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8004b54:	2300      	movs	r3, #0
 8004b56:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8004b58:	f7ff ffdc 	bl	8004b14 <BSP_LCD_GetYSize>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8004b60:	2300      	movs	r3, #0
 8004b62:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 8004b68:	23ff      	movs	r3, #255	; 0xff
 8004b6a:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 8004b70:	2300      	movs	r3, #0
 8004b72:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 8004b76:	2300      	movs	r3, #0
 8004b78:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8004b82:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004b86:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8004b88:	2307      	movs	r3, #7
 8004b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8004b8c:	f7ff ffae 	bl	8004aec <BSP_LCD_GetXSize>
 8004b90:	4603      	mov	r3, r0
 8004b92:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8004b94:	f7ff ffbe 	bl	8004b14 <BSP_LCD_GetYSize>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8004b9c:	88fa      	ldrh	r2, [r7, #6]
 8004b9e:	f107 030c 	add.w	r3, r7, #12
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	4812      	ldr	r0, [pc, #72]	; (8004bf0 <BSP_LCD_LayerDefaultInit+0xb4>)
 8004ba6:	f004 fca1 	bl	80094ec <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8004baa:	88fa      	ldrh	r2, [r7, #6]
 8004bac:	4911      	ldr	r1, [pc, #68]	; (8004bf4 <BSP_LCD_LayerDefaultInit+0xb8>)
 8004bae:	4613      	mov	r3, r2
 8004bb0:	005b      	lsls	r3, r3, #1
 8004bb2:	4413      	add	r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	440b      	add	r3, r1
 8004bb8:	3304      	adds	r3, #4
 8004bba:	f04f 32ff 	mov.w	r2, #4294967295
 8004bbe:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8004bc0:	88fa      	ldrh	r2, [r7, #6]
 8004bc2:	490c      	ldr	r1, [pc, #48]	; (8004bf4 <BSP_LCD_LayerDefaultInit+0xb8>)
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	005b      	lsls	r3, r3, #1
 8004bc8:	4413      	add	r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	440b      	add	r3, r1
 8004bce:	3308      	adds	r3, #8
 8004bd0:	4a09      	ldr	r2, [pc, #36]	; (8004bf8 <BSP_LCD_LayerDefaultInit+0xbc>)
 8004bd2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8004bd4:	88fa      	ldrh	r2, [r7, #6]
 8004bd6:	4907      	ldr	r1, [pc, #28]	; (8004bf4 <BSP_LCD_LayerDefaultInit+0xb8>)
 8004bd8:	4613      	mov	r3, r2
 8004bda:	005b      	lsls	r3, r3, #1
 8004bdc:	4413      	add	r3, r2
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	440b      	add	r3, r1
 8004be2:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8004be6:	601a      	str	r2, [r3, #0]
}
 8004be8:	bf00      	nop
 8004bea:	3740      	adds	r7, #64	; 0x40
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	200379fc 	.word	0x200379fc
 8004bf4:	20037ae8 	.word	0x20037ae8
 8004bf8:	200000ac 	.word	0x200000ac

08004bfc <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8004c04:	4a04      	ldr	r2, [pc, #16]	; (8004c18 <BSP_LCD_SelectLayer+0x1c>)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6013      	str	r3, [r2, #0]
} 
 8004c0a:	bf00      	nop
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	20037ae4 	.word	0x20037ae4

08004c1c <BSP_LCD_SetLayerVisible>:
  *            @arg  ENABLE
  *            @arg  DISABLE 
  * @retval None
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState State)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	460b      	mov	r3, r1
 8004c26:	70fb      	strb	r3, [r7, #3]
  if(State == ENABLE)
 8004c28:	78fb      	ldrb	r3, [r7, #3]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d112      	bne.n	8004c54 <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&hLtdcHandler, LayerIndex);
 8004c2e:	4b19      	ldr	r3, [pc, #100]	; (8004c94 <BSP_LCD_SetLayerVisible+0x78>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	461a      	mov	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	01db      	lsls	r3, r3, #7
 8004c38:	4413      	add	r3, r2
 8004c3a:	3384      	adds	r3, #132	; 0x84
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a15      	ldr	r2, [pc, #84]	; (8004c94 <BSP_LCD_SetLayerVisible+0x78>)
 8004c40:	6812      	ldr	r2, [r2, #0]
 8004c42:	4611      	mov	r1, r2
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	01d2      	lsls	r2, r2, #7
 8004c48:	440a      	add	r2, r1
 8004c4a:	3284      	adds	r2, #132	; 0x84
 8004c4c:	f043 0301 	orr.w	r3, r3, #1
 8004c50:	6013      	str	r3, [r2, #0]
 8004c52:	e011      	b.n	8004c78 <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&hLtdcHandler, LayerIndex);
 8004c54:	4b0f      	ldr	r3, [pc, #60]	; (8004c94 <BSP_LCD_SetLayerVisible+0x78>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	461a      	mov	r2, r3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	01db      	lsls	r3, r3, #7
 8004c5e:	4413      	add	r3, r2
 8004c60:	3384      	adds	r3, #132	; 0x84
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a0b      	ldr	r2, [pc, #44]	; (8004c94 <BSP_LCD_SetLayerVisible+0x78>)
 8004c66:	6812      	ldr	r2, [r2, #0]
 8004c68:	4611      	mov	r1, r2
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	01d2      	lsls	r2, r2, #7
 8004c6e:	440a      	add	r2, r1
 8004c70:	3284      	adds	r2, #132	; 0x84
 8004c72:	f023 0301 	bic.w	r3, r3, #1
 8004c76:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&hLtdcHandler);
 8004c78:	4b06      	ldr	r3, [pc, #24]	; (8004c94 <BSP_LCD_SetLayerVisible+0x78>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c7e:	4b05      	ldr	r3, [pc, #20]	; (8004c94 <BSP_LCD_SetLayerVisible+0x78>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f042 0201 	orr.w	r2, r2, #1
 8004c86:	625a      	str	r2, [r3, #36]	; 0x24
} 
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	200379fc 	.word	0x200379fc

08004c98 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8004ca0:	4b07      	ldr	r3, [pc, #28]	; (8004cc0 <BSP_LCD_SetTextColor+0x28>)
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	4907      	ldr	r1, [pc, #28]	; (8004cc4 <BSP_LCD_SetTextColor+0x2c>)
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	4413      	add	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	601a      	str	r2, [r3, #0]
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr
 8004cc0:	20037ae4 	.word	0x20037ae4
 8004cc4:	20037ae8 	.word	0x20037ae8

08004cc8 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8004cd0:	4b08      	ldr	r3, [pc, #32]	; (8004cf4 <BSP_LCD_SetBackColor+0x2c>)
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	4908      	ldr	r1, [pc, #32]	; (8004cf8 <BSP_LCD_SetBackColor+0x30>)
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	005b      	lsls	r3, r3, #1
 8004cda:	4413      	add	r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	440b      	add	r3, r1
 8004ce0:	3304      	adds	r3, #4
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	601a      	str	r2, [r3, #0]
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	20037ae4 	.word	0x20037ae4
 8004cf8:	20037ae8 	.word	0x20037ae8

08004cfc <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8004d04:	4b08      	ldr	r3, [pc, #32]	; (8004d28 <BSP_LCD_SetFont+0x2c>)
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	4908      	ldr	r1, [pc, #32]	; (8004d2c <BSP_LCD_SetFont+0x30>)
 8004d0a:	4613      	mov	r3, r2
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	4413      	add	r3, r2
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	440b      	add	r3, r1
 8004d14:	3308      	adds	r3, #8
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	601a      	str	r2, [r3, #0]
}
 8004d1a:	bf00      	nop
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	20037ae4 	.word	0x20037ae4
 8004d2c:	20037ae8 	.word	0x20037ae8

08004d30 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8004d34:	4b07      	ldr	r3, [pc, #28]	; (8004d54 <BSP_LCD_GetFont+0x24>)
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	4907      	ldr	r1, [pc, #28]	; (8004d58 <BSP_LCD_GetFont+0x28>)
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	005b      	lsls	r3, r3, #1
 8004d3e:	4413      	add	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	440b      	add	r3, r1
 8004d44:	3308      	adds	r3, #8
 8004d46:	681b      	ldr	r3, [r3, #0]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	20037ae4 	.word	0x20037ae4
 8004d58:	20037ae8 	.word	0x20037ae8

08004d5c <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8004d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af02      	add	r7, sp, #8
 8004d62:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8004d64:	4b0f      	ldr	r3, [pc, #60]	; (8004da4 <BSP_LCD_Clear+0x48>)
 8004d66:	681c      	ldr	r4, [r3, #0]
 8004d68:	4b0e      	ldr	r3, [pc, #56]	; (8004da4 <BSP_LCD_Clear+0x48>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a0e      	ldr	r2, [pc, #56]	; (8004da8 <BSP_LCD_Clear+0x4c>)
 8004d6e:	2134      	movs	r1, #52	; 0x34
 8004d70:	fb01 f303 	mul.w	r3, r1, r3
 8004d74:	4413      	add	r3, r2
 8004d76:	335c      	adds	r3, #92	; 0x5c
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	461e      	mov	r6, r3
 8004d7c:	f7ff feb6 	bl	8004aec <BSP_LCD_GetXSize>
 8004d80:	4605      	mov	r5, r0
 8004d82:	f7ff fec7 	bl	8004b14 <BSP_LCD_GetYSize>
 8004d86:	4602      	mov	r2, r0
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	9301      	str	r3, [sp, #4]
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	4613      	mov	r3, r2
 8004d92:	462a      	mov	r2, r5
 8004d94:	4631      	mov	r1, r6
 8004d96:	4620      	mov	r0, r4
 8004d98:	f000 fd4a 	bl	8005830 <LL_FillBuffer>
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004da4:	20037ae4 	.word	0x20037ae4
 8004da8:	200379fc 	.word	0x200379fc

08004dac <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8004dac:	b590      	push	{r4, r7, lr}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	4603      	mov	r3, r0
 8004db4:	80fb      	strh	r3, [r7, #6]
 8004db6:	460b      	mov	r3, r1
 8004db8:	80bb      	strh	r3, [r7, #4]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004dbe:	4b1b      	ldr	r3, [pc, #108]	; (8004e2c <BSP_LCD_DisplayChar+0x80>)
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	491b      	ldr	r1, [pc, #108]	; (8004e30 <BSP_LCD_DisplayChar+0x84>)
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	005b      	lsls	r3, r3, #1
 8004dc8:	4413      	add	r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	440b      	add	r3, r1
 8004dce:	3308      	adds	r3, #8
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	6819      	ldr	r1, [r3, #0]
 8004dd4:	78fb      	ldrb	r3, [r7, #3]
 8004dd6:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8004dda:	4b14      	ldr	r3, [pc, #80]	; (8004e2c <BSP_LCD_DisplayChar+0x80>)
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	4c14      	ldr	r4, [pc, #80]	; (8004e30 <BSP_LCD_DisplayChar+0x84>)
 8004de0:	4613      	mov	r3, r2
 8004de2:	005b      	lsls	r3, r3, #1
 8004de4:	4413      	add	r3, r2
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	4423      	add	r3, r4
 8004dea:	3308      	adds	r3, #8
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004df0:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8004df4:	4b0d      	ldr	r3, [pc, #52]	; (8004e2c <BSP_LCD_DisplayChar+0x80>)
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	4c0d      	ldr	r4, [pc, #52]	; (8004e30 <BSP_LCD_DisplayChar+0x84>)
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	005b      	lsls	r3, r3, #1
 8004dfe:	4413      	add	r3, r2
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	4423      	add	r3, r4
 8004e04:	3308      	adds	r3, #8
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	889b      	ldrh	r3, [r3, #4]
 8004e0a:	3307      	adds	r3, #7
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	da00      	bge.n	8004e12 <BSP_LCD_DisplayChar+0x66>
 8004e10:	3307      	adds	r3, #7
 8004e12:	10db      	asrs	r3, r3, #3
 8004e14:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004e18:	18ca      	adds	r2, r1, r3
 8004e1a:	88b9      	ldrh	r1, [r7, #4]
 8004e1c:	88fb      	ldrh	r3, [r7, #6]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f000 fc4e 	bl	80056c0 <DrawChar>
}
 8004e24:	bf00      	nop
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd90      	pop	{r4, r7, pc}
 8004e2c:	20037ae4 	.word	0x20037ae4
 8004e30:	20037ae8 	.word	0x20037ae8

08004e34 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8004e34:	b5b0      	push	{r4, r5, r7, lr}
 8004e36:	b088      	sub	sp, #32
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60ba      	str	r2, [r7, #8]
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	4603      	mov	r3, r0
 8004e40:	81fb      	strh	r3, [r7, #14]
 8004e42:	460b      	mov	r3, r1
 8004e44:	81bb      	strh	r3, [r7, #12]
 8004e46:	4613      	mov	r3, r2
 8004e48:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	83fb      	strh	r3, [r7, #30]
 8004e4e:	2300      	movs	r3, #0
 8004e50:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8004e52:	2300      	movs	r3, #0
 8004e54:	61bb      	str	r3, [r7, #24]
 8004e56:	2300      	movs	r3, #0
 8004e58:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8004e5e:	e002      	b.n	8004e66 <BSP_LCD_DisplayStringAt+0x32>
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	3301      	adds	r3, #1
 8004e64:	61bb      	str	r3, [r7, #24]
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	1c5a      	adds	r2, r3, #1
 8004e6a:	617a      	str	r2, [r7, #20]
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1f6      	bne.n	8004e60 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8004e72:	f7ff fe3b 	bl	8004aec <BSP_LCD_GetXSize>
 8004e76:	4601      	mov	r1, r0
 8004e78:	4b50      	ldr	r3, [pc, #320]	; (8004fbc <BSP_LCD_DisplayStringAt+0x188>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	4850      	ldr	r0, [pc, #320]	; (8004fc0 <BSP_LCD_DisplayStringAt+0x18c>)
 8004e7e:	4613      	mov	r3, r2
 8004e80:	005b      	lsls	r3, r3, #1
 8004e82:	4413      	add	r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	4403      	add	r3, r0
 8004e88:	3308      	adds	r3, #8
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	889b      	ldrh	r3, [r3, #4]
 8004e8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e92:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8004e94:	79fb      	ldrb	r3, [r7, #7]
 8004e96:	2b03      	cmp	r3, #3
 8004e98:	d01c      	beq.n	8004ed4 <BSP_LCD_DisplayStringAt+0xa0>
 8004e9a:	2b03      	cmp	r3, #3
 8004e9c:	dc33      	bgt.n	8004f06 <BSP_LCD_DisplayStringAt+0xd2>
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d002      	beq.n	8004ea8 <BSP_LCD_DisplayStringAt+0x74>
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d019      	beq.n	8004eda <BSP_LCD_DisplayStringAt+0xa6>
 8004ea6:	e02e      	b.n	8004f06 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	1ad1      	subs	r1, r2, r3
 8004eae:	4b43      	ldr	r3, [pc, #268]	; (8004fbc <BSP_LCD_DisplayStringAt+0x188>)
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	4843      	ldr	r0, [pc, #268]	; (8004fc0 <BSP_LCD_DisplayStringAt+0x18c>)
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	005b      	lsls	r3, r3, #1
 8004eb8:	4413      	add	r3, r2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4403      	add	r3, r0
 8004ebe:	3308      	adds	r3, #8
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	889b      	ldrh	r3, [r3, #4]
 8004ec4:	fb01 f303 	mul.w	r3, r1, r3
 8004ec8:	085b      	lsrs	r3, r3, #1
 8004eca:	b29a      	uxth	r2, r3
 8004ecc:	89fb      	ldrh	r3, [r7, #14]
 8004ece:	4413      	add	r3, r2
 8004ed0:	83fb      	strh	r3, [r7, #30]
      break;
 8004ed2:	e01b      	b.n	8004f0c <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8004ed4:	89fb      	ldrh	r3, [r7, #14]
 8004ed6:	83fb      	strh	r3, [r7, #30]
      break;
 8004ed8:	e018      	b.n	8004f0c <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8004eda:	693a      	ldr	r2, [r7, #16]
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	b299      	uxth	r1, r3
 8004ee2:	4b36      	ldr	r3, [pc, #216]	; (8004fbc <BSP_LCD_DisplayStringAt+0x188>)
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	4836      	ldr	r0, [pc, #216]	; (8004fc0 <BSP_LCD_DisplayStringAt+0x18c>)
 8004ee8:	4613      	mov	r3, r2
 8004eea:	005b      	lsls	r3, r3, #1
 8004eec:	4413      	add	r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	4403      	add	r3, r0
 8004ef2:	3308      	adds	r3, #8
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	889b      	ldrh	r3, [r3, #4]
 8004ef8:	fb11 f303 	smulbb	r3, r1, r3
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	89fb      	ldrh	r3, [r7, #14]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	83fb      	strh	r3, [r7, #30]
      break;
 8004f04:	e002      	b.n	8004f0c <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 8004f06:	89fb      	ldrh	r3, [r7, #14]
 8004f08:	83fb      	strh	r3, [r7, #30]
      break;
 8004f0a:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8004f0c:	8bfb      	ldrh	r3, [r7, #30]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <BSP_LCD_DisplayStringAt+0xe6>
 8004f12:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	da1d      	bge.n	8004f56 <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8004f1e:	e01a      	b.n	8004f56 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	781a      	ldrb	r2, [r3, #0]
 8004f24:	89b9      	ldrh	r1, [r7, #12]
 8004f26:	8bfb      	ldrh	r3, [r7, #30]
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f7ff ff3f 	bl	8004dac <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8004f2e:	4b23      	ldr	r3, [pc, #140]	; (8004fbc <BSP_LCD_DisplayStringAt+0x188>)
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	4923      	ldr	r1, [pc, #140]	; (8004fc0 <BSP_LCD_DisplayStringAt+0x18c>)
 8004f34:	4613      	mov	r3, r2
 8004f36:	005b      	lsls	r3, r3, #1
 8004f38:	4413      	add	r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	440b      	add	r3, r1
 8004f3e:	3308      	adds	r3, #8
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	889a      	ldrh	r2, [r3, #4]
 8004f44:	8bfb      	ldrh	r3, [r7, #30]
 8004f46:	4413      	add	r3, r2
 8004f48:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	60bb      	str	r3, [r7, #8]
    i++;
 8004f50:	8bbb      	ldrh	r3, [r7, #28]
 8004f52:	3301      	adds	r3, #1
 8004f54:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	bf14      	ite	ne
 8004f5e:	2301      	movne	r3, #1
 8004f60:	2300      	moveq	r3, #0
 8004f62:	b2dc      	uxtb	r4, r3
 8004f64:	f7ff fdc2 	bl	8004aec <BSP_LCD_GetXSize>
 8004f68:	8bb9      	ldrh	r1, [r7, #28]
 8004f6a:	4b14      	ldr	r3, [pc, #80]	; (8004fbc <BSP_LCD_DisplayStringAt+0x188>)
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	4d14      	ldr	r5, [pc, #80]	; (8004fc0 <BSP_LCD_DisplayStringAt+0x18c>)
 8004f70:	4613      	mov	r3, r2
 8004f72:	005b      	lsls	r3, r3, #1
 8004f74:	4413      	add	r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	442b      	add	r3, r5
 8004f7a:	3308      	adds	r3, #8
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	889b      	ldrh	r3, [r3, #4]
 8004f80:	fb01 f303 	mul.w	r3, r1, r3
 8004f84:	1ac3      	subs	r3, r0, r3
 8004f86:	b299      	uxth	r1, r3
 8004f88:	4b0c      	ldr	r3, [pc, #48]	; (8004fbc <BSP_LCD_DisplayStringAt+0x188>)
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	480c      	ldr	r0, [pc, #48]	; (8004fc0 <BSP_LCD_DisplayStringAt+0x18c>)
 8004f8e:	4613      	mov	r3, r2
 8004f90:	005b      	lsls	r3, r3, #1
 8004f92:	4413      	add	r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	4403      	add	r3, r0
 8004f98:	3308      	adds	r3, #8
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	889b      	ldrh	r3, [r3, #4]
 8004f9e:	4299      	cmp	r1, r3
 8004fa0:	bf2c      	ite	cs
 8004fa2:	2301      	movcs	r3, #1
 8004fa4:	2300      	movcc	r3, #0
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	4023      	ands	r3, r4
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1b7      	bne.n	8004f20 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 8004fb0:	bf00      	nop
 8004fb2:	bf00      	nop
 8004fb4:	3720      	adds	r7, #32
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bdb0      	pop	{r4, r5, r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	20037ae4 	.word	0x20037ae4
 8004fc0:	20037ae8 	.word	0x20037ae8

08004fc4 <BSP_LCD_DisplayStringAtLine>:
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{  
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	4603      	mov	r3, r0
 8004fcc:	6039      	str	r1, [r7, #0]
 8004fce:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8004fd0:	f7ff feae 	bl	8004d30 <BSP_LCD_GetFont>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	88db      	ldrh	r3, [r3, #6]
 8004fd8:	88fa      	ldrh	r2, [r7, #6]
 8004fda:	fb12 f303 	smulbb	r3, r2, r3
 8004fde:	b299      	uxth	r1, r3
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	683a      	ldr	r2, [r7, #0]
 8004fe4:	2000      	movs	r0, #0
 8004fe6:	f7ff ff25 	bl	8004e34 <BSP_LCD_DisplayStringAt>
}
 8004fea:	bf00      	nop
 8004fec:	3708      	adds	r7, #8
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
	...

08004ff4 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8004ff4:	b5b0      	push	{r4, r5, r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af02      	add	r7, sp, #8
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	80fb      	strh	r3, [r7, #6]
 8004ffe:	460b      	mov	r3, r1
 8005000:	80bb      	strh	r3, [r7, #4]
 8005002:	4613      	mov	r3, r2
 8005004:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8005006:	2300      	movs	r3, #0
 8005008:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800500a:	4b26      	ldr	r3, [pc, #152]	; (80050a4 <BSP_LCD_DrawHLine+0xb0>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a26      	ldr	r2, [pc, #152]	; (80050a8 <BSP_LCD_DrawHLine+0xb4>)
 8005010:	2134      	movs	r1, #52	; 0x34
 8005012:	fb01 f303 	mul.w	r3, r1, r3
 8005016:	4413      	add	r3, r2
 8005018:	3348      	adds	r3, #72	; 0x48
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2b02      	cmp	r3, #2
 800501e:	d114      	bne.n	800504a <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8005020:	4b20      	ldr	r3, [pc, #128]	; (80050a4 <BSP_LCD_DrawHLine+0xb0>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a20      	ldr	r2, [pc, #128]	; (80050a8 <BSP_LCD_DrawHLine+0xb4>)
 8005026:	2134      	movs	r1, #52	; 0x34
 8005028:	fb01 f303 	mul.w	r3, r1, r3
 800502c:	4413      	add	r3, r2
 800502e:	335c      	adds	r3, #92	; 0x5c
 8005030:	681c      	ldr	r4, [r3, #0]
 8005032:	f7ff fd5b 	bl	8004aec <BSP_LCD_GetXSize>
 8005036:	4602      	mov	r2, r0
 8005038:	88bb      	ldrh	r3, [r7, #4]
 800503a:	fb03 f202 	mul.w	r2, r3, r2
 800503e:	88fb      	ldrh	r3, [r7, #6]
 8005040:	4413      	add	r3, r2
 8005042:	005b      	lsls	r3, r3, #1
 8005044:	4423      	add	r3, r4
 8005046:	60fb      	str	r3, [r7, #12]
 8005048:	e013      	b.n	8005072 <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800504a:	4b16      	ldr	r3, [pc, #88]	; (80050a4 <BSP_LCD_DrawHLine+0xb0>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a16      	ldr	r2, [pc, #88]	; (80050a8 <BSP_LCD_DrawHLine+0xb4>)
 8005050:	2134      	movs	r1, #52	; 0x34
 8005052:	fb01 f303 	mul.w	r3, r1, r3
 8005056:	4413      	add	r3, r2
 8005058:	335c      	adds	r3, #92	; 0x5c
 800505a:	681c      	ldr	r4, [r3, #0]
 800505c:	f7ff fd46 	bl	8004aec <BSP_LCD_GetXSize>
 8005060:	4602      	mov	r2, r0
 8005062:	88bb      	ldrh	r3, [r7, #4]
 8005064:	fb03 f202 	mul.w	r2, r3, r2
 8005068:	88fb      	ldrh	r3, [r7, #6]
 800506a:	4413      	add	r3, r2
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	4423      	add	r3, r4
 8005070:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8005072:	4b0c      	ldr	r3, [pc, #48]	; (80050a4 <BSP_LCD_DrawHLine+0xb0>)
 8005074:	6818      	ldr	r0, [r3, #0]
 8005076:	68f9      	ldr	r1, [r7, #12]
 8005078:	887c      	ldrh	r4, [r7, #2]
 800507a:	4b0a      	ldr	r3, [pc, #40]	; (80050a4 <BSP_LCD_DrawHLine+0xb0>)
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	4d0b      	ldr	r5, [pc, #44]	; (80050ac <BSP_LCD_DrawHLine+0xb8>)
 8005080:	4613      	mov	r3, r2
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	4413      	add	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	442b      	add	r3, r5
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	9301      	str	r3, [sp, #4]
 800508e:	2300      	movs	r3, #0
 8005090:	9300      	str	r3, [sp, #0]
 8005092:	2301      	movs	r3, #1
 8005094:	4622      	mov	r2, r4
 8005096:	f000 fbcb 	bl	8005830 <LL_FillBuffer>
}
 800509a:	bf00      	nop
 800509c:	3710      	adds	r7, #16
 800509e:	46bd      	mov	sp, r7
 80050a0:	bdb0      	pop	{r4, r5, r7, pc}
 80050a2:	bf00      	nop
 80050a4:	20037ae4 	.word	0x20037ae4
 80050a8:	200379fc 	.word	0x200379fc
 80050ac:	20037ae8 	.word	0x20037ae8

080050b0 <BSP_LCD_DrawVLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80050b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050b2:	b087      	sub	sp, #28
 80050b4:	af02      	add	r7, sp, #8
 80050b6:	4603      	mov	r3, r0
 80050b8:	80fb      	strh	r3, [r7, #6]
 80050ba:	460b      	mov	r3, r1
 80050bc:	80bb      	strh	r3, [r7, #4]
 80050be:	4613      	mov	r3, r2
 80050c0:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 80050c2:	2300      	movs	r3, #0
 80050c4:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80050c6:	4b28      	ldr	r3, [pc, #160]	; (8005168 <BSP_LCD_DrawVLine+0xb8>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a28      	ldr	r2, [pc, #160]	; (800516c <BSP_LCD_DrawVLine+0xbc>)
 80050cc:	2134      	movs	r1, #52	; 0x34
 80050ce:	fb01 f303 	mul.w	r3, r1, r3
 80050d2:	4413      	add	r3, r2
 80050d4:	3348      	adds	r3, #72	; 0x48
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d114      	bne.n	8005106 <BSP_LCD_DrawVLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80050dc:	4b22      	ldr	r3, [pc, #136]	; (8005168 <BSP_LCD_DrawVLine+0xb8>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a22      	ldr	r2, [pc, #136]	; (800516c <BSP_LCD_DrawVLine+0xbc>)
 80050e2:	2134      	movs	r1, #52	; 0x34
 80050e4:	fb01 f303 	mul.w	r3, r1, r3
 80050e8:	4413      	add	r3, r2
 80050ea:	335c      	adds	r3, #92	; 0x5c
 80050ec:	681c      	ldr	r4, [r3, #0]
 80050ee:	f7ff fcfd 	bl	8004aec <BSP_LCD_GetXSize>
 80050f2:	4602      	mov	r2, r0
 80050f4:	88bb      	ldrh	r3, [r7, #4]
 80050f6:	fb03 f202 	mul.w	r2, r3, r2
 80050fa:	88fb      	ldrh	r3, [r7, #6]
 80050fc:	4413      	add	r3, r2
 80050fe:	005b      	lsls	r3, r3, #1
 8005100:	4423      	add	r3, r4
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	e013      	b.n	800512e <BSP_LCD_DrawVLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8005106:	4b18      	ldr	r3, [pc, #96]	; (8005168 <BSP_LCD_DrawVLine+0xb8>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a18      	ldr	r2, [pc, #96]	; (800516c <BSP_LCD_DrawVLine+0xbc>)
 800510c:	2134      	movs	r1, #52	; 0x34
 800510e:	fb01 f303 	mul.w	r3, r1, r3
 8005112:	4413      	add	r3, r2
 8005114:	335c      	adds	r3, #92	; 0x5c
 8005116:	681c      	ldr	r4, [r3, #0]
 8005118:	f7ff fce8 	bl	8004aec <BSP_LCD_GetXSize>
 800511c:	4602      	mov	r2, r0
 800511e:	88bb      	ldrh	r3, [r7, #4]
 8005120:	fb03 f202 	mul.w	r2, r3, r2
 8005124:	88fb      	ldrh	r3, [r7, #6]
 8005126:	4413      	add	r3, r2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	4423      	add	r3, r4
 800512c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 800512e:	4b0e      	ldr	r3, [pc, #56]	; (8005168 <BSP_LCD_DrawVLine+0xb8>)
 8005130:	681c      	ldr	r4, [r3, #0]
 8005132:	68fd      	ldr	r5, [r7, #12]
 8005134:	887e      	ldrh	r6, [r7, #2]
 8005136:	f7ff fcd9 	bl	8004aec <BSP_LCD_GetXSize>
 800513a:	4603      	mov	r3, r0
 800513c:	1e59      	subs	r1, r3, #1
 800513e:	4b0a      	ldr	r3, [pc, #40]	; (8005168 <BSP_LCD_DrawVLine+0xb8>)
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	480b      	ldr	r0, [pc, #44]	; (8005170 <BSP_LCD_DrawVLine+0xc0>)
 8005144:	4613      	mov	r3, r2
 8005146:	005b      	lsls	r3, r3, #1
 8005148:	4413      	add	r3, r2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	4403      	add	r3, r0
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	9301      	str	r3, [sp, #4]
 8005152:	9100      	str	r1, [sp, #0]
 8005154:	4633      	mov	r3, r6
 8005156:	2201      	movs	r2, #1
 8005158:	4629      	mov	r1, r5
 800515a:	4620      	mov	r0, r4
 800515c:	f000 fb68 	bl	8005830 <LL_FillBuffer>
}
 8005160:	bf00      	nop
 8005162:	3714      	adds	r7, #20
 8005164:	46bd      	mov	sp, r7
 8005166:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005168:	20037ae4 	.word	0x20037ae4
 800516c:	200379fc 	.word	0x200379fc
 8005170:	20037ae8 	.word	0x20037ae8

08005174 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8005174:	b5b0      	push	{r4, r5, r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	4603      	mov	r3, r0
 800517c:	603a      	str	r2, [r7, #0]
 800517e:	80fb      	strh	r3, [r7, #6]
 8005180:	460b      	mov	r3, r1
 8005182:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8005184:	4b1d      	ldr	r3, [pc, #116]	; (80051fc <BSP_LCD_DrawPixel+0x88>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a1d      	ldr	r2, [pc, #116]	; (8005200 <BSP_LCD_DrawPixel+0x8c>)
 800518a:	2134      	movs	r1, #52	; 0x34
 800518c:	fb01 f303 	mul.w	r3, r1, r3
 8005190:	4413      	add	r3, r2
 8005192:	3348      	adds	r3, #72	; 0x48
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2b02      	cmp	r3, #2
 8005198:	d116      	bne.n	80051c8 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 800519a:	4b18      	ldr	r3, [pc, #96]	; (80051fc <BSP_LCD_DrawPixel+0x88>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a18      	ldr	r2, [pc, #96]	; (8005200 <BSP_LCD_DrawPixel+0x8c>)
 80051a0:	2134      	movs	r1, #52	; 0x34
 80051a2:	fb01 f303 	mul.w	r3, r1, r3
 80051a6:	4413      	add	r3, r2
 80051a8:	335c      	adds	r3, #92	; 0x5c
 80051aa:	681c      	ldr	r4, [r3, #0]
 80051ac:	88bd      	ldrh	r5, [r7, #4]
 80051ae:	f7ff fc9d 	bl	8004aec <BSP_LCD_GetXSize>
 80051b2:	4603      	mov	r3, r0
 80051b4:	fb03 f205 	mul.w	r2, r3, r5
 80051b8:	88fb      	ldrh	r3, [r7, #6]
 80051ba:	4413      	add	r3, r2
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	4423      	add	r3, r4
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	b292      	uxth	r2, r2
 80051c4:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80051c6:	e015      	b.n	80051f4 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80051c8:	4b0c      	ldr	r3, [pc, #48]	; (80051fc <BSP_LCD_DrawPixel+0x88>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a0c      	ldr	r2, [pc, #48]	; (8005200 <BSP_LCD_DrawPixel+0x8c>)
 80051ce:	2134      	movs	r1, #52	; 0x34
 80051d0:	fb01 f303 	mul.w	r3, r1, r3
 80051d4:	4413      	add	r3, r2
 80051d6:	335c      	adds	r3, #92	; 0x5c
 80051d8:	681c      	ldr	r4, [r3, #0]
 80051da:	88bd      	ldrh	r5, [r7, #4]
 80051dc:	f7ff fc86 	bl	8004aec <BSP_LCD_GetXSize>
 80051e0:	4603      	mov	r3, r0
 80051e2:	fb03 f205 	mul.w	r2, r3, r5
 80051e6:	88fb      	ldrh	r3, [r7, #6]
 80051e8:	4413      	add	r3, r2
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	4423      	add	r3, r4
 80051ee:	461a      	mov	r2, r3
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	6013      	str	r3, [r2, #0]
}
 80051f4:	bf00      	nop
 80051f6:	3708      	adds	r7, #8
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bdb0      	pop	{r4, r5, r7, pc}
 80051fc:	20037ae4 	.word	0x20037ae4
 8005200:	200379fc 	.word	0x200379fc

08005204 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 8005204:	b590      	push	{r4, r7, lr}
 8005206:	b08b      	sub	sp, #44	; 0x2c
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8005210:	2300      	movs	r3, #0
 8005212:	627b      	str	r3, [r7, #36]	; 0x24
 8005214:	2300      	movs	r3, #0
 8005216:	61bb      	str	r3, [r7, #24]
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]
 800521c:	2300      	movs	r3, #0
 800521e:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 8005220:	2300      	movs	r3, #0
 8005222:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	330a      	adds	r3, #10
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	461a      	mov	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	330b      	adds	r3, #11
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	021b      	lsls	r3, r3, #8
 8005234:	441a      	add	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	330c      	adds	r3, #12
 800523a:	781b      	ldrb	r3, [r3, #0]
 800523c:	041b      	lsls	r3, r3, #16
 800523e:	441a      	add	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	330d      	adds	r3, #13
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	061b      	lsls	r3, r3, #24
 8005248:	4413      	add	r3, r2
 800524a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	3312      	adds	r3, #18
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	461a      	mov	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	3313      	adds	r3, #19
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	021b      	lsls	r3, r3, #8
 800525c:	441a      	add	r2, r3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	3314      	adds	r3, #20
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	041b      	lsls	r3, r3, #16
 8005266:	441a      	add	r2, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	3315      	adds	r3, #21
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	061b      	lsls	r3, r3, #24
 8005270:	4413      	add	r3, r2
 8005272:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	3316      	adds	r3, #22
 8005278:	781b      	ldrb	r3, [r3, #0]
 800527a:	461a      	mov	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	3317      	adds	r3, #23
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	021b      	lsls	r3, r3, #8
 8005284:	441a      	add	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	3318      	adds	r3, #24
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	041b      	lsls	r3, r3, #16
 800528e:	441a      	add	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	3319      	adds	r3, #25
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	061b      	lsls	r3, r3, #24
 8005298:	4413      	add	r3, r2
 800529a:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	331c      	adds	r3, #28
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	461a      	mov	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	331d      	adds	r3, #29
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	021b      	lsls	r3, r3, #8
 80052ac:	4413      	add	r3, r2
 80052ae:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 80052b0:	4b2b      	ldr	r3, [pc, #172]	; (8005360 <BSP_LCD_DrawBitmap+0x15c>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a2b      	ldr	r2, [pc, #172]	; (8005364 <BSP_LCD_DrawBitmap+0x160>)
 80052b6:	2134      	movs	r1, #52	; 0x34
 80052b8:	fb01 f303 	mul.w	r3, r1, r3
 80052bc:	4413      	add	r3, r2
 80052be:	335c      	adds	r3, #92	; 0x5c
 80052c0:	681c      	ldr	r4, [r3, #0]
 80052c2:	f7ff fc13 	bl	8004aec <BSP_LCD_GetXSize>
 80052c6:	4602      	mov	r2, r0
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	fb03 f202 	mul.w	r2, r3, r2
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	4413      	add	r3, r2
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	4423      	add	r3, r4
 80052d6:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	3b20      	subs	r3, #32
 80052dc:	2b07      	cmp	r3, #7
 80052de:	d802      	bhi.n	80052e6 <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 80052e0:	2300      	movs	r3, #0
 80052e2:	61fb      	str	r3, [r7, #28]
 80052e4:	e008      	b.n	80052f8 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	3b10      	subs	r3, #16
 80052ea:	2b07      	cmp	r3, #7
 80052ec:	d802      	bhi.n	80052f4 <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 80052ee:	2302      	movs	r3, #2
 80052f0:	61fb      	str	r3, [r7, #28]
 80052f2:	e001      	b.n	80052f8 <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 80052f4:	2301      	movs	r3, #1
 80052f6:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	3b01      	subs	r3, #1
 80052fc:	69ba      	ldr	r2, [r7, #24]
 80052fe:	fb02 f303 	mul.w	r3, r2, r3
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	08d2      	lsrs	r2, r2, #3
 8005306:	fb03 f202 	mul.w	r2, r3, r2
 800530a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530c:	4413      	add	r3, r2
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	4413      	add	r3, r2
 8005312:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8005314:	2300      	movs	r3, #0
 8005316:	627b      	str	r3, [r7, #36]	; 0x24
 8005318:	e018      	b.n	800534c <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 800531a:	6a39      	ldr	r1, [r7, #32]
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	69ba      	ldr	r2, [r7, #24]
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 fad1 	bl	80058c8 <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 8005326:	f7ff fbe1 	bl	8004aec <BSP_LCD_GetXSize>
 800532a:	4603      	mov	r3, r0
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	6a3a      	ldr	r2, [r7, #32]
 8005330:	4413      	add	r3, r2
 8005332:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	08db      	lsrs	r3, r3, #3
 8005338:	69ba      	ldr	r2, [r7, #24]
 800533a:	fb02 f303 	mul.w	r3, r2, r3
 800533e:	425b      	negs	r3, r3
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	4413      	add	r3, r2
 8005344:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 8005346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005348:	3301      	adds	r3, #1
 800534a:	627b      	str	r3, [r7, #36]	; 0x24
 800534c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	429a      	cmp	r2, r3
 8005352:	d3e2      	bcc.n	800531a <BSP_LCD_DrawBitmap+0x116>
  } 
}
 8005354:	bf00      	nop
 8005356:	bf00      	nop
 8005358:	372c      	adds	r7, #44	; 0x2c
 800535a:	46bd      	mov	sp, r7
 800535c:	bd90      	pop	{r4, r7, pc}
 800535e:	bf00      	nop
 8005360:	20037ae4 	.word	0x20037ae4
 8005364:	200379fc 	.word	0x200379fc

08005368 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8005368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800536c:	b086      	sub	sp, #24
 800536e:	af02      	add	r7, sp, #8
 8005370:	4604      	mov	r4, r0
 8005372:	4608      	mov	r0, r1
 8005374:	4611      	mov	r1, r2
 8005376:	461a      	mov	r2, r3
 8005378:	4623      	mov	r3, r4
 800537a:	80fb      	strh	r3, [r7, #6]
 800537c:	4603      	mov	r3, r0
 800537e:	80bb      	strh	r3, [r7, #4]
 8005380:	460b      	mov	r3, r1
 8005382:	807b      	strh	r3, [r7, #2]
 8005384:	4613      	mov	r3, r2
 8005386:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8005388:	2300      	movs	r3, #0
 800538a:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800538c:	4b30      	ldr	r3, [pc, #192]	; (8005450 <BSP_LCD_FillRect+0xe8>)
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	4930      	ldr	r1, [pc, #192]	; (8005454 <BSP_LCD_FillRect+0xec>)
 8005392:	4613      	mov	r3, r2
 8005394:	005b      	lsls	r3, r3, #1
 8005396:	4413      	add	r3, r2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	440b      	add	r3, r1
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4618      	mov	r0, r3
 80053a0:	f7ff fc7a 	bl	8004c98 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80053a4:	4b2a      	ldr	r3, [pc, #168]	; (8005450 <BSP_LCD_FillRect+0xe8>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a2b      	ldr	r2, [pc, #172]	; (8005458 <BSP_LCD_FillRect+0xf0>)
 80053aa:	2134      	movs	r1, #52	; 0x34
 80053ac:	fb01 f303 	mul.w	r3, r1, r3
 80053b0:	4413      	add	r3, r2
 80053b2:	3348      	adds	r3, #72	; 0x48
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2b02      	cmp	r3, #2
 80053b8:	d114      	bne.n	80053e4 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80053ba:	4b25      	ldr	r3, [pc, #148]	; (8005450 <BSP_LCD_FillRect+0xe8>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a26      	ldr	r2, [pc, #152]	; (8005458 <BSP_LCD_FillRect+0xf0>)
 80053c0:	2134      	movs	r1, #52	; 0x34
 80053c2:	fb01 f303 	mul.w	r3, r1, r3
 80053c6:	4413      	add	r3, r2
 80053c8:	335c      	adds	r3, #92	; 0x5c
 80053ca:	681c      	ldr	r4, [r3, #0]
 80053cc:	f7ff fb8e 	bl	8004aec <BSP_LCD_GetXSize>
 80053d0:	4602      	mov	r2, r0
 80053d2:	88bb      	ldrh	r3, [r7, #4]
 80053d4:	fb03 f202 	mul.w	r2, r3, r2
 80053d8:	88fb      	ldrh	r3, [r7, #6]
 80053da:	4413      	add	r3, r2
 80053dc:	005b      	lsls	r3, r3, #1
 80053de:	4423      	add	r3, r4
 80053e0:	60fb      	str	r3, [r7, #12]
 80053e2:	e013      	b.n	800540c <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80053e4:	4b1a      	ldr	r3, [pc, #104]	; (8005450 <BSP_LCD_FillRect+0xe8>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a1b      	ldr	r2, [pc, #108]	; (8005458 <BSP_LCD_FillRect+0xf0>)
 80053ea:	2134      	movs	r1, #52	; 0x34
 80053ec:	fb01 f303 	mul.w	r3, r1, r3
 80053f0:	4413      	add	r3, r2
 80053f2:	335c      	adds	r3, #92	; 0x5c
 80053f4:	681c      	ldr	r4, [r3, #0]
 80053f6:	f7ff fb79 	bl	8004aec <BSP_LCD_GetXSize>
 80053fa:	4602      	mov	r2, r0
 80053fc:	88bb      	ldrh	r3, [r7, #4]
 80053fe:	fb03 f202 	mul.w	r2, r3, r2
 8005402:	88fb      	ldrh	r3, [r7, #6]
 8005404:	4413      	add	r3, r2
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	4423      	add	r3, r4
 800540a:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 800540c:	4b10      	ldr	r3, [pc, #64]	; (8005450 <BSP_LCD_FillRect+0xe8>)
 800540e:	681c      	ldr	r4, [r3, #0]
 8005410:	68fd      	ldr	r5, [r7, #12]
 8005412:	887e      	ldrh	r6, [r7, #2]
 8005414:	f8b7 8000 	ldrh.w	r8, [r7]
 8005418:	f7ff fb68 	bl	8004aec <BSP_LCD_GetXSize>
 800541c:	4602      	mov	r2, r0
 800541e:	887b      	ldrh	r3, [r7, #2]
 8005420:	1ad1      	subs	r1, r2, r3
 8005422:	4b0b      	ldr	r3, [pc, #44]	; (8005450 <BSP_LCD_FillRect+0xe8>)
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	480b      	ldr	r0, [pc, #44]	; (8005454 <BSP_LCD_FillRect+0xec>)
 8005428:	4613      	mov	r3, r2
 800542a:	005b      	lsls	r3, r3, #1
 800542c:	4413      	add	r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	4403      	add	r3, r0
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	9301      	str	r3, [sp, #4]
 8005436:	9100      	str	r1, [sp, #0]
 8005438:	4643      	mov	r3, r8
 800543a:	4632      	mov	r2, r6
 800543c:	4629      	mov	r1, r5
 800543e:	4620      	mov	r0, r4
 8005440:	f000 f9f6 	bl	8005830 <LL_FillBuffer>
}
 8005444:	bf00      	nop
 8005446:	3710      	adds	r7, #16
 8005448:	46bd      	mov	sp, r7
 800544a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800544e:	bf00      	nop
 8005450:	20037ae4 	.word	0x20037ae4
 8005454:	20037ae8 	.word	0x20037ae8
 8005458:	200379fc 	.word	0x200379fc

0800545c <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8005460:	4b0a      	ldr	r3, [pc, #40]	; (800548c <BSP_LCD_DisplayOn+0x30>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	699a      	ldr	r2, [r3, #24]
 8005466:	4b09      	ldr	r3, [pc, #36]	; (800548c <BSP_LCD_DisplayOn+0x30>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f042 0201 	orr.w	r2, r2, #1
 800546e:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8005470:	2201      	movs	r2, #1
 8005472:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005476:	4806      	ldr	r0, [pc, #24]	; (8005490 <BSP_LCD_DisplayOn+0x34>)
 8005478:	f003 f8ee 	bl	8008658 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 800547c:	2201      	movs	r2, #1
 800547e:	2108      	movs	r1, #8
 8005480:	4804      	ldr	r0, [pc, #16]	; (8005494 <BSP_LCD_DisplayOn+0x38>)
 8005482:	f003 f8e9 	bl	8008658 <HAL_GPIO_WritePin>
}
 8005486:	bf00      	nop
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	200379fc 	.word	0x200379fc
 8005490:	40022000 	.word	0x40022000
 8005494:	40022800 	.word	0x40022800

08005498 <BSP_LCD_DisplayOff>:
/**
  * @brief  Disables the display.
  * @retval None
  */
void BSP_LCD_DisplayOff(void)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	af00      	add	r7, sp, #0
  /* Display Off */
  __HAL_LTDC_DISABLE(&hLtdcHandler);
 800549c:	4b0a      	ldr	r3, [pc, #40]	; (80054c8 <BSP_LCD_DisplayOff+0x30>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	699a      	ldr	r2, [r3, #24]
 80054a2:	4b09      	ldr	r3, [pc, #36]	; (80054c8 <BSP_LCD_DisplayOff+0x30>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f022 0201 	bic.w	r2, r2, #1
 80054aa:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_RESET);      /* De-assert LCD_DISP pin */
 80054ac:	2200      	movs	r2, #0
 80054ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054b2:	4806      	ldr	r0, [pc, #24]	; (80054cc <BSP_LCD_DisplayOff+0x34>)
 80054b4:	f003 f8d0 	bl	8008658 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_RESET);/* De-assert LCD_BL_CTRL pin */
 80054b8:	2200      	movs	r2, #0
 80054ba:	2108      	movs	r1, #8
 80054bc:	4804      	ldr	r0, [pc, #16]	; (80054d0 <BSP_LCD_DisplayOff+0x38>)
 80054be:	f003 f8cb 	bl	8008658 <HAL_GPIO_WritePin>
}
 80054c2:	bf00      	nop
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	200379fc 	.word	0x200379fc
 80054cc:	40022000 	.word	0x40022000
 80054d0:	40022800 	.word	0x40022800

080054d4 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b090      	sub	sp, #64	; 0x40
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80054de:	4b64      	ldr	r3, [pc, #400]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 80054e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054e2:	4a63      	ldr	r2, [pc, #396]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 80054e4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80054e8:	6453      	str	r3, [r2, #68]	; 0x44
 80054ea:	4b61      	ldr	r3, [pc, #388]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 80054ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80054f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80054f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80054f6:	4b5e      	ldr	r3, [pc, #376]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 80054f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fa:	4a5d      	ldr	r2, [pc, #372]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 80054fc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005500:	6313      	str	r3, [r2, #48]	; 0x30
 8005502:	4b5b      	ldr	r3, [pc, #364]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005506:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800550a:	627b      	str	r3, [r7, #36]	; 0x24
 800550c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800550e:	4b58      	ldr	r3, [pc, #352]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005512:	4a57      	ldr	r2, [pc, #348]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005514:	f043 0310 	orr.w	r3, r3, #16
 8005518:	6313      	str	r3, [r2, #48]	; 0x30
 800551a:	4b55      	ldr	r3, [pc, #340]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 800551c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800551e:	f003 0310 	and.w	r3, r3, #16
 8005522:	623b      	str	r3, [r7, #32]
 8005524:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005526:	4b52      	ldr	r3, [pc, #328]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800552a:	4a51      	ldr	r2, [pc, #324]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 800552c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005530:	6313      	str	r3, [r2, #48]	; 0x30
 8005532:	4b4f      	ldr	r3, [pc, #316]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800553a:	61fb      	str	r3, [r7, #28]
 800553c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800553e:	4b4c      	ldr	r3, [pc, #304]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005542:	4a4b      	ldr	r2, [pc, #300]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005548:	6313      	str	r3, [r2, #48]	; 0x30
 800554a:	4b49      	ldr	r3, [pc, #292]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 800554c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800554e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005552:	61bb      	str	r3, [r7, #24]
 8005554:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8005556:	4b46      	ldr	r3, [pc, #280]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800555a:	4a45      	ldr	r2, [pc, #276]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 800555c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005560:	6313      	str	r3, [r2, #48]	; 0x30
 8005562:	4b43      	ldr	r3, [pc, #268]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005566:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800556a:	617b      	str	r3, [r7, #20]
 800556c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800556e:	4b40      	ldr	r3, [pc, #256]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005572:	4a3f      	ldr	r2, [pc, #252]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005574:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005578:	6313      	str	r3, [r2, #48]	; 0x30
 800557a:	4b3d      	ldr	r3, [pc, #244]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 800557c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800557e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005582:	613b      	str	r3, [r7, #16]
 8005584:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8005586:	4b3a      	ldr	r3, [pc, #232]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800558a:	4a39      	ldr	r2, [pc, #228]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 800558c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005590:	6313      	str	r3, [r2, #48]	; 0x30
 8005592:	4b37      	ldr	r3, [pc, #220]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 8005594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005596:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800559a:	60fb      	str	r3, [r7, #12]
 800559c:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800559e:	4b34      	ldr	r3, [pc, #208]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 80055a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a2:	4a33      	ldr	r2, [pc, #204]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 80055a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80055a8:	6313      	str	r3, [r2, #48]	; 0x30
 80055aa:	4b31      	ldr	r3, [pc, #196]	; (8005670 <BSP_LCD_MspInit+0x19c>)
 80055ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055b2:	60bb      	str	r3, [r7, #8]
 80055b4:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 80055b6:	2310      	movs	r3, #16
 80055b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80055ba:	2302      	movs	r3, #2
 80055bc:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80055be:	2300      	movs	r3, #0
 80055c0:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80055c2:	2302      	movs	r3, #2
 80055c4:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80055c6:	230e      	movs	r3, #14
 80055c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80055ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80055ce:	4619      	mov	r1, r3
 80055d0:	4828      	ldr	r0, [pc, #160]	; (8005674 <BSP_LCD_MspInit+0x1a0>)
 80055d2:	f002 fd71 	bl	80080b8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80055d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055da:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80055dc:	2302      	movs	r3, #2
 80055de:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80055e0:	2309      	movs	r3, #9
 80055e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80055e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80055e8:	4619      	mov	r1, r3
 80055ea:	4823      	ldr	r0, [pc, #140]	; (8005678 <BSP_LCD_MspInit+0x1a4>)
 80055ec:	f002 fd64 	bl	80080b8 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80055f0:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 80055f4:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80055f6:	2302      	movs	r3, #2
 80055f8:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80055fa:	230e      	movs	r3, #14
 80055fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80055fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005602:	4619      	mov	r1, r3
 8005604:	481d      	ldr	r0, [pc, #116]	; (800567c <BSP_LCD_MspInit+0x1a8>)
 8005606:	f002 fd57 	bl	80080b8 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 800560a:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800560e:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005610:	2302      	movs	r3, #2
 8005612:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8005614:	230e      	movs	r3, #14
 8005616:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8005618:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800561c:	4619      	mov	r1, r3
 800561e:	4818      	ldr	r0, [pc, #96]	; (8005680 <BSP_LCD_MspInit+0x1ac>)
 8005620:	f002 fd4a 	bl	80080b8 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8005624:	23f7      	movs	r3, #247	; 0xf7
 8005626:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005628:	2302      	movs	r3, #2
 800562a:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800562c:	230e      	movs	r3, #14
 800562e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8005630:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005634:	4619      	mov	r1, r3
 8005636:	4813      	ldr	r0, [pc, #76]	; (8005684 <BSP_LCD_MspInit+0x1b0>)
 8005638:	f002 fd3e 	bl	80080b8 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 800563c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005640:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8005642:	2301      	movs	r3, #1
 8005644:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8005646:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800564a:	4619      	mov	r1, r3
 800564c:	480b      	ldr	r0, [pc, #44]	; (800567c <BSP_LCD_MspInit+0x1a8>)
 800564e:	f002 fd33 	bl	80080b8 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8005652:	2308      	movs	r3, #8
 8005654:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8005656:	2301      	movs	r3, #1
 8005658:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 800565a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800565e:	4619      	mov	r1, r3
 8005660:	4808      	ldr	r0, [pc, #32]	; (8005684 <BSP_LCD_MspInit+0x1b0>)
 8005662:	f002 fd29 	bl	80080b8 <HAL_GPIO_Init>
}
 8005666:	bf00      	nop
 8005668:	3740      	adds	r7, #64	; 0x40
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	40023800 	.word	0x40023800
 8005674:	40021000 	.word	0x40021000
 8005678:	40021800 	.word	0x40021800
 800567c:	40022000 	.word	0x40022000
 8005680:	40022400 	.word	0x40022400
 8005684:	40022800 	.word	0x40022800

08005688 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8005692:	4b0a      	ldr	r3, [pc, #40]	; (80056bc <BSP_LCD_ClockConfig+0x34>)
 8005694:	2208      	movs	r2, #8
 8005696:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8005698:	4b08      	ldr	r3, [pc, #32]	; (80056bc <BSP_LCD_ClockConfig+0x34>)
 800569a:	22c0      	movs	r2, #192	; 0xc0
 800569c:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 800569e:	4b07      	ldr	r3, [pc, #28]	; (80056bc <BSP_LCD_ClockConfig+0x34>)
 80056a0:	2205      	movs	r2, #5
 80056a2:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80056a4:	4b05      	ldr	r3, [pc, #20]	; (80056bc <BSP_LCD_ClockConfig+0x34>)
 80056a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80056aa:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 80056ac:	4803      	ldr	r0, [pc, #12]	; (80056bc <BSP_LCD_ClockConfig+0x34>)
 80056ae:	f004 fddd 	bl	800a26c <HAL_RCCEx_PeriphCLKConfig>
}
 80056b2:	bf00      	nop
 80056b4:	3708      	adds	r7, #8
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	20037b00 	.word	0x20037b00

080056c0 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b088      	sub	sp, #32
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	4603      	mov	r3, r0
 80056c8:	603a      	str	r2, [r7, #0]
 80056ca:	80fb      	strh	r3, [r7, #6]
 80056cc:	460b      	mov	r3, r1
 80056ce:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80056d0:	2300      	movs	r3, #0
 80056d2:	61fb      	str	r3, [r7, #28]
 80056d4:	2300      	movs	r3, #0
 80056d6:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 80056d8:	4b53      	ldr	r3, [pc, #332]	; (8005828 <DrawChar+0x168>)
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	4953      	ldr	r1, [pc, #332]	; (800582c <DrawChar+0x16c>)
 80056de:	4613      	mov	r3, r2
 80056e0:	005b      	lsls	r3, r3, #1
 80056e2:	4413      	add	r3, r2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	440b      	add	r3, r1
 80056e8:	3308      	adds	r3, #8
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	88db      	ldrh	r3, [r3, #6]
 80056ee:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80056f0:	4b4d      	ldr	r3, [pc, #308]	; (8005828 <DrawChar+0x168>)
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	494d      	ldr	r1, [pc, #308]	; (800582c <DrawChar+0x16c>)
 80056f6:	4613      	mov	r3, r2
 80056f8:	005b      	lsls	r3, r3, #1
 80056fa:	4413      	add	r3, r2
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	440b      	add	r3, r1
 8005700:	3308      	adds	r3, #8
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	889b      	ldrh	r3, [r3, #4]
 8005706:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8005708:	8a3b      	ldrh	r3, [r7, #16]
 800570a:	3307      	adds	r3, #7
 800570c:	2b00      	cmp	r3, #0
 800570e:	da00      	bge.n	8005712 <DrawChar+0x52>
 8005710:	3307      	adds	r3, #7
 8005712:	10db      	asrs	r3, r3, #3
 8005714:	b2db      	uxtb	r3, r3
 8005716:	00db      	lsls	r3, r3, #3
 8005718:	b2da      	uxtb	r2, r3
 800571a:	8a3b      	ldrh	r3, [r7, #16]
 800571c:	b2db      	uxtb	r3, r3
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 8005722:	2300      	movs	r3, #0
 8005724:	61fb      	str	r3, [r7, #28]
 8005726:	e076      	b.n	8005816 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8005728:	8a3b      	ldrh	r3, [r7, #16]
 800572a:	3307      	adds	r3, #7
 800572c:	2b00      	cmp	r3, #0
 800572e:	da00      	bge.n	8005732 <DrawChar+0x72>
 8005730:	3307      	adds	r3, #7
 8005732:	10db      	asrs	r3, r3, #3
 8005734:	461a      	mov	r2, r3
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	fb02 f303 	mul.w	r3, r2, r3
 800573c:	683a      	ldr	r2, [r7, #0]
 800573e:	4413      	add	r3, r2
 8005740:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8005742:	8a3b      	ldrh	r3, [r7, #16]
 8005744:	3307      	adds	r3, #7
 8005746:	2b00      	cmp	r3, #0
 8005748:	da00      	bge.n	800574c <DrawChar+0x8c>
 800574a:	3307      	adds	r3, #7
 800574c:	10db      	asrs	r3, r3, #3
 800574e:	2b01      	cmp	r3, #1
 8005750:	d002      	beq.n	8005758 <DrawChar+0x98>
 8005752:	2b02      	cmp	r3, #2
 8005754:	d004      	beq.n	8005760 <DrawChar+0xa0>
 8005756:	e00c      	b.n	8005772 <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	617b      	str	r3, [r7, #20]
      break;
 800575e:	e016      	b.n	800578e <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	021b      	lsls	r3, r3, #8
 8005766:	68ba      	ldr	r2, [r7, #8]
 8005768:	3201      	adds	r2, #1
 800576a:	7812      	ldrb	r2, [r2, #0]
 800576c:	4313      	orrs	r3, r2
 800576e:	617b      	str	r3, [r7, #20]
      break;
 8005770:	e00d      	b.n	800578e <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	781b      	ldrb	r3, [r3, #0]
 8005776:	041a      	lsls	r2, r3, #16
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	3301      	adds	r3, #1
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	021b      	lsls	r3, r3, #8
 8005780:	4313      	orrs	r3, r2
 8005782:	68ba      	ldr	r2, [r7, #8]
 8005784:	3202      	adds	r2, #2
 8005786:	7812      	ldrb	r2, [r2, #0]
 8005788:	4313      	orrs	r3, r2
 800578a:	617b      	str	r3, [r7, #20]
      break;
 800578c:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 800578e:	2300      	movs	r3, #0
 8005790:	61bb      	str	r3, [r7, #24]
 8005792:	e036      	b.n	8005802 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8005794:	8a3a      	ldrh	r2, [r7, #16]
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	1ad2      	subs	r2, r2, r3
 800579a:	7bfb      	ldrb	r3, [r7, #15]
 800579c:	4413      	add	r3, r2
 800579e:	3b01      	subs	r3, #1
 80057a0:	2201      	movs	r2, #1
 80057a2:	fa02 f303 	lsl.w	r3, r2, r3
 80057a6:	461a      	mov	r2, r3
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	4013      	ands	r3, r2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d012      	beq.n	80057d6 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	b29a      	uxth	r2, r3
 80057b4:	88fb      	ldrh	r3, [r7, #6]
 80057b6:	4413      	add	r3, r2
 80057b8:	b298      	uxth	r0, r3
 80057ba:	4b1b      	ldr	r3, [pc, #108]	; (8005828 <DrawChar+0x168>)
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	491b      	ldr	r1, [pc, #108]	; (800582c <DrawChar+0x16c>)
 80057c0:	4613      	mov	r3, r2
 80057c2:	005b      	lsls	r3, r3, #1
 80057c4:	4413      	add	r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	440b      	add	r3, r1
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	88bb      	ldrh	r3, [r7, #4]
 80057ce:	4619      	mov	r1, r3
 80057d0:	f7ff fcd0 	bl	8005174 <BSP_LCD_DrawPixel>
 80057d4:	e012      	b.n	80057fc <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	b29a      	uxth	r2, r3
 80057da:	88fb      	ldrh	r3, [r7, #6]
 80057dc:	4413      	add	r3, r2
 80057de:	b298      	uxth	r0, r3
 80057e0:	4b11      	ldr	r3, [pc, #68]	; (8005828 <DrawChar+0x168>)
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	4911      	ldr	r1, [pc, #68]	; (800582c <DrawChar+0x16c>)
 80057e6:	4613      	mov	r3, r2
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	4413      	add	r3, r2
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	440b      	add	r3, r1
 80057f0:	3304      	adds	r3, #4
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	88bb      	ldrh	r3, [r7, #4]
 80057f6:	4619      	mov	r1, r3
 80057f8:	f7ff fcbc 	bl	8005174 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	3301      	adds	r3, #1
 8005800:	61bb      	str	r3, [r7, #24]
 8005802:	8a3b      	ldrh	r3, [r7, #16]
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	429a      	cmp	r2, r3
 8005808:	d3c4      	bcc.n	8005794 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 800580a:	88bb      	ldrh	r3, [r7, #4]
 800580c:	3301      	adds	r3, #1
 800580e:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	3301      	adds	r3, #1
 8005814:	61fb      	str	r3, [r7, #28]
 8005816:	8a7b      	ldrh	r3, [r7, #18]
 8005818:	69fa      	ldr	r2, [r7, #28]
 800581a:	429a      	cmp	r2, r3
 800581c:	d384      	bcc.n	8005728 <DrawChar+0x68>
  }
}
 800581e:	bf00      	nop
 8005820:	bf00      	nop
 8005822:	3720      	adds	r7, #32
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}
 8005828:	20037ae4 	.word	0x20037ae4
 800582c:	20037ae8 	.word	0x20037ae8

08005830 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b086      	sub	sp, #24
 8005834:	af02      	add	r7, sp, #8
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	607a      	str	r2, [r7, #4]
 800583c:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 800583e:	4b1e      	ldr	r3, [pc, #120]	; (80058b8 <LL_FillBuffer+0x88>)
 8005840:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005844:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8005846:	4b1d      	ldr	r3, [pc, #116]	; (80058bc <LL_FillBuffer+0x8c>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a1d      	ldr	r2, [pc, #116]	; (80058c0 <LL_FillBuffer+0x90>)
 800584c:	2134      	movs	r1, #52	; 0x34
 800584e:	fb01 f303 	mul.w	r3, r1, r3
 8005852:	4413      	add	r3, r2
 8005854:	3348      	adds	r3, #72	; 0x48
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2b02      	cmp	r3, #2
 800585a:	d103      	bne.n	8005864 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 800585c:	4b16      	ldr	r3, [pc, #88]	; (80058b8 <LL_FillBuffer+0x88>)
 800585e:	2202      	movs	r2, #2
 8005860:	609a      	str	r2, [r3, #8]
 8005862:	e002      	b.n	800586a <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8005864:	4b14      	ldr	r3, [pc, #80]	; (80058b8 <LL_FillBuffer+0x88>)
 8005866:	2200      	movs	r2, #0
 8005868:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 800586a:	4a13      	ldr	r2, [pc, #76]	; (80058b8 <LL_FillBuffer+0x88>)
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8005870:	4b11      	ldr	r3, [pc, #68]	; (80058b8 <LL_FillBuffer+0x88>)
 8005872:	4a14      	ldr	r2, [pc, #80]	; (80058c4 <LL_FillBuffer+0x94>)
 8005874:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8005876:	4810      	ldr	r0, [pc, #64]	; (80058b8 <LL_FillBuffer+0x88>)
 8005878:	f002 f992 	bl	8007ba0 <HAL_DMA2D_Init>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d115      	bne.n	80058ae <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8005882:	68f9      	ldr	r1, [r7, #12]
 8005884:	480c      	ldr	r0, [pc, #48]	; (80058b8 <LL_FillBuffer+0x88>)
 8005886:	f002 fae9 	bl	8007e5c <HAL_DMA2D_ConfigLayer>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d10e      	bne.n	80058ae <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8005890:	68ba      	ldr	r2, [r7, #8]
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	9300      	str	r3, [sp, #0]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	69f9      	ldr	r1, [r7, #28]
 800589a:	4807      	ldr	r0, [pc, #28]	; (80058b8 <LL_FillBuffer+0x88>)
 800589c:	f002 f9ca 	bl	8007c34 <HAL_DMA2D_Start>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d103      	bne.n	80058ae <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 80058a6:	210a      	movs	r1, #10
 80058a8:	4803      	ldr	r0, [pc, #12]	; (80058b8 <LL_FillBuffer+0x88>)
 80058aa:	f002 f9ee 	bl	8007c8a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80058ae:	bf00      	nop
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	20037aa4 	.word	0x20037aa4
 80058bc:	20037ae4 	.word	0x20037ae4
 80058c0:	200379fc 	.word	0x200379fc
 80058c4:	4002b000 	.word	0x4002b000

080058c8 <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b086      	sub	sp, #24
 80058cc:	af02      	add	r7, sp, #8
 80058ce:	60f8      	str	r0, [r7, #12]
 80058d0:	60b9      	str	r1, [r7, #8]
 80058d2:	607a      	str	r2, [r7, #4]
 80058d4:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 80058d6:	4b1c      	ldr	r3, [pc, #112]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 80058d8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80058dc:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80058de:	4b1a      	ldr	r3, [pc, #104]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 80058e0:	2200      	movs	r2, #0
 80058e2:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 80058e4:	4b18      	ldr	r3, [pc, #96]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 80058e6:	2200      	movs	r2, #0
 80058e8:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80058ea:	4b17      	ldr	r3, [pc, #92]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 80058ec:	2200      	movs	r2, #0
 80058ee:	631a      	str	r2, [r3, #48]	; 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 80058f0:	4b15      	ldr	r3, [pc, #84]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 80058f2:	22ff      	movs	r2, #255	; 0xff
 80058f4:	635a      	str	r2, [r3, #52]	; 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 80058f6:	4a14      	ldr	r2, [pc, #80]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	62d3      	str	r3, [r2, #44]	; 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 80058fc:	4b12      	ldr	r3, [pc, #72]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 80058fe:	2200      	movs	r2, #0
 8005900:	629a      	str	r2, [r3, #40]	; 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 8005902:	4b11      	ldr	r3, [pc, #68]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 8005904:	4a11      	ldr	r2, [pc, #68]	; (800594c <LL_ConvertLineToARGB8888+0x84>)
 8005906:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8005908:	480f      	ldr	r0, [pc, #60]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 800590a:	f002 f949 	bl	8007ba0 <HAL_DMA2D_Init>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d115      	bne.n	8005940 <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 8005914:	2101      	movs	r1, #1
 8005916:	480c      	ldr	r0, [pc, #48]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 8005918:	f002 faa0 	bl	8007e5c <HAL_DMA2D_ConfigLayer>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d10e      	bne.n	8005940 <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8005922:	68f9      	ldr	r1, [r7, #12]
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	2301      	movs	r3, #1
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4806      	ldr	r0, [pc, #24]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 800592e:	f002 f981 	bl	8007c34 <HAL_DMA2D_Start>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d103      	bne.n	8005940 <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8005938:	210a      	movs	r1, #10
 800593a:	4803      	ldr	r0, [pc, #12]	; (8005948 <LL_ConvertLineToARGB8888+0x80>)
 800593c:	f002 f9a5 	bl	8007c8a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8005940:	bf00      	nop
 8005942:	3710      	adds	r7, #16
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	20037aa4 	.word	0x20037aa4
 800594c:	4002b000 	.word	0x4002b000

08005950 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8005950:	b580      	push	{r7, lr}
 8005952:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8005954:	4b29      	ldr	r3, [pc, #164]	; (80059fc <BSP_SDRAM_Init+0xac>)
 8005956:	4a2a      	ldr	r2, [pc, #168]	; (8005a00 <BSP_SDRAM_Init+0xb0>)
 8005958:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 800595a:	4b2a      	ldr	r3, [pc, #168]	; (8005a04 <BSP_SDRAM_Init+0xb4>)
 800595c:	2202      	movs	r2, #2
 800595e:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8005960:	4b28      	ldr	r3, [pc, #160]	; (8005a04 <BSP_SDRAM_Init+0xb4>)
 8005962:	2207      	movs	r2, #7
 8005964:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8005966:	4b27      	ldr	r3, [pc, #156]	; (8005a04 <BSP_SDRAM_Init+0xb4>)
 8005968:	2204      	movs	r2, #4
 800596a:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 800596c:	4b25      	ldr	r3, [pc, #148]	; (8005a04 <BSP_SDRAM_Init+0xb4>)
 800596e:	2207      	movs	r2, #7
 8005970:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8005972:	4b24      	ldr	r3, [pc, #144]	; (8005a04 <BSP_SDRAM_Init+0xb4>)
 8005974:	2202      	movs	r2, #2
 8005976:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8005978:	4b22      	ldr	r3, [pc, #136]	; (8005a04 <BSP_SDRAM_Init+0xb4>)
 800597a:	2202      	movs	r2, #2
 800597c:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 800597e:	4b21      	ldr	r3, [pc, #132]	; (8005a04 <BSP_SDRAM_Init+0xb4>)
 8005980:	2202      	movs	r2, #2
 8005982:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8005984:	4b1d      	ldr	r3, [pc, #116]	; (80059fc <BSP_SDRAM_Init+0xac>)
 8005986:	2200      	movs	r2, #0
 8005988:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800598a:	4b1c      	ldr	r3, [pc, #112]	; (80059fc <BSP_SDRAM_Init+0xac>)
 800598c:	2200      	movs	r2, #0
 800598e:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8005990:	4b1a      	ldr	r3, [pc, #104]	; (80059fc <BSP_SDRAM_Init+0xac>)
 8005992:	2204      	movs	r2, #4
 8005994:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8005996:	4b19      	ldr	r3, [pc, #100]	; (80059fc <BSP_SDRAM_Init+0xac>)
 8005998:	2210      	movs	r2, #16
 800599a:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800599c:	4b17      	ldr	r3, [pc, #92]	; (80059fc <BSP_SDRAM_Init+0xac>)
 800599e:	2240      	movs	r2, #64	; 0x40
 80059a0:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 80059a2:	4b16      	ldr	r3, [pc, #88]	; (80059fc <BSP_SDRAM_Init+0xac>)
 80059a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80059a8:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80059aa:	4b14      	ldr	r3, [pc, #80]	; (80059fc <BSP_SDRAM_Init+0xac>)
 80059ac:	2200      	movs	r2, #0
 80059ae:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80059b0:	4b12      	ldr	r3, [pc, #72]	; (80059fc <BSP_SDRAM_Init+0xac>)
 80059b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059b6:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 80059b8:	4b10      	ldr	r3, [pc, #64]	; (80059fc <BSP_SDRAM_Init+0xac>)
 80059ba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80059be:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 80059c0:	4b0e      	ldr	r3, [pc, #56]	; (80059fc <BSP_SDRAM_Init+0xac>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80059c6:	2100      	movs	r1, #0
 80059c8:	480c      	ldr	r0, [pc, #48]	; (80059fc <BSP_SDRAM_Init+0xac>)
 80059ca:	f000 f87f 	bl	8005acc <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80059ce:	490d      	ldr	r1, [pc, #52]	; (8005a04 <BSP_SDRAM_Init+0xb4>)
 80059d0:	480a      	ldr	r0, [pc, #40]	; (80059fc <BSP_SDRAM_Init+0xac>)
 80059d2:	f006 fc73 	bl	800c2bc <HAL_SDRAM_Init>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d003      	beq.n	80059e4 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80059dc:	4b0a      	ldr	r3, [pc, #40]	; (8005a08 <BSP_SDRAM_Init+0xb8>)
 80059de:	2201      	movs	r2, #1
 80059e0:	701a      	strb	r2, [r3, #0]
 80059e2:	e002      	b.n	80059ea <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80059e4:	4b08      	ldr	r3, [pc, #32]	; (8005a08 <BSP_SDRAM_Init+0xb8>)
 80059e6:	2200      	movs	r2, #0
 80059e8:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80059ea:	f240 6003 	movw	r0, #1539	; 0x603
 80059ee:	f000 f80d 	bl	8005a0c <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80059f2:	4b05      	ldr	r3, [pc, #20]	; (8005a08 <BSP_SDRAM_Init+0xb8>)
 80059f4:	781b      	ldrb	r3, [r3, #0]
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	20037b84 	.word	0x20037b84
 8005a00:	a0000140 	.word	0xa0000140
 8005a04:	20037bb8 	.word	0x20037bb8
 8005a08:	200000c4 	.word	0x200000c4

08005a0c <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8005a14:	2300      	movs	r3, #0
 8005a16:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8005a18:	4b2a      	ldr	r3, [pc, #168]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005a1e:	4b29      	ldr	r3, [pc, #164]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a20:	2210      	movs	r2, #16
 8005a22:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8005a24:	4b27      	ldr	r3, [pc, #156]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a26:	2201      	movs	r2, #1
 8005a28:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8005a2a:	4b26      	ldr	r3, [pc, #152]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005a30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a34:	4923      	ldr	r1, [pc, #140]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a36:	4824      	ldr	r0, [pc, #144]	; (8005ac8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005a38:	f006 fc74 	bl	800c324 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8005a3c:	2001      	movs	r0, #1
 8005a3e:	f000 ff7b 	bl	8006938 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8005a42:	4b20      	ldr	r3, [pc, #128]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a44:	2202      	movs	r2, #2
 8005a46:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005a48:	4b1e      	ldr	r3, [pc, #120]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a4a:	2210      	movs	r2, #16
 8005a4c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8005a4e:	4b1d      	ldr	r3, [pc, #116]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a50:	2201      	movs	r2, #1
 8005a52:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8005a54:	4b1b      	ldr	r3, [pc, #108]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a56:	2200      	movs	r2, #0
 8005a58:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8005a5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a5e:	4919      	ldr	r1, [pc, #100]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a60:	4819      	ldr	r0, [pc, #100]	; (8005ac8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005a62:	f006 fc5f 	bl	800c324 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8005a66:	4b17      	ldr	r3, [pc, #92]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a68:	2203      	movs	r2, #3
 8005a6a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005a6c:	4b15      	ldr	r3, [pc, #84]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a6e:	2210      	movs	r2, #16
 8005a70:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8005a72:	4b14      	ldr	r3, [pc, #80]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a74:	2208      	movs	r2, #8
 8005a76:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8005a78:	4b12      	ldr	r3, [pc, #72]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005a7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a82:	4910      	ldr	r1, [pc, #64]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a84:	4810      	ldr	r0, [pc, #64]	; (8005ac8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005a86:	f006 fc4d 	bl	800c324 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8005a8a:	f44f 7308 	mov.w	r3, #544	; 0x220
 8005a8e:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8005a90:	4b0c      	ldr	r3, [pc, #48]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a92:	2204      	movs	r2, #4
 8005a94:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005a96:	4b0b      	ldr	r3, [pc, #44]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a98:	2210      	movs	r2, #16
 8005a9a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8005a9c:	4b09      	ldr	r3, [pc, #36]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	4a07      	ldr	r2, [pc, #28]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005aa6:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005aa8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005aac:	4905      	ldr	r1, [pc, #20]	; (8005ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005aae:	4806      	ldr	r0, [pc, #24]	; (8005ac8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005ab0:	f006 fc38 	bl	800c324 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8005ab4:	6879      	ldr	r1, [r7, #4]
 8005ab6:	4804      	ldr	r0, [pc, #16]	; (8005ac8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005ab8:	f006 fc69 	bl	800c38e <HAL_SDRAM_ProgramRefreshRate>
}
 8005abc:	bf00      	nop
 8005abe:	3710      	adds	r7, #16
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	20037bd4 	.word	0x20037bd4
 8005ac8:	20037b84 	.word	0x20037b84

08005acc <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b090      	sub	sp, #64	; 0x40
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005ad6:	4b70      	ldr	r3, [pc, #448]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ada:	4a6f      	ldr	r2, [pc, #444]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005adc:	f043 0301 	orr.w	r3, r3, #1
 8005ae0:	6393      	str	r3, [r2, #56]	; 0x38
 8005ae2:	4b6d      	ldr	r3, [pc, #436]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	62bb      	str	r3, [r7, #40]	; 0x28
 8005aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8005aee:	4b6a      	ldr	r3, [pc, #424]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af2:	4a69      	ldr	r2, [pc, #420]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005af4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005af8:	6313      	str	r3, [r2, #48]	; 0x30
 8005afa:	4b67      	ldr	r3, [pc, #412]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005afe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b02:	627b      	str	r3, [r7, #36]	; 0x24
 8005b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b06:	4b64      	ldr	r3, [pc, #400]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b0a:	4a63      	ldr	r2, [pc, #396]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b0c:	f043 0304 	orr.w	r3, r3, #4
 8005b10:	6313      	str	r3, [r2, #48]	; 0x30
 8005b12:	4b61      	ldr	r3, [pc, #388]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b16:	f003 0304 	and.w	r3, r3, #4
 8005b1a:	623b      	str	r3, [r7, #32]
 8005b1c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005b1e:	4b5e      	ldr	r3, [pc, #376]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b22:	4a5d      	ldr	r2, [pc, #372]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b24:	f043 0308 	orr.w	r3, r3, #8
 8005b28:	6313      	str	r3, [r2, #48]	; 0x30
 8005b2a:	4b5b      	ldr	r3, [pc, #364]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b2e:	f003 0308 	and.w	r3, r3, #8
 8005b32:	61fb      	str	r3, [r7, #28]
 8005b34:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005b36:	4b58      	ldr	r3, [pc, #352]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b3a:	4a57      	ldr	r2, [pc, #348]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b3c:	f043 0310 	orr.w	r3, r3, #16
 8005b40:	6313      	str	r3, [r2, #48]	; 0x30
 8005b42:	4b55      	ldr	r3, [pc, #340]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b46:	f003 0310 	and.w	r3, r3, #16
 8005b4a:	61bb      	str	r3, [r7, #24]
 8005b4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005b4e:	4b52      	ldr	r3, [pc, #328]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b52:	4a51      	ldr	r2, [pc, #324]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b54:	f043 0320 	orr.w	r3, r3, #32
 8005b58:	6313      	str	r3, [r2, #48]	; 0x30
 8005b5a:	4b4f      	ldr	r3, [pc, #316]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b5e:	f003 0320 	and.w	r3, r3, #32
 8005b62:	617b      	str	r3, [r7, #20]
 8005b64:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005b66:	4b4c      	ldr	r3, [pc, #304]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b6a:	4a4b      	ldr	r2, [pc, #300]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b70:	6313      	str	r3, [r2, #48]	; 0x30
 8005b72:	4b49      	ldr	r3, [pc, #292]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b7a:	613b      	str	r3, [r7, #16]
 8005b7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005b7e:	4b46      	ldr	r3, [pc, #280]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b82:	4a45      	ldr	r2, [pc, #276]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b88:	6313      	str	r3, [r2, #48]	; 0x30
 8005b8a:	4b43      	ldr	r3, [pc, #268]	; (8005c98 <BSP_SDRAM_MspInit+0x1cc>)
 8005b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b92:	60fb      	str	r3, [r7, #12]
 8005b94:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005b96:	2302      	movs	r3, #2
 8005b98:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8005ba2:	230c      	movs	r3, #12
 8005ba4:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8005ba6:	2308      	movs	r3, #8
 8005ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8005baa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005bae:	4619      	mov	r1, r3
 8005bb0:	483a      	ldr	r0, [pc, #232]	; (8005c9c <BSP_SDRAM_MspInit+0x1d0>)
 8005bb2:	f002 fa81 	bl	80080b8 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8005bb6:	f24c 7303 	movw	r3, #50947	; 0xc703
 8005bba:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005bbc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	4837      	ldr	r0, [pc, #220]	; (8005ca0 <BSP_SDRAM_MspInit+0x1d4>)
 8005bc4:	f002 fa78 	bl	80080b8 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8005bc8:	f64f 7383 	movw	r3, #65411	; 0xff83
 8005bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8005bce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	4833      	ldr	r0, [pc, #204]	; (8005ca4 <BSP_SDRAM_MspInit+0x1d8>)
 8005bd6:	f002 fa6f 	bl	80080b8 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8005bda:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8005bde:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8005be0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005be4:	4619      	mov	r1, r3
 8005be6:	4830      	ldr	r0, [pc, #192]	; (8005ca8 <BSP_SDRAM_MspInit+0x1dc>)
 8005be8:	f002 fa66 	bl	80080b8 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8005bec:	f248 1333 	movw	r3, #33075	; 0x8133
 8005bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8005bf2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	482c      	ldr	r0, [pc, #176]	; (8005cac <BSP_SDRAM_MspInit+0x1e0>)
 8005bfa:	f002 fa5d 	bl	80080b8 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8005bfe:	2328      	movs	r3, #40	; 0x28
 8005c00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8005c02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005c06:	4619      	mov	r1, r3
 8005c08:	4829      	ldr	r0, [pc, #164]	; (8005cb0 <BSP_SDRAM_MspInit+0x1e4>)
 8005c0a:	f002 fa55 	bl	80080b8 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8005c0e:	4b29      	ldr	r3, [pc, #164]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c10:	2200      	movs	r2, #0
 8005c12:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8005c14:	4b27      	ldr	r3, [pc, #156]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c16:	2280      	movs	r2, #128	; 0x80
 8005c18:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8005c1a:	4b26      	ldr	r3, [pc, #152]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c20:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8005c22:	4b24      	ldr	r3, [pc, #144]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005c28:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005c2a:	4b22      	ldr	r3, [pc, #136]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005c30:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8005c32:	4b20      	ldr	r3, [pc, #128]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c34:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005c38:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8005c3a:	4b1e      	ldr	r3, [pc, #120]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8005c40:	4b1c      	ldr	r3, [pc, #112]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c42:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005c46:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8005c48:	4b1a      	ldr	r3, [pc, #104]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8005c4e:	4b19      	ldr	r3, [pc, #100]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c50:	2203      	movs	r2, #3
 8005c52:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8005c54:	4b17      	ldr	r3, [pc, #92]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c56:	2200      	movs	r2, #0
 8005c58:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8005c5a:	4b16      	ldr	r3, [pc, #88]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8005c60:	4b14      	ldr	r3, [pc, #80]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c62:	4a15      	ldr	r2, [pc, #84]	; (8005cb8 <BSP_SDRAM_MspInit+0x1ec>)
 8005c64:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a12      	ldr	r2, [pc, #72]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c6a:	631a      	str	r2, [r3, #48]	; 0x30
 8005c6c:	4a11      	ldr	r2, [pc, #68]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8005c72:	4810      	ldr	r0, [pc, #64]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c74:	f001 fc3e 	bl	80074f4 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8005c78:	480e      	ldr	r0, [pc, #56]	; (8005cb4 <BSP_SDRAM_MspInit+0x1e8>)
 8005c7a:	f001 fb8d 	bl	8007398 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8005c7e:	2200      	movs	r2, #0
 8005c80:	210f      	movs	r1, #15
 8005c82:	2038      	movs	r0, #56	; 0x38
 8005c84:	f001 fb51 	bl	800732a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8005c88:	2038      	movs	r0, #56	; 0x38
 8005c8a:	f001 fb6a 	bl	8007362 <HAL_NVIC_EnableIRQ>
}
 8005c8e:	bf00      	nop
 8005c90:	3740      	adds	r7, #64	; 0x40
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	40023800 	.word	0x40023800
 8005c9c:	40020800 	.word	0x40020800
 8005ca0:	40020c00 	.word	0x40020c00
 8005ca4:	40021000 	.word	0x40021000
 8005ca8:	40021400 	.word	0x40021400
 8005cac:	40021800 	.word	0x40021800
 8005cb0:	40021c00 	.word	0x40021c00
 8005cb4:	20037be4 	.word	0x20037be4
 8005cb8:	40026410 	.word	0x40026410

08005cbc <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	460a      	mov	r2, r1
 8005cc6:	80fb      	strh	r3, [r7, #6]
 8005cc8:	4613      	mov	r3, r2
 8005cca:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8005cd0:	4a14      	ldr	r2, [pc, #80]	; (8005d24 <BSP_TS_Init+0x68>)
 8005cd2:	88fb      	ldrh	r3, [r7, #6]
 8005cd4:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8005cd6:	4a14      	ldr	r2, [pc, #80]	; (8005d28 <BSP_TS_Init+0x6c>)
 8005cd8:	88bb      	ldrh	r3, [r7, #4]
 8005cda:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8005cdc:	4b13      	ldr	r3, [pc, #76]	; (8005d2c <BSP_TS_Init+0x70>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2070      	movs	r0, #112	; 0x70
 8005ce2:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8005ce4:	4b11      	ldr	r3, [pc, #68]	; (8005d2c <BSP_TS_Init+0x70>)
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	2070      	movs	r0, #112	; 0x70
 8005cea:	4798      	blx	r3
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b51      	cmp	r3, #81	; 0x51
 8005cf0:	d111      	bne.n	8005d16 <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8005cf2:	4b0f      	ldr	r3, [pc, #60]	; (8005d30 <BSP_TS_Init+0x74>)
 8005cf4:	4a0d      	ldr	r2, [pc, #52]	; (8005d2c <BSP_TS_Init+0x70>)
 8005cf6:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8005cf8:	4b0e      	ldr	r3, [pc, #56]	; (8005d34 <BSP_TS_Init+0x78>)
 8005cfa:	2270      	movs	r2, #112	; 0x70
 8005cfc:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8005cfe:	4b0e      	ldr	r3, [pc, #56]	; (8005d38 <BSP_TS_Init+0x7c>)
 8005d00:	2208      	movs	r2, #8
 8005d02:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8005d04:	4b0a      	ldr	r3, [pc, #40]	; (8005d30 <BSP_TS_Init+0x74>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	4a0a      	ldr	r2, [pc, #40]	; (8005d34 <BSP_TS_Init+0x78>)
 8005d0c:	7812      	ldrb	r2, [r2, #0]
 8005d0e:	b292      	uxth	r2, r2
 8005d10:	4610      	mov	r0, r2
 8005d12:	4798      	blx	r3
 8005d14:	e001      	b.n	8005d1a <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8005d16:	2303      	movs	r3, #3
 8005d18:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3710      	adds	r7, #16
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	20037c48 	.word	0x20037c48
 8005d28:	20037c4a 	.word	0x20037c4a
 8005d2c:	20000084 	.word	0x20000084
 8005d30:	20037c44 	.word	0x20037c44
 8005d34:	20037c4d 	.word	0x20037c4d
 8005d38:	20037c4c 	.word	0x20037c4c

08005d3c <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b086      	sub	sp, #24
 8005d40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;

  /* Configure Interrupt mode for SD detection pin */
  gpio_init_structure.Pin = TS_INT_PIN;
 8005d42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005d46:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8005d50:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8005d54:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8005d56:	1d3b      	adds	r3, r7, #4
 8005d58:	4619      	mov	r1, r3
 8005d5a:	480c      	ldr	r0, [pc, #48]	; (8005d8c <BSP_TS_ITConfig+0x50>)
 8005d5c:	f002 f9ac 	bl	80080b8 <HAL_GPIO_Init>

  /* Enable and set Touch screen EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 8005d60:	2200      	movs	r2, #0
 8005d62:	210f      	movs	r1, #15
 8005d64:	2028      	movs	r0, #40	; 0x28
 8005d66:	f001 fae0 	bl	800732a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 8005d6a:	2028      	movs	r0, #40	; 0x28
 8005d6c:	f001 faf9 	bl	8007362 <HAL_NVIC_EnableIRQ>

  /* Enable the TS ITs */
  tsDriver->EnableIT(I2cAddress);
 8005d70:	4b07      	ldr	r3, [pc, #28]	; (8005d90 <BSP_TS_ITConfig+0x54>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	699b      	ldr	r3, [r3, #24]
 8005d76:	4a07      	ldr	r2, [pc, #28]	; (8005d94 <BSP_TS_ITConfig+0x58>)
 8005d78:	7812      	ldrb	r2, [r2, #0]
 8005d7a:	b292      	uxth	r2, r2
 8005d7c:	4610      	mov	r0, r2
 8005d7e:	4798      	blx	r3

  return TS_OK;  
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3718      	adds	r7, #24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	40022000 	.word	0x40022000
 8005d90:	20037c44 	.word	0x20037c44
 8005d94:	20037c4d 	.word	0x20037c4d

08005d98 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8005d98:	b590      	push	{r4, r7, lr}
 8005d9a:	b097      	sub	sp, #92	; 0x5c
 8005d9c:	af02      	add	r7, sp, #8
 8005d9e:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8005da0:	2300      	movs	r3, #0
 8005da2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 8005da6:	2300      	movs	r3, #0
 8005da8:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8005daa:	2300      	movs	r3, #0
 8005dac:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 8005dae:	2300      	movs	r3, #0
 8005db0:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 8005db2:	4bb4      	ldr	r3, [pc, #720]	; (8006084 <BSP_TS_GetState+0x2ec>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	4ab3      	ldr	r2, [pc, #716]	; (8006088 <BSP_TS_GetState+0x2f0>)
 8005dba:	7812      	ldrb	r2, [r2, #0]
 8005dbc:	b292      	uxth	r2, r2
 8005dbe:	4610      	mov	r0, r2
 8005dc0:	4798      	blx	r3
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f000 8196 	beq.w	8006100 <BSP_TS_GetState+0x368>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005dd8:	e185      	b.n	80060e6 <BSP_TS_GetState+0x34e>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8005dda:	4baa      	ldr	r3, [pc, #680]	; (8006084 <BSP_TS_GetState+0x2ec>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	695b      	ldr	r3, [r3, #20]
 8005de0:	4aa9      	ldr	r2, [pc, #676]	; (8006088 <BSP_TS_GetState+0x2f0>)
 8005de2:	7812      	ldrb	r2, [r2, #0]
 8005de4:	b290      	uxth	r0, r2
 8005de6:	f107 0120 	add.w	r1, r7, #32
 8005dea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005dec:	0052      	lsls	r2, r2, #1
 8005dee:	188c      	adds	r4, r1, r2
 8005df0:	f107 0114 	add.w	r1, r7, #20
 8005df4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005df6:	0052      	lsls	r2, r2, #1
 8005df8:	440a      	add	r2, r1
 8005dfa:	4621      	mov	r1, r4
 8005dfc:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8005dfe:	4ba3      	ldr	r3, [pc, #652]	; (800608c <BSP_TS_GetState+0x2f4>)
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d117      	bne.n	8005e36 <BSP_TS_GetState+0x9e>
      {
        x[index] = brute_x[index];
 8005e06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e08:	005b      	lsls	r3, r3, #1
 8005e0a:	3350      	adds	r3, #80	; 0x50
 8005e0c:	443b      	add	r3, r7
 8005e0e:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8005e12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e14:	005b      	lsls	r3, r3, #1
 8005e16:	3350      	adds	r3, #80	; 0x50
 8005e18:	443b      	add	r3, r7
 8005e1a:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8005e1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e20:	005b      	lsls	r3, r3, #1
 8005e22:	3350      	adds	r3, #80	; 0x50
 8005e24:	443b      	add	r3, r7
 8005e26:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8005e2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e2c:	005b      	lsls	r3, r3, #1
 8005e2e:	3350      	adds	r3, #80	; 0x50
 8005e30:	443b      	add	r3, r7
 8005e32:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8005e36:	4b95      	ldr	r3, [pc, #596]	; (800608c <BSP_TS_GetState+0x2f4>)
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	f003 0302 	and.w	r3, r3, #2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00e      	beq.n	8005e60 <BSP_TS_GetState+0xc8>
      {
        x[index] = 4096 - brute_x[index];
 8005e42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e44:	005b      	lsls	r3, r3, #1
 8005e46:	3350      	adds	r3, #80	; 0x50
 8005e48:	443b      	add	r3, r7
 8005e4a:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8005e4e:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005e52:	b29a      	uxth	r2, r3
 8005e54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e56:	005b      	lsls	r3, r3, #1
 8005e58:	3350      	adds	r3, #80	; 0x50
 8005e5a:	443b      	add	r3, r7
 8005e5c:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8005e60:	4b8a      	ldr	r3, [pc, #552]	; (800608c <BSP_TS_GetState+0x2f4>)
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	f003 0304 	and.w	r3, r3, #4
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00e      	beq.n	8005e8a <BSP_TS_GetState+0xf2>
      {
        y[index] = 4096 - brute_y[index];
 8005e6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e6e:	005b      	lsls	r3, r3, #1
 8005e70:	3350      	adds	r3, #80	; 0x50
 8005e72:	443b      	add	r3, r7
 8005e74:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8005e78:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005e7c:	b29a      	uxth	r2, r3
 8005e7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e80:	005b      	lsls	r3, r3, #1
 8005e82:	3350      	adds	r3, #80	; 0x50
 8005e84:	443b      	add	r3, r7
 8005e86:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8005e8a:	4b80      	ldr	r3, [pc, #512]	; (800608c <BSP_TS_GetState+0x2f4>)
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	f003 0308 	and.w	r3, r3, #8
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d017      	beq.n	8005ec6 <BSP_TS_GetState+0x12e>
      {
        y[index] = brute_x[index];
 8005e96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e98:	005b      	lsls	r3, r3, #1
 8005e9a:	3350      	adds	r3, #80	; 0x50
 8005e9c:	443b      	add	r3, r7
 8005e9e:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8005ea2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ea4:	005b      	lsls	r3, r3, #1
 8005ea6:	3350      	adds	r3, #80	; 0x50
 8005ea8:	443b      	add	r3, r7
 8005eaa:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 8005eae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005eb0:	005b      	lsls	r3, r3, #1
 8005eb2:	3350      	adds	r3, #80	; 0x50
 8005eb4:	443b      	add	r3, r7
 8005eb6:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8005eba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ebc:	005b      	lsls	r3, r3, #1
 8005ebe:	3350      	adds	r3, #80	; 0x50
 8005ec0:	443b      	add	r3, r7
 8005ec2:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8005ec6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ec8:	005b      	lsls	r3, r3, #1
 8005eca:	3350      	adds	r3, #80	; 0x50
 8005ecc:	443b      	add	r3, r7
 8005ece:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	4a6e      	ldr	r2, [pc, #440]	; (8006090 <BSP_TS_GetState+0x2f8>)
 8005ed6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005edc:	4299      	cmp	r1, r3
 8005ede:	d90d      	bls.n	8005efc <BSP_TS_GetState+0x164>
 8005ee0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ee2:	005b      	lsls	r3, r3, #1
 8005ee4:	3350      	adds	r3, #80	; 0x50
 8005ee6:	443b      	add	r3, r7
 8005ee8:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8005eec:	4968      	ldr	r1, [pc, #416]	; (8006090 <BSP_TS_GetState+0x2f8>)
 8005eee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ef0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	e00c      	b.n	8005f16 <BSP_TS_GetState+0x17e>
 8005efc:	4a64      	ldr	r2, [pc, #400]	; (8006090 <BSP_TS_GetState+0x2f8>)
 8005efe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f04:	b29a      	uxth	r2, r3
 8005f06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f08:	005b      	lsls	r3, r3, #1
 8005f0a:	3350      	adds	r3, #80	; 0x50
 8005f0c:	443b      	add	r3, r7
 8005f0e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005f12:	1ad3      	subs	r3, r2, r3
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8005f1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f1c:	005b      	lsls	r3, r3, #1
 8005f1e:	3350      	adds	r3, #80	; 0x50
 8005f20:	443b      	add	r3, r7
 8005f22:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005f26:	4619      	mov	r1, r3
 8005f28:	4a5a      	ldr	r2, [pc, #360]	; (8006094 <BSP_TS_GetState+0x2fc>)
 8005f2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f30:	4299      	cmp	r1, r3
 8005f32:	d90d      	bls.n	8005f50 <BSP_TS_GetState+0x1b8>
 8005f34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f36:	005b      	lsls	r3, r3, #1
 8005f38:	3350      	adds	r3, #80	; 0x50
 8005f3a:	443b      	add	r3, r7
 8005f3c:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8005f40:	4954      	ldr	r1, [pc, #336]	; (8006094 <BSP_TS_GetState+0x2fc>)
 8005f42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f44:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	e00c      	b.n	8005f6a <BSP_TS_GetState+0x1d2>
 8005f50:	4a50      	ldr	r2, [pc, #320]	; (8006094 <BSP_TS_GetState+0x2fc>)
 8005f52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f5c:	005b      	lsls	r3, r3, #1
 8005f5e:	3350      	adds	r3, #80	; 0x50
 8005f60:	443b      	add	r3, r7
 8005f62:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 8005f6e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8005f72:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005f76:	4413      	add	r3, r2
 8005f78:	2b05      	cmp	r3, #5
 8005f7a:	dd15      	ble.n	8005fa8 <BSP_TS_GetState+0x210>
      {
        _x[index] = x[index];
 8005f7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f7e:	005b      	lsls	r3, r3, #1
 8005f80:	3350      	adds	r3, #80	; 0x50
 8005f82:	443b      	add	r3, r7
 8005f84:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005f88:	4619      	mov	r1, r3
 8005f8a:	4a41      	ldr	r2, [pc, #260]	; (8006090 <BSP_TS_GetState+0x2f8>)
 8005f8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8005f92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f94:	005b      	lsls	r3, r3, #1
 8005f96:	3350      	adds	r3, #80	; 0x50
 8005f98:	443b      	add	r3, r7
 8005f9a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	4a3c      	ldr	r2, [pc, #240]	; (8006094 <BSP_TS_GetState+0x2fc>)
 8005fa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fa4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8005fa8:	4b37      	ldr	r3, [pc, #220]	; (8006088 <BSP_TS_GetState+0x2f0>)
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	2b70      	cmp	r3, #112	; 0x70
 8005fae:	d119      	bne.n	8005fe4 <BSP_TS_GetState+0x24c>
      {
        TS_State->touchX[index] = x[index];
 8005fb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fb2:	005b      	lsls	r3, r3, #1
 8005fb4:	3350      	adds	r3, #80	; 0x50
 8005fb6:	443b      	add	r3, r7
 8005fb8:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fc0:	005b      	lsls	r3, r3, #1
 8005fc2:	4413      	add	r3, r2
 8005fc4:	460a      	mov	r2, r1
 8005fc6:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 8005fc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fca:	005b      	lsls	r3, r3, #1
 8005fcc:	3350      	adds	r3, #80	; 0x50
 8005fce:	443b      	add	r3, r7
 8005fd0:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fd8:	3304      	adds	r3, #4
 8005fda:	005b      	lsls	r3, r3, #1
 8005fdc:	4413      	add	r3, r2
 8005fde:	460a      	mov	r2, r1
 8005fe0:	809a      	strh	r2, [r3, #4]
 8005fe2:	e022      	b.n	800602a <BSP_TS_GetState+0x292>
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8005fe4:	4b2c      	ldr	r3, [pc, #176]	; (8006098 <BSP_TS_GetState+0x300>)
 8005fe6:	881b      	ldrh	r3, [r3, #0]
 8005fe8:	4619      	mov	r1, r3
 8005fea:	4a29      	ldr	r2, [pc, #164]	; (8006090 <BSP_TS_GetState+0x2f8>)
 8005fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ff2:	fb01 f303 	mul.w	r3, r1, r3
 8005ff6:	0b1b      	lsrs	r3, r3, #12
 8005ff8:	b299      	uxth	r1, r3
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ffe:	005b      	lsls	r3, r3, #1
 8006000:	4413      	add	r3, r2
 8006002:	460a      	mov	r2, r1
 8006004:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8006006:	4b25      	ldr	r3, [pc, #148]	; (800609c <BSP_TS_GetState+0x304>)
 8006008:	881b      	ldrh	r3, [r3, #0]
 800600a:	4619      	mov	r1, r3
 800600c:	4a21      	ldr	r2, [pc, #132]	; (8006094 <BSP_TS_GetState+0x2fc>)
 800600e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006014:	fb01 f303 	mul.w	r3, r1, r3
 8006018:	0b1b      	lsrs	r3, r3, #12
 800601a:	b299      	uxth	r1, r3
 800601c:	687a      	ldr	r2, [r7, #4]
 800601e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006020:	3304      	adds	r3, #4
 8006022:	005b      	lsls	r3, r3, #1
 8006024:	4413      	add	r3, r2
 8006026:	460a      	mov	r2, r1
 8006028:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 800602a:	4b17      	ldr	r3, [pc, #92]	; (8006088 <BSP_TS_GetState+0x2f0>)
 800602c:	781b      	ldrb	r3, [r3, #0]
 800602e:	b298      	uxth	r0, r3
 8006030:	f107 010c 	add.w	r1, r7, #12
 8006034:	f107 0210 	add.w	r2, r7, #16
 8006038:	f107 0308 	add.w	r3, r7, #8
 800603c:	9300      	str	r3, [sp, #0]
 800603e:	460b      	mov	r3, r1
 8006040:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006042:	f7fe fa67 	bl	8004514 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	b2d9      	uxtb	r1, r3
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800604e:	4413      	add	r3, r2
 8006050:	3316      	adds	r3, #22
 8006052:	460a      	mov	r2, r1
 8006054:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	b2d9      	uxtb	r1, r3
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800605e:	4413      	add	r3, r2
 8006060:	3320      	adds	r3, #32
 8006062:	460a      	mov	r2, r1
 8006064:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	2b03      	cmp	r3, #3
 800606a:	d835      	bhi.n	80060d8 <BSP_TS_GetState+0x340>
 800606c:	a201      	add	r2, pc, #4	; (adr r2, 8006074 <BSP_TS_GetState+0x2dc>)
 800606e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006072:	bf00      	nop
 8006074:	080060a1 	.word	0x080060a1
 8006078:	080060af 	.word	0x080060af
 800607c:	080060bd 	.word	0x080060bd
 8006080:	080060cb 	.word	0x080060cb
 8006084:	20037c44 	.word	0x20037c44
 8006088:	20037c4d 	.word	0x20037c4d
 800608c:	20037c4c 	.word	0x20037c4c
 8006090:	20037c50 	.word	0x20037c50
 8006094:	20037c64 	.word	0x20037c64
 8006098:	20037c48 	.word	0x20037c48
 800609c:	20037c4a 	.word	0x20037c4a
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060a4:	4413      	add	r3, r2
 80060a6:	331b      	adds	r3, #27
 80060a8:	2201      	movs	r2, #1
 80060aa:	701a      	strb	r2, [r3, #0]
          break;
 80060ac:	e018      	b.n	80060e0 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060b2:	4413      	add	r3, r2
 80060b4:	331b      	adds	r3, #27
 80060b6:	2202      	movs	r2, #2
 80060b8:	701a      	strb	r2, [r3, #0]
          break;
 80060ba:	e011      	b.n	80060e0 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060c0:	4413      	add	r3, r2
 80060c2:	331b      	adds	r3, #27
 80060c4:	2203      	movs	r2, #3
 80060c6:	701a      	strb	r2, [r3, #0]
          break;
 80060c8:	e00a      	b.n	80060e0 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060ce:	4413      	add	r3, r2
 80060d0:	331b      	adds	r3, #27
 80060d2:	2200      	movs	r2, #0
 80060d4:	701a      	strb	r2, [r3, #0]
          break;
 80060d6:	e003      	b.n	80060e0 <BSP_TS_GetState+0x348>
        default :
          ts_status = TS_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 80060de:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 80060e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060e2:	3301      	adds	r3, #1
 80060e4:	64bb      	str	r3, [r7, #72]	; 0x48
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	781b      	ldrb	r3, [r3, #0]
 80060ea:	461a      	mov	r2, r3
 80060ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060ee:	4293      	cmp	r3, r2
 80060f0:	f4ff ae73 	bcc.w	8005dda <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 f809 	bl	800610c <BSP_TS_Get_GestureId>
 80060fa:	4603      	mov	r3, r0
 80060fc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8006100:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8006104:	4618      	mov	r0, r3
 8006106:	3754      	adds	r7, #84	; 0x54
 8006108:	46bd      	mov	sp, r7
 800610a:	bd90      	pop	{r4, r7, pc}

0800610c <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8006114:	2300      	movs	r3, #0
 8006116:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 8006118:	2300      	movs	r3, #0
 800611a:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 800611c:	4b3b      	ldr	r3, [pc, #236]	; (800620c <BSP_TS_Get_GestureId+0x100>)
 800611e:	781b      	ldrb	r3, [r3, #0]
 8006120:	b29b      	uxth	r3, r3
 8006122:	f107 0208 	add.w	r2, r7, #8
 8006126:	4611      	mov	r1, r2
 8006128:	4618      	mov	r0, r3
 800612a:	f7fe f9da 	bl	80044e2 <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	2b49      	cmp	r3, #73	; 0x49
 8006132:	d05e      	beq.n	80061f2 <BSP_TS_Get_GestureId+0xe6>
 8006134:	2b49      	cmp	r3, #73	; 0x49
 8006136:	d860      	bhi.n	80061fa <BSP_TS_Get_GestureId+0xee>
 8006138:	2b1c      	cmp	r3, #28
 800613a:	d83f      	bhi.n	80061bc <BSP_TS_Get_GestureId+0xb0>
 800613c:	2b1c      	cmp	r3, #28
 800613e:	d85c      	bhi.n	80061fa <BSP_TS_Get_GestureId+0xee>
 8006140:	a201      	add	r2, pc, #4	; (adr r2, 8006148 <BSP_TS_Get_GestureId+0x3c>)
 8006142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006146:	bf00      	nop
 8006148:	080061c3 	.word	0x080061c3
 800614c:	080061fb 	.word	0x080061fb
 8006150:	080061fb 	.word	0x080061fb
 8006154:	080061fb 	.word	0x080061fb
 8006158:	080061fb 	.word	0x080061fb
 800615c:	080061fb 	.word	0x080061fb
 8006160:	080061fb 	.word	0x080061fb
 8006164:	080061fb 	.word	0x080061fb
 8006168:	080061fb 	.word	0x080061fb
 800616c:	080061fb 	.word	0x080061fb
 8006170:	080061fb 	.word	0x080061fb
 8006174:	080061fb 	.word	0x080061fb
 8006178:	080061fb 	.word	0x080061fb
 800617c:	080061fb 	.word	0x080061fb
 8006180:	080061fb 	.word	0x080061fb
 8006184:	080061fb 	.word	0x080061fb
 8006188:	080061cb 	.word	0x080061cb
 800618c:	080061fb 	.word	0x080061fb
 8006190:	080061fb 	.word	0x080061fb
 8006194:	080061fb 	.word	0x080061fb
 8006198:	080061d3 	.word	0x080061d3
 800619c:	080061fb 	.word	0x080061fb
 80061a0:	080061fb 	.word	0x080061fb
 80061a4:	080061fb 	.word	0x080061fb
 80061a8:	080061db 	.word	0x080061db
 80061ac:	080061fb 	.word	0x080061fb
 80061b0:	080061fb 	.word	0x080061fb
 80061b4:	080061fb 	.word	0x080061fb
 80061b8:	080061e3 	.word	0x080061e3
 80061bc:	2b40      	cmp	r3, #64	; 0x40
 80061be:	d014      	beq.n	80061ea <BSP_TS_Get_GestureId+0xde>
 80061c0:	e01b      	b.n	80061fa <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80061c8:	e01a      	b.n	8006200 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2201      	movs	r2, #1
 80061ce:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80061d0:	e016      	b.n	8006200 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2202      	movs	r2, #2
 80061d6:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80061d8:	e012      	b.n	8006200 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2203      	movs	r2, #3
 80061de:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80061e0:	e00e      	b.n	8006200 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2204      	movs	r2, #4
 80061e6:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80061e8:	e00a      	b.n	8006200 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2205      	movs	r2, #5
 80061ee:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80061f0:	e006      	b.n	8006200 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2206      	movs	r2, #6
 80061f6:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80061f8:	e002      	b.n	8006200 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	73fb      	strb	r3, [r7, #15]
      break;
 80061fe:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8006200:	7bfb      	ldrb	r3, [r7, #15]
}
 8006202:	4618      	mov	r0, r3
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	20037c4d 	.word	0x20037c4d

08006210 <BSP_TS_ITClear>:

/**
  * @brief  Clears all touch screen interrupts.
  */
void BSP_TS_ITClear(void)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	af00      	add	r7, sp, #0
  /* Clear TS IT pending bits */
  tsDriver->ClearIT(I2cAddress); 
 8006214:	4b04      	ldr	r3, [pc, #16]	; (8006228 <BSP_TS_ITClear+0x18>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	69db      	ldr	r3, [r3, #28]
 800621a:	4a04      	ldr	r2, [pc, #16]	; (800622c <BSP_TS_ITClear+0x1c>)
 800621c:	7812      	ldrb	r2, [r2, #0]
 800621e:	b292      	uxth	r2, r2
 8006220:	4610      	mov	r0, r2
 8006222:	4798      	blx	r3
}
 8006224:	bf00      	nop
 8006226:	bd80      	pop	{r7, pc}
 8006228:	20037c44 	.word	0x20037c44
 800622c:	20037c4d 	.word	0x20037c4d

08006230 <BSP_TS_ResetTouchData>:
  *         of touch information.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if OK, TE_ERROR if problem found.
  */
uint8_t BSP_TS_ResetTouchData(TS_StateTypeDef *TS_State)
{
 8006230:	b480      	push	{r7}
 8006232:	b085      	sub	sp, #20
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  uint8_t ts_status = TS_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	73fb      	strb	r3, [r7, #15]
  uint32_t index;

  if (TS_State != (TS_StateTypeDef *)NULL)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d02f      	beq.n	80062a2 <BSP_TS_ResetTouchData+0x72>
  {
    TS_State->gestureId = GEST_ID_NO_GESTURE;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	629a      	str	r2, [r3, #40]	; 0x28
    TS_State->touchDetected = 0;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	701a      	strb	r2, [r3, #0]

    for(index = 0; index < TS_MAX_NB_TOUCH; index++)
 800624e:	2300      	movs	r3, #0
 8006250:	60bb      	str	r3, [r7, #8]
 8006252:	e021      	b.n	8006298 <BSP_TS_ResetTouchData+0x68>
    {
      TS_State->touchX[index]       = 0;
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	005b      	lsls	r3, r3, #1
 800625a:	4413      	add	r3, r2
 800625c:	2200      	movs	r2, #0
 800625e:	805a      	strh	r2, [r3, #2]
      TS_State->touchY[index]       = 0;
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	3304      	adds	r3, #4
 8006266:	005b      	lsls	r3, r3, #1
 8006268:	4413      	add	r3, r2
 800626a:	2200      	movs	r2, #0
 800626c:	809a      	strh	r2, [r3, #4]
      TS_State->touchArea[index]    = 0;
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	4413      	add	r3, r2
 8006274:	3320      	adds	r3, #32
 8006276:	2200      	movs	r2, #0
 8006278:	701a      	strb	r2, [r3, #0]
      TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	4413      	add	r3, r2
 8006280:	331b      	adds	r3, #27
 8006282:	2200      	movs	r2, #0
 8006284:	701a      	strb	r2, [r3, #0]
      TS_State->touchWeight[index]  = 0;
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	4413      	add	r3, r2
 800628c:	3316      	adds	r3, #22
 800628e:	2200      	movs	r2, #0
 8006290:	701a      	strb	r2, [r3, #0]
    for(index = 0; index < TS_MAX_NB_TOUCH; index++)
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	3301      	adds	r3, #1
 8006296:	60bb      	str	r3, [r7, #8]
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	2b04      	cmp	r3, #4
 800629c:	d9da      	bls.n	8006254 <BSP_TS_ResetTouchData+0x24>
    }

    ts_status = TS_OK;
 800629e:	2300      	movs	r3, #0
 80062a0:	73fb      	strb	r3, [r7, #15]

  } /* of if (TS_State != (TS_StateTypeDef *)NULL) */

  return (ts_status);
 80062a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3714      	adds	r7, #20
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <hts221_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak hts221_read_reg(stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                               uint16_t len)
{
 80062b0:	b590      	push	{r4, r7, lr}
 80062b2:	b087      	sub	sp, #28
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	607a      	str	r2, [r7, #4]
 80062ba:	461a      	mov	r2, r3
 80062bc:	460b      	mov	r3, r1
 80062be:	72fb      	strb	r3, [r7, #11]
 80062c0:	4613      	mov	r3, r2
 80062c2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	685c      	ldr	r4, [r3, #4]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	68d8      	ldr	r0, [r3, #12]
 80062cc:	893b      	ldrh	r3, [r7, #8]
 80062ce:	7af9      	ldrb	r1, [r7, #11]
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	47a0      	blx	r4
 80062d4:	6178      	str	r0, [r7, #20]

  return ret;
 80062d6:	697b      	ldr	r3, [r7, #20]
}
 80062d8:	4618      	mov	r0, r3
 80062da:	371c      	adds	r7, #28
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd90      	pop	{r4, r7, pc}

080062e0 <hts221_write_reg>:
  *
  */
int32_t __weak hts221_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 80062e0:	b590      	push	{r4, r7, lr}
 80062e2:	b087      	sub	sp, #28
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	607a      	str	r2, [r7, #4]
 80062ea:	461a      	mov	r2, r3
 80062ec:	460b      	mov	r3, r1
 80062ee:	72fb      	strb	r3, [r7, #11]
 80062f0:	4613      	mov	r3, r2
 80062f2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681c      	ldr	r4, [r3, #0]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	68d8      	ldr	r0, [r3, #12]
 80062fc:	893b      	ldrh	r3, [r7, #8]
 80062fe:	7af9      	ldrb	r1, [r7, #11]
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	47a0      	blx	r4
 8006304:	6178      	str	r0, [r7, #20]

  return ret;
 8006306:	697b      	ldr	r3, [r7, #20]
}
 8006308:	4618      	mov	r0, r3
 800630a:	371c      	adds	r7, #28
 800630c:	46bd      	mov	sp, r7
 800630e:	bd90      	pop	{r4, r7, pc}

08006310 <hts221_data_rate_set>:
  * @param  val     change the values of odr in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_data_rate_set(stmdev_ctx_t *ctx, hts221_odr_t val)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b084      	sub	sp, #16
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	460b      	mov	r3, r1
 800631a:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 800631c:	f107 0208 	add.w	r2, r7, #8
 8006320:	2301      	movs	r3, #1
 8006322:	2120      	movs	r1, #32
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f7ff ffc3 	bl	80062b0 <hts221_read_reg>
 800632a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d10f      	bne.n	8006352 <hts221_data_rate_set+0x42>
  {
    reg.odr = (uint8_t)val;
 8006332:	78fb      	ldrb	r3, [r7, #3]
 8006334:	f003 0303 	and.w	r3, r3, #3
 8006338:	b2da      	uxtb	r2, r3
 800633a:	7a3b      	ldrb	r3, [r7, #8]
 800633c:	f362 0301 	bfi	r3, r2, #0, #2
 8006340:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8006342:	f107 0208 	add.w	r2, r7, #8
 8006346:	2301      	movs	r3, #1
 8006348:	2120      	movs	r1, #32
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f7ff ffc8 	bl	80062e0 <hts221_write_reg>
 8006350:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006352:	68fb      	ldr	r3, [r7, #12]
}
 8006354:	4618      	mov	r0, r3
 8006356:	3710      	adds	r7, #16
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <hts221_block_data_update_set>:
  * @param  val     change the values of bdu in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	460b      	mov	r3, r1
 8006366:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8006368:	f107 0208 	add.w	r2, r7, #8
 800636c:	2301      	movs	r3, #1
 800636e:	2120      	movs	r1, #32
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f7ff ff9d 	bl	80062b0 <hts221_read_reg>
 8006376:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10f      	bne.n	800639e <hts221_block_data_update_set+0x42>
  {
    reg.bdu = val;
 800637e:	78fb      	ldrb	r3, [r7, #3]
 8006380:	f003 0301 	and.w	r3, r3, #1
 8006384:	b2da      	uxtb	r2, r3
 8006386:	7a3b      	ldrb	r3, [r7, #8]
 8006388:	f362 0382 	bfi	r3, r2, #2, #1
 800638c:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 800638e:	f107 0208 	add.w	r2, r7, #8
 8006392:	2301      	movs	r3, #1
 8006394:	2120      	movs	r1, #32
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7ff ffa2 	bl	80062e0 <hts221_write_reg>
 800639c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800639e:	68fb      	ldr	r3, [r7, #12]
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	3710      	adds	r7, #16
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}

080063a8 <hts221_humidity_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_humidity_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_HUMIDITY_OUT_L, buff, 2);
 80063b2:	f107 0208 	add.w	r2, r7, #8
 80063b6:	2302      	movs	r3, #2
 80063b8:	2128      	movs	r1, #40	; 0x28
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f7ff ff78 	bl	80062b0 <hts221_read_reg>
 80063c0:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 80063c2:	7a7b      	ldrb	r3, [r7, #9]
 80063c4:	b21a      	sxth	r2, r3
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	021b      	lsls	r3, r3, #8
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	7a3b      	ldrb	r3, [r7, #8]
 80063d8:	b29b      	uxth	r3, r3
 80063da:	4413      	add	r3, r2
 80063dc:	b29b      	uxth	r3, r3
 80063de:	b21a      	sxth	r2, r3
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	801a      	strh	r2, [r3, #0]

  return ret;
 80063e4:	68fb      	ldr	r3, [r7, #12]
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <hts221_device_id_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b084      	sub	sp, #16
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
 80063f6:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_WHO_AM_I, buff, 1);
 80063f8:	2301      	movs	r3, #1
 80063fa:	683a      	ldr	r2, [r7, #0]
 80063fc:	210f      	movs	r1, #15
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f7ff ff56 	bl	80062b0 <hts221_read_reg>
 8006404:	60f8      	str	r0, [r7, #12]

  return ret;
 8006406:	68fb      	ldr	r3, [r7, #12]
}
 8006408:	4618      	mov	r0, r3
 800640a:	3710      	adds	r7, #16
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <hts221_power_on_set>:
  * @param  val     change the values of pd in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_power_on_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b084      	sub	sp, #16
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	460b      	mov	r3, r1
 800641a:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 800641c:	f107 0208 	add.w	r2, r7, #8
 8006420:	2301      	movs	r3, #1
 8006422:	2120      	movs	r1, #32
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f7ff ff43 	bl	80062b0 <hts221_read_reg>
 800642a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d10f      	bne.n	8006452 <hts221_power_on_set+0x42>
  {
    reg.pd = val;
 8006432:	78fb      	ldrb	r3, [r7, #3]
 8006434:	f003 0301 	and.w	r3, r3, #1
 8006438:	b2da      	uxtb	r2, r3
 800643a:	7a3b      	ldrb	r3, [r7, #8]
 800643c:	f362 13c7 	bfi	r3, r2, #7, #1
 8006440:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8006442:	f107 0208 	add.w	r2, r7, #8
 8006446:	2301      	movs	r3, #1
 8006448:	2120      	movs	r1, #32
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f7ff ff48 	bl	80062e0 <hts221_write_reg>
 8006450:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006452:	68fb      	ldr	r3, [r7, #12]
}
 8006454:	4618      	mov	r0, r3
 8006456:	3710      	adds	r7, #16
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <hts221_status_get>:
  * @param  val     Registers STATUS_REG
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_status_get(stmdev_ctx_t *ctx, hts221_status_reg_t *val)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_STATUS_REG, (uint8_t *) val, 1);
 8006466:	2301      	movs	r3, #1
 8006468:	683a      	ldr	r2, [r7, #0]
 800646a:	2127      	movs	r1, #39	; 0x27
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f7ff ff1f 	bl	80062b0 <hts221_read_reg>
 8006472:	60f8      	str	r0, [r7, #12]

  return ret;
 8006474:	68fb      	ldr	r3, [r7, #12]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}

0800647e <hts221_hum_rh_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 800647e:	b580      	push	{r7, lr}
 8006480:	b084      	sub	sp, #16
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
 8006486:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_RH_X2, &coeff, 1);
 8006488:	f107 020b 	add.w	r2, r7, #11
 800648c:	2301      	movs	r3, #1
 800648e:	2130      	movs	r1, #48	; 0x30
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f7ff ff0d 	bl	80062b0 <hts221_read_reg>
 8006496:	60f8      	str	r0, [r7, #12]
  *val = coeff / 2.0f;
 8006498:	7afb      	ldrb	r3, [r7, #11]
 800649a:	ee07 3a90 	vmov	s15, r3
 800649e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80064a2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80064a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 80064b0:	68fb      	ldr	r3, [r7, #12]
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3710      	adds	r7, #16
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}

080064ba <hts221_hum_rh_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b084      	sub	sp, #16
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
 80064c2:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_RH_X2, &coeff, 1);
 80064c4:	f107 020b 	add.w	r2, r7, #11
 80064c8:	2301      	movs	r3, #1
 80064ca:	2131      	movs	r1, #49	; 0x31
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f7ff feef 	bl	80062b0 <hts221_read_reg>
 80064d2:	60f8      	str	r0, [r7, #12]
  *val = coeff / 2.0f;
 80064d4:	7afb      	ldrb	r3, [r7, #11]
 80064d6:	ee07 3a90 	vmov	s15, r3
 80064da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80064de:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80064e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 80064ec:	68fb      	ldr	r3, [r7, #12]
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <hts221_hum_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b084      	sub	sp, #16
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
 80064fe:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_T0_OUT_L, coeff_p, 2);
 8006500:	f107 0208 	add.w	r2, r7, #8
 8006504:	2302      	movs	r3, #2
 8006506:	2136      	movs	r1, #54	; 0x36
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f7ff fed1 	bl	80062b0 <hts221_read_reg>
 800650e:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8006510:	7a7b      	ldrb	r3, [r7, #9]
 8006512:	b29b      	uxth	r3, r3
 8006514:	021b      	lsls	r3, r3, #8
 8006516:	b29a      	uxth	r2, r3
 8006518:	7a3b      	ldrb	r3, [r7, #8]
 800651a:	b29b      	uxth	r3, r3
 800651c:	4413      	add	r3, r2
 800651e:	b29b      	uxth	r3, r3
 8006520:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8006522:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006526:	ee07 3a90 	vmov	s15, r3
 800652a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 8006534:	68fb      	ldr	r3, [r7, #12]
}
 8006536:	4618      	mov	r0, r3
 8006538:	3710      	adds	r7, #16
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}

0800653e <hts221_hum_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b084      	sub	sp, #16
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
 8006546:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_T0_OUT_L, coeff_p, 2);
 8006548:	f107 0208 	add.w	r2, r7, #8
 800654c:	2302      	movs	r3, #2
 800654e:	213a      	movs	r1, #58	; 0x3a
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f7ff fead 	bl	80062b0 <hts221_read_reg>
 8006556:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8006558:	7a7b      	ldrb	r3, [r7, #9]
 800655a:	b29b      	uxth	r3, r3
 800655c:	021b      	lsls	r3, r3, #8
 800655e:	b29a      	uxth	r2, r3
 8006560:	7a3b      	ldrb	r3, [r7, #8]
 8006562:	b29b      	uxth	r3, r3
 8006564:	4413      	add	r3, r2
 8006566:	b29b      	uxth	r3, r3
 8006568:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 800656a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800656e:	ee07 3a90 	vmov	s15, r3
 8006572:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 800657c:	68fb      	ldr	r3, [r7, #12]
}
 800657e:	4618      	mov	r0, r3
 8006580:	3710      	adds	r7, #16
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}

08006586 <lps22hh_read_reg>:
  *
  */
int32_t __weak lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8006586:	b590      	push	{r4, r7, lr}
 8006588:	b087      	sub	sp, #28
 800658a:	af00      	add	r7, sp, #0
 800658c:	60f8      	str	r0, [r7, #12]
 800658e:	607a      	str	r2, [r7, #4]
 8006590:	461a      	mov	r2, r3
 8006592:	460b      	mov	r3, r1
 8006594:	72fb      	strb	r3, [r7, #11]
 8006596:	4613      	mov	r3, r2
 8006598:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	685c      	ldr	r4, [r3, #4]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	68d8      	ldr	r0, [r3, #12]
 80065a2:	893b      	ldrh	r3, [r7, #8]
 80065a4:	7af9      	ldrb	r1, [r7, #11]
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	47a0      	blx	r4
 80065aa:	6178      	str	r0, [r7, #20]

  return ret;
 80065ac:	697b      	ldr	r3, [r7, #20]
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	371c      	adds	r7, #28
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd90      	pop	{r4, r7, pc}

080065b6 <lps22hh_write_reg>:
  *
  */
int32_t __weak lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80065b6:	b590      	push	{r4, r7, lr}
 80065b8:	b087      	sub	sp, #28
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	60f8      	str	r0, [r7, #12]
 80065be:	607a      	str	r2, [r7, #4]
 80065c0:	461a      	mov	r2, r3
 80065c2:	460b      	mov	r3, r1
 80065c4:	72fb      	strb	r3, [r7, #11]
 80065c6:	4613      	mov	r3, r2
 80065c8:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681c      	ldr	r4, [r3, #0]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	68d8      	ldr	r0, [r3, #12]
 80065d2:	893b      	ldrh	r3, [r7, #8]
 80065d4:	7af9      	ldrb	r1, [r7, #11]
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	47a0      	blx	r4
 80065da:	6178      	str	r0, [r7, #20]

  return ret;
 80065dc:	697b      	ldr	r3, [r7, #20]
}
 80065de:	4618      	mov	r0, r3
 80065e0:	371c      	adds	r7, #28
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd90      	pop	{r4, r7, pc}
	...

080065e8 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	ee07 3a90 	vmov	s15, r3
 80065f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065fa:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006614 <lps22hh_from_lsb_to_hpa+0x2c>
 80065fe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006602:	eef0 7a66 	vmov.f32	s15, s13
}
 8006606:	eeb0 0a67 	vmov.f32	s0, s15
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr
 8006614:	49800000 	.word	0x49800000

08006618 <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	4603      	mov	r3, r0
 8006620:	80fb      	strh	r3, [r7, #6]
  return ((float_t) lsb / 100.0f);
 8006622:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006626:	ee07 3a90 	vmov	s15, r3
 800662a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800662e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006648 <lps22hh_from_lsb_to_celsius+0x30>
 8006632:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006636:	eef0 7a66 	vmov.f32	s15, s13
}
 800663a:	eeb0 0a67 	vmov.f32	s0, s15
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr
 8006648:	42c80000 	.word	0x42c80000

0800664c <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	460b      	mov	r3, r1
 8006656:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8006658:	f107 0208 	add.w	r2, r7, #8
 800665c:	2301      	movs	r3, #1
 800665e:	2110      	movs	r1, #16
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f7ff ff90 	bl	8006586 <lps22hh_read_reg>
 8006666:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10f      	bne.n	800668e <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 800666e:	78fb      	ldrb	r3, [r7, #3]
 8006670:	f003 0301 	and.w	r3, r3, #1
 8006674:	b2da      	uxtb	r2, r3
 8006676:	7a3b      	ldrb	r3, [r7, #8]
 8006678:	f362 0341 	bfi	r3, r2, #1, #1
 800667c:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 800667e:	f107 0208 	add.w	r2, r7, #8
 8006682:	2301      	movs	r3, #1
 8006684:	2110      	movs	r1, #16
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f7ff ff95 	bl	80065b6 <lps22hh_write_reg>
 800668c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800668e:	68fb      	ldr	r3, [r7, #12]
}
 8006690:	4618      	mov	r0, r3
 8006692:	3710      	adds	r7, #16
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b086      	sub	sp, #24
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	460b      	mov	r3, r1
 80066a2:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80066a4:	f107 0210 	add.w	r2, r7, #16
 80066a8:	2301      	movs	r3, #1
 80066aa:	2110      	movs	r1, #16
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f7ff ff6a 	bl	8006586 <lps22hh_read_reg>
 80066b2:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d107      	bne.n	80066ca <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 80066ba:	f107 020c 	add.w	r2, r7, #12
 80066be:	2301      	movs	r3, #1
 80066c0:	2111      	movs	r1, #17
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f7ff ff5f 	bl	8006586 <lps22hh_read_reg>
 80066c8:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d10f      	bne.n	80066f0 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 80066d0:	78fb      	ldrb	r3, [r7, #3]
 80066d2:	f003 0307 	and.w	r3, r3, #7
 80066d6:	b2da      	uxtb	r2, r3
 80066d8:	7c3b      	ldrb	r3, [r7, #16]
 80066da:	f362 1306 	bfi	r3, r2, #4, #3
 80066de:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80066e0:	f107 0210 	add.w	r2, r7, #16
 80066e4:	2301      	movs	r3, #1
 80066e6:	2110      	movs	r1, #16
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f7ff ff64 	bl	80065b6 <lps22hh_write_reg>
 80066ee:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d119      	bne.n	800672a <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 80066f6:	78fb      	ldrb	r3, [r7, #3]
 80066f8:	091b      	lsrs	r3, r3, #4
 80066fa:	f003 0301 	and.w	r3, r3, #1
 80066fe:	b2da      	uxtb	r2, r3
 8006700:	7b3b      	ldrb	r3, [r7, #12]
 8006702:	f362 0341 	bfi	r3, r2, #1, #1
 8006706:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 8006708:	78fb      	ldrb	r3, [r7, #3]
 800670a:	08db      	lsrs	r3, r3, #3
 800670c:	f003 0301 	and.w	r3, r3, #1
 8006710:	b2da      	uxtb	r2, r3
 8006712:	7b3b      	ldrb	r3, [r7, #12]
 8006714:	f362 0300 	bfi	r3, r2, #0, #1
 8006718:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800671a:	f107 020c 	add.w	r2, r7, #12
 800671e:	2301      	movs	r3, #1
 8006720:	2111      	movs	r1, #17
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f7ff ff47 	bl	80065b6 <lps22hh_write_reg>
 8006728:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800672a:	697b      	ldr	r3, [r7, #20]
}
 800672c:	4618      	mov	r0, r3
 800672e:	3718      	adds	r7, #24
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}

08006734 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 800673e:	f107 0208 	add.w	r2, r7, #8
 8006742:	2303      	movs	r3, #3
 8006744:	2128      	movs	r1, #40	; 0x28
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f7ff ff1d 	bl	8006586 <lps22hh_read_reg>
 800674c:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 800674e:	7abb      	ldrb	r3, [r7, #10]
 8006750:	461a      	mov	r2, r3
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[1];
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	021b      	lsls	r3, r3, #8
 800675c:	7a7a      	ldrb	r2, [r7, #9]
 800675e:	441a      	add	r2, r3
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[0];
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	021b      	lsls	r3, r3, #8
 800676a:	7a3a      	ldrb	r2, [r7, #8]
 800676c:	441a      	add	r2, r3
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	601a      	str	r2, [r3, #0]
  *buff *= 256U;
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	021a      	lsls	r2, r3, #8
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	601a      	str	r2, [r3, #0]

  return ret;
 800677c:	68fb      	ldr	r3, [r7, #12]
}
 800677e:	4618      	mov	r0, r3
 8006780:	3710      	adds	r7, #16
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}

08006786 <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 8006786:	b580      	push	{r7, lr}
 8006788:	b084      	sub	sp, #16
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
 800678e:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t reg[2];

  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 8006790:	f107 0208 	add.w	r2, r7, #8
 8006794:	2302      	movs	r3, #2
 8006796:	212b      	movs	r1, #43	; 0x2b
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f7ff fef4 	bl	8006586 <lps22hh_read_reg>
 800679e:	60f8      	str	r0, [r7, #12]
  *buff = (int16_t)reg[1];
 80067a0:	7a7b      	ldrb	r3, [r7, #9]
 80067a2:	b21a      	sxth	r2, r3
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + (int16_t)reg[0];
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	021b      	lsls	r3, r3, #8
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	7a3b      	ldrb	r3, [r7, #8]
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	4413      	add	r3, r2
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	b21a      	sxth	r2, r3
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	801a      	strh	r2, [r3, #0]

  return ret;
 80067c2:	68fb      	ldr	r3, [r7, #12]
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3710      	adds	r7, #16
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 80067d6:	2301      	movs	r3, #1
 80067d8:	683a      	ldr	r2, [r7, #0]
 80067da:	210f      	movs	r1, #15
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f7ff fed2 	bl	8006586 <lps22hh_read_reg>
 80067e2:	60f8      	str	r0, [r7, #12]

  return ret;
 80067e4:	68fb      	ldr	r3, [r7, #12]
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3710      	adds	r7, #16
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}

080067ee <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80067ee:	b580      	push	{r7, lr}
 80067f0:	b084      	sub	sp, #16
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
 80067f6:	460b      	mov	r3, r1
 80067f8:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80067fa:	f107 0208 	add.w	r2, r7, #8
 80067fe:	2301      	movs	r3, #1
 8006800:	2111      	movs	r1, #17
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f7ff febf 	bl	8006586 <lps22hh_read_reg>
 8006808:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d10f      	bne.n	8006830 <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 8006810:	78fb      	ldrb	r3, [r7, #3]
 8006812:	f003 0301 	and.w	r3, r3, #1
 8006816:	b2da      	uxtb	r2, r3
 8006818:	7a3b      	ldrb	r3, [r7, #8]
 800681a:	f362 0382 	bfi	r3, r2, #2, #1
 800681e:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8006820:	f107 0208 	add.w	r2, r7, #8
 8006824:	2301      	movs	r3, #1
 8006826:	2111      	movs	r1, #17
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f7ff fec4 	bl	80065b6 <lps22hh_write_reg>
 800682e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006830:	68fb      	ldr	r3, [r7, #12]
}
 8006832:	4618      	mov	r0, r3
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}

0800683a <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800683a:	b580      	push	{r7, lr}
 800683c:	b084      	sub	sp, #16
 800683e:	af00      	add	r7, sp, #0
 8006840:	6078      	str	r0, [r7, #4]
 8006842:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8006844:	f107 0208 	add.w	r2, r7, #8
 8006848:	2301      	movs	r3, #1
 800684a:	2111      	movs	r1, #17
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f7ff fe9a 	bl	8006586 <lps22hh_read_reg>
 8006852:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 8006854:	7a3b      	ldrb	r3, [r7, #8]
 8006856:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800685a:	b2db      	uxtb	r3, r3
 800685c:	461a      	mov	r2, r3
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	701a      	strb	r2, [r3, #0]

  return ret;
 8006862:	68fb      	ldr	r3, [r7, #12]
}
 8006864:	4618      	mov	r0, r3
 8006866:	3710      	adds	r7, #16
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCELERATOR_ENABLE != 0)
  __HAL_FLASH_ART_ENABLE();
 8006870:	4b08      	ldr	r3, [pc, #32]	; (8006894 <HAL_Init+0x28>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a07      	ldr	r2, [pc, #28]	; (8006894 <HAL_Init+0x28>)
 8006876:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800687a:	6013      	str	r3, [r2, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800687c:	2003      	movs	r0, #3
 800687e:	f000 fd49 	bl	8007314 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006882:	2000      	movs	r0, #0
 8006884:	f000 f808 	bl	8006898 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006888:	f7fd f8f8 	bl	8003a7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	4618      	mov	r0, r3
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	40023c00 	.word	0x40023c00

08006898 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80068a0:	4b12      	ldr	r3, [pc, #72]	; (80068ec <HAL_InitTick+0x54>)
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	4b12      	ldr	r3, [pc, #72]	; (80068f0 <HAL_InitTick+0x58>)
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	4619      	mov	r1, r3
 80068aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80068b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80068b6:	4618      	mov	r0, r3
 80068b8:	f000 fd61 	bl	800737e <HAL_SYSTICK_Config>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d001      	beq.n	80068c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e00e      	b.n	80068e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2b0f      	cmp	r3, #15
 80068ca:	d80a      	bhi.n	80068e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80068cc:	2200      	movs	r2, #0
 80068ce:	6879      	ldr	r1, [r7, #4]
 80068d0:	f04f 30ff 	mov.w	r0, #4294967295
 80068d4:	f000 fd29 	bl	800732a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80068d8:	4a06      	ldr	r2, [pc, #24]	; (80068f4 <HAL_InitTick+0x5c>)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80068de:	2300      	movs	r3, #0
 80068e0:	e000      	b.n	80068e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3708      	adds	r7, #8
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	20000080 	.word	0x20000080
 80068f0:	200000cc 	.word	0x200000cc
 80068f4:	200000c8 	.word	0x200000c8

080068f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80068f8:	b480      	push	{r7}
 80068fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80068fc:	4b06      	ldr	r3, [pc, #24]	; (8006918 <HAL_IncTick+0x20>)
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	461a      	mov	r2, r3
 8006902:	4b06      	ldr	r3, [pc, #24]	; (800691c <HAL_IncTick+0x24>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4413      	add	r3, r2
 8006908:	4a04      	ldr	r2, [pc, #16]	; (800691c <HAL_IncTick+0x24>)
 800690a:	6013      	str	r3, [r2, #0]
}
 800690c:	bf00      	nop
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr
 8006916:	bf00      	nop
 8006918:	200000cc 	.word	0x200000cc
 800691c:	20037c78 	.word	0x20037c78

08006920 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006920:	b480      	push	{r7}
 8006922:	af00      	add	r7, sp, #0
  return uwTick;
 8006924:	4b03      	ldr	r3, [pc, #12]	; (8006934 <HAL_GetTick+0x14>)
 8006926:	681b      	ldr	r3, [r3, #0]
}
 8006928:	4618      	mov	r0, r3
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	20037c78 	.word	0x20037c78

08006938 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006940:	f7ff ffee 	bl	8006920 <HAL_GetTick>
 8006944:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006950:	d005      	beq.n	800695e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006952:	4b0a      	ldr	r3, [pc, #40]	; (800697c <HAL_Delay+0x44>)
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	461a      	mov	r2, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	4413      	add	r3, r2
 800695c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800695e:	bf00      	nop
 8006960:	f7ff ffde 	bl	8006920 <HAL_GetTick>
 8006964:	4602      	mov	r2, r0
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	1ad3      	subs	r3, r2, r3
 800696a:	68fa      	ldr	r2, [r7, #12]
 800696c:	429a      	cmp	r2, r3
 800696e:	d8f7      	bhi.n	8006960 <HAL_Delay+0x28>
  {
  }
}
 8006970:	bf00      	nop
 8006972:	bf00      	nop
 8006974:	3710      	adds	r7, #16
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
 800697a:	bf00      	nop
 800697c:	200000cc 	.word	0x200000cc

08006980 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006988:	2300      	movs	r3, #0
 800698a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d101      	bne.n	8006996 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	e031      	b.n	80069fa <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800699a:	2b00      	cmp	r3, #0
 800699c:	d109      	bne.n	80069b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f7fa fb42 	bl	8001028 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b6:	f003 0310 	and.w	r3, r3, #16
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d116      	bne.n	80069ec <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80069c2:	4b10      	ldr	r3, [pc, #64]	; (8006a04 <HAL_ADC_Init+0x84>)
 80069c4:	4013      	ands	r3, r2
 80069c6:	f043 0202 	orr.w	r2, r3, #2
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 fad6 	bl	8006f80 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069de:	f023 0303 	bic.w	r3, r3, #3
 80069e2:	f043 0201 	orr.w	r2, r3, #1
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	641a      	str	r2, [r3, #64]	; 0x40
 80069ea:	e001      	b.n	80069f0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80069f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3710      	adds	r7, #16
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	ffffeefd 	.word	0xffffeefd

08006a08 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8006a10:	2300      	movs	r3, #0
 8006a12:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d101      	bne.n	8006a22 <HAL_ADC_Start+0x1a>
 8006a1e:	2302      	movs	r3, #2
 8006a20:	e0ad      	b.n	8006b7e <HAL_ADC_Start+0x176>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2201      	movs	r2, #1
 8006a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	689b      	ldr	r3, [r3, #8]
 8006a30:	f003 0301 	and.w	r3, r3, #1
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d018      	beq.n	8006a6a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	689a      	ldr	r2, [r3, #8]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f042 0201 	orr.w	r2, r2, #1
 8006a46:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8006a48:	4b50      	ldr	r3, [pc, #320]	; (8006b8c <HAL_ADC_Start+0x184>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a50      	ldr	r2, [pc, #320]	; (8006b90 <HAL_ADC_Start+0x188>)
 8006a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a52:	0c9a      	lsrs	r2, r3, #18
 8006a54:	4613      	mov	r3, r2
 8006a56:	005b      	lsls	r3, r3, #1
 8006a58:	4413      	add	r3, r2
 8006a5a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8006a5c:	e002      	b.n	8006a64 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	3b01      	subs	r3, #1
 8006a62:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1f9      	bne.n	8006a5e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f003 0301 	and.w	r3, r3, #1
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d175      	bne.n	8006b64 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a7c:	4b45      	ldr	r3, [pc, #276]	; (8006b94 <HAL_ADC_Start+0x18c>)
 8006a7e:	4013      	ands	r3, r2
 8006a80:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d007      	beq.n	8006aa6 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a9a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006a9e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006aae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ab2:	d106      	bne.n	8006ac2 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ab8:	f023 0206 	bic.w	r2, r3, #6
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	645a      	str	r2, [r3, #68]	; 0x44
 8006ac0:	e002      	b.n	8006ac8 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006ad8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8006ada:	4b2f      	ldr	r3, [pc, #188]	; (8006b98 <HAL_ADC_Start+0x190>)
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	f003 031f 	and.w	r3, r3, #31
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d10f      	bne.n	8006b06 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d143      	bne.n	8006b7c <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	689a      	ldr	r2, [r3, #8]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006b02:	609a      	str	r2, [r3, #8]
 8006b04:	e03a      	b.n	8006b7c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a24      	ldr	r2, [pc, #144]	; (8006b9c <HAL_ADC_Start+0x194>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d10e      	bne.n	8006b2e <HAL_ADC_Start+0x126>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d107      	bne.n	8006b2e <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	689a      	ldr	r2, [r3, #8]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006b2c:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8006b2e:	4b1a      	ldr	r3, [pc, #104]	; (8006b98 <HAL_ADC_Start+0x190>)
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	f003 0310 	and.w	r3, r3, #16
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d120      	bne.n	8006b7c <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a18      	ldr	r2, [pc, #96]	; (8006ba0 <HAL_ADC_Start+0x198>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d11b      	bne.n	8006b7c <HAL_ADC_Start+0x174>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d114      	bne.n	8006b7c <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	689a      	ldr	r2, [r3, #8]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006b60:	609a      	str	r2, [r3, #8]
 8006b62:	e00b      	b.n	8006b7c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b68:	f043 0210 	orr.w	r2, r3, #16
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b74:	f043 0201 	orr.w	r2, r3, #1
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3714      	adds	r7, #20
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	20000080 	.word	0x20000080
 8006b90:	431bde83 	.word	0x431bde83
 8006b94:	fffff8fe 	.word	0xfffff8fe
 8006b98:	40012300 	.word	0x40012300
 8006b9c:	40012000 	.word	0x40012000
 8006ba0:	40012200 	.word	0x40012200

08006ba4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bc0:	d113      	bne.n	8006bea <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006bcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bd0:	d10b      	bne.n	8006bea <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd6:	f043 0220 	orr.w	r2, r3, #32
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	e063      	b.n	8006cb2 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8006bea:	f7ff fe99 	bl	8006920 <HAL_GetTick>
 8006bee:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006bf0:	e021      	b.n	8006c36 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf8:	d01d      	beq.n	8006c36 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d007      	beq.n	8006c10 <HAL_ADC_PollForConversion+0x6c>
 8006c00:	f7ff fe8e 	bl	8006920 <HAL_GetTick>
 8006c04:	4602      	mov	r2, r0
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	1ad3      	subs	r3, r2, r3
 8006c0a:	683a      	ldr	r2, [r7, #0]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d212      	bcs.n	8006c36 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f003 0302 	and.w	r3, r3, #2
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	d00b      	beq.n	8006c36 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c22:	f043 0204 	orr.w	r2, r3, #4
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8006c32:	2303      	movs	r3, #3
 8006c34:	e03d      	b.n	8006cb2 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0302 	and.w	r3, r3, #2
 8006c40:	2b02      	cmp	r3, #2
 8006c42:	d1d6      	bne.n	8006bf2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f06f 0212 	mvn.w	r2, #18
 8006c4c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c52:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d123      	bne.n	8006cb0 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d11f      	bne.n	8006cb0 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c76:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d006      	beq.n	8006c8c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d111      	bne.n	8006cb0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d105      	bne.n	8006cb0 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca8:	f043 0201 	orr.w	r2, r3, #1
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3710      	adds	r7, #16
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}

08006cba <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8006cba:	b480      	push	{r7}
 8006cbc:	b083      	sub	sp, #12
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b085      	sub	sp, #20
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d101      	bne.n	8006cf0 <HAL_ADC_ConfigChannel+0x1c>
 8006cec:	2302      	movs	r3, #2
 8006cee:	e136      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x28a>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	2b09      	cmp	r3, #9
 8006cfe:	d93a      	bls.n	8006d76 <HAL_ADC_ConfigChannel+0xa2>
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d08:	d035      	beq.n	8006d76 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68d9      	ldr	r1, [r3, #12]
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	461a      	mov	r2, r3
 8006d18:	4613      	mov	r3, r2
 8006d1a:	005b      	lsls	r3, r3, #1
 8006d1c:	4413      	add	r3, r2
 8006d1e:	3b1e      	subs	r3, #30
 8006d20:	2207      	movs	r2, #7
 8006d22:	fa02 f303 	lsl.w	r3, r2, r3
 8006d26:	43da      	mvns	r2, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	400a      	ands	r2, r1
 8006d2e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a8d      	ldr	r2, [pc, #564]	; (8006f6c <HAL_ADC_ConfigChannel+0x298>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d10a      	bne.n	8006d50 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	68d9      	ldr	r1, [r3, #12]
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	061a      	lsls	r2, r3, #24
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	430a      	orrs	r2, r1
 8006d4c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006d4e:	e035      	b.n	8006dbc <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68d9      	ldr	r1, [r3, #12]
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	689a      	ldr	r2, [r3, #8]
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	4618      	mov	r0, r3
 8006d62:	4603      	mov	r3, r0
 8006d64:	005b      	lsls	r3, r3, #1
 8006d66:	4403      	add	r3, r0
 8006d68:	3b1e      	subs	r3, #30
 8006d6a:	409a      	lsls	r2, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	430a      	orrs	r2, r1
 8006d72:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006d74:	e022      	b.n	8006dbc <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	6919      	ldr	r1, [r3, #16]
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	461a      	mov	r2, r3
 8006d84:	4613      	mov	r3, r2
 8006d86:	005b      	lsls	r3, r3, #1
 8006d88:	4413      	add	r3, r2
 8006d8a:	2207      	movs	r2, #7
 8006d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d90:	43da      	mvns	r2, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	400a      	ands	r2, r1
 8006d98:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	6919      	ldr	r1, [r3, #16]
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	689a      	ldr	r2, [r3, #8]
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	4618      	mov	r0, r3
 8006dac:	4603      	mov	r3, r0
 8006dae:	005b      	lsls	r3, r3, #1
 8006db0:	4403      	add	r3, r0
 8006db2:	409a      	lsls	r2, r3
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	430a      	orrs	r2, r1
 8006dba:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	2b06      	cmp	r3, #6
 8006dc2:	d824      	bhi.n	8006e0e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	685a      	ldr	r2, [r3, #4]
 8006dce:	4613      	mov	r3, r2
 8006dd0:	009b      	lsls	r3, r3, #2
 8006dd2:	4413      	add	r3, r2
 8006dd4:	3b05      	subs	r3, #5
 8006dd6:	221f      	movs	r2, #31
 8006dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8006ddc:	43da      	mvns	r2, r3
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	400a      	ands	r2, r1
 8006de4:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	4618      	mov	r0, r3
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	685a      	ldr	r2, [r3, #4]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	4413      	add	r3, r2
 8006dfe:	3b05      	subs	r3, #5
 8006e00:	fa00 f203 	lsl.w	r2, r0, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	430a      	orrs	r2, r1
 8006e0a:	635a      	str	r2, [r3, #52]	; 0x34
 8006e0c:	e04c      	b.n	8006ea8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	2b0c      	cmp	r3, #12
 8006e14:	d824      	bhi.n	8006e60 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	685a      	ldr	r2, [r3, #4]
 8006e20:	4613      	mov	r3, r2
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	4413      	add	r3, r2
 8006e26:	3b23      	subs	r3, #35	; 0x23
 8006e28:	221f      	movs	r2, #31
 8006e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e2e:	43da      	mvns	r2, r3
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	400a      	ands	r2, r1
 8006e36:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	4618      	mov	r0, r3
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	685a      	ldr	r2, [r3, #4]
 8006e4a:	4613      	mov	r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	4413      	add	r3, r2
 8006e50:	3b23      	subs	r3, #35	; 0x23
 8006e52:	fa00 f203 	lsl.w	r2, r0, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	430a      	orrs	r2, r1
 8006e5c:	631a      	str	r2, [r3, #48]	; 0x30
 8006e5e:	e023      	b.n	8006ea8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	685a      	ldr	r2, [r3, #4]
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	009b      	lsls	r3, r3, #2
 8006e6e:	4413      	add	r3, r2
 8006e70:	3b41      	subs	r3, #65	; 0x41
 8006e72:	221f      	movs	r2, #31
 8006e74:	fa02 f303 	lsl.w	r3, r2, r3
 8006e78:	43da      	mvns	r2, r3
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	400a      	ands	r2, r1
 8006e80:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	4618      	mov	r0, r3
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	685a      	ldr	r2, [r3, #4]
 8006e94:	4613      	mov	r3, r2
 8006e96:	009b      	lsls	r3, r3, #2
 8006e98:	4413      	add	r3, r2
 8006e9a:	3b41      	subs	r3, #65	; 0x41
 8006e9c:	fa00 f203 	lsl.w	r2, r0, r3
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	430a      	orrs	r2, r1
 8006ea6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a30      	ldr	r2, [pc, #192]	; (8006f70 <HAL_ADC_ConfigChannel+0x29c>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d10a      	bne.n	8006ec8 <HAL_ADC_ConfigChannel+0x1f4>
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006eba:	d105      	bne.n	8006ec8 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8006ebc:	4b2d      	ldr	r3, [pc, #180]	; (8006f74 <HAL_ADC_ConfigChannel+0x2a0>)
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	4a2c      	ldr	r2, [pc, #176]	; (8006f74 <HAL_ADC_ConfigChannel+0x2a0>)
 8006ec2:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8006ec6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a28      	ldr	r2, [pc, #160]	; (8006f70 <HAL_ADC_ConfigChannel+0x29c>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d10f      	bne.n	8006ef2 <HAL_ADC_ConfigChannel+0x21e>
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2b12      	cmp	r3, #18
 8006ed8:	d10b      	bne.n	8006ef2 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8006eda:	4b26      	ldr	r3, [pc, #152]	; (8006f74 <HAL_ADC_ConfigChannel+0x2a0>)
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	4a25      	ldr	r2, [pc, #148]	; (8006f74 <HAL_ADC_ConfigChannel+0x2a0>)
 8006ee0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006ee4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8006ee6:	4b23      	ldr	r3, [pc, #140]	; (8006f74 <HAL_ADC_ConfigChannel+0x2a0>)
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	4a22      	ldr	r2, [pc, #136]	; (8006f74 <HAL_ADC_ConfigChannel+0x2a0>)
 8006eec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006ef0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a1e      	ldr	r2, [pc, #120]	; (8006f70 <HAL_ADC_ConfigChannel+0x29c>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d12b      	bne.n	8006f54 <HAL_ADC_ConfigChannel+0x280>
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a1a      	ldr	r2, [pc, #104]	; (8006f6c <HAL_ADC_ConfigChannel+0x298>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d003      	beq.n	8006f0e <HAL_ADC_ConfigChannel+0x23a>
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	2b11      	cmp	r3, #17
 8006f0c:	d122      	bne.n	8006f54 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8006f0e:	4b19      	ldr	r3, [pc, #100]	; (8006f74 <HAL_ADC_ConfigChannel+0x2a0>)
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	4a18      	ldr	r2, [pc, #96]	; (8006f74 <HAL_ADC_ConfigChannel+0x2a0>)
 8006f14:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8006f18:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8006f1a:	4b16      	ldr	r3, [pc, #88]	; (8006f74 <HAL_ADC_ConfigChannel+0x2a0>)
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	4a15      	ldr	r2, [pc, #84]	; (8006f74 <HAL_ADC_ConfigChannel+0x2a0>)
 8006f20:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006f24:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a10      	ldr	r2, [pc, #64]	; (8006f6c <HAL_ADC_ConfigChannel+0x298>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d111      	bne.n	8006f54 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8006f30:	4b11      	ldr	r3, [pc, #68]	; (8006f78 <HAL_ADC_ConfigChannel+0x2a4>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a11      	ldr	r2, [pc, #68]	; (8006f7c <HAL_ADC_ConfigChannel+0x2a8>)
 8006f36:	fba2 2303 	umull	r2, r3, r2, r3
 8006f3a:	0c9a      	lsrs	r2, r3, #18
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	4413      	add	r3, r2
 8006f42:	005b      	lsls	r3, r3, #1
 8006f44:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8006f46:	e002      	b.n	8006f4e <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	3b01      	subs	r3, #1
 8006f4c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1f9      	bne.n	8006f48 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3714      	adds	r7, #20
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	10000012 	.word	0x10000012
 8006f70:	40012000 	.word	0x40012000
 8006f74:	40012300 	.word	0x40012300
 8006f78:	20000080 	.word	0x20000080
 8006f7c:	431bde83 	.word	0x431bde83

08006f80 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8006f88:	4b78      	ldr	r3, [pc, #480]	; (800716c <ADC_Init+0x1ec>)
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	4a77      	ldr	r2, [pc, #476]	; (800716c <ADC_Init+0x1ec>)
 8006f8e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006f92:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8006f94:	4b75      	ldr	r3, [pc, #468]	; (800716c <ADC_Init+0x1ec>)
 8006f96:	685a      	ldr	r2, [r3, #4]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	4973      	ldr	r1, [pc, #460]	; (800716c <ADC_Init+0x1ec>)
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	685a      	ldr	r2, [r3, #4]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006fb0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	6859      	ldr	r1, [r3, #4]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	691b      	ldr	r3, [r3, #16]
 8006fbc:	021a      	lsls	r2, r3, #8
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	430a      	orrs	r2, r1
 8006fc4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	685a      	ldr	r2, [r3, #4]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006fd4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	6859      	ldr	r1, [r3, #4]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	689a      	ldr	r2, [r3, #8]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	430a      	orrs	r2, r1
 8006fe6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	689a      	ldr	r2, [r3, #8]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ff6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	6899      	ldr	r1, [r3, #8]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	68da      	ldr	r2, [r3, #12]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	430a      	orrs	r2, r1
 8007008:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800700e:	4a58      	ldr	r2, [pc, #352]	; (8007170 <ADC_Init+0x1f0>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d022      	beq.n	800705a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007022:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	6899      	ldr	r1, [r3, #8]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	430a      	orrs	r2, r1
 8007034:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	689a      	ldr	r2, [r3, #8]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007044:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	6899      	ldr	r1, [r3, #8]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	430a      	orrs	r2, r1
 8007056:	609a      	str	r2, [r3, #8]
 8007058:	e00f      	b.n	800707a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	689a      	ldr	r2, [r3, #8]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007068:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	689a      	ldr	r2, [r3, #8]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007078:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	689a      	ldr	r2, [r3, #8]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f022 0202 	bic.w	r2, r2, #2
 8007088:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	6899      	ldr	r1, [r3, #8]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	699b      	ldr	r3, [r3, #24]
 8007094:	005a      	lsls	r2, r3, #1
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	430a      	orrs	r2, r1
 800709c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d01b      	beq.n	80070e0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	685a      	ldr	r2, [r3, #4]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	685a      	ldr	r2, [r3, #4]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80070c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6859      	ldr	r1, [r3, #4]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d2:	3b01      	subs	r3, #1
 80070d4:	035a      	lsls	r2, r3, #13
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	430a      	orrs	r2, r1
 80070dc:	605a      	str	r2, [r3, #4]
 80070de:	e007      	b.n	80070f0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	685a      	ldr	r2, [r3, #4]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80070fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	69db      	ldr	r3, [r3, #28]
 800710a:	3b01      	subs	r3, #1
 800710c:	051a      	lsls	r2, r3, #20
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	430a      	orrs	r2, r1
 8007114:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	689a      	ldr	r2, [r3, #8]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007124:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	6899      	ldr	r1, [r3, #8]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007132:	025a      	lsls	r2, r3, #9
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	430a      	orrs	r2, r1
 800713a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	689a      	ldr	r2, [r3, #8]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800714a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	6899      	ldr	r1, [r3, #8]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	029a      	lsls	r2, r3, #10
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	430a      	orrs	r2, r1
 800715e:	609a      	str	r2, [r3, #8]
}
 8007160:	bf00      	nop
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr
 800716c:	40012300 	.word	0x40012300
 8007170:	0f000001 	.word	0x0f000001

08007174 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007174:	b480      	push	{r7}
 8007176:	b085      	sub	sp, #20
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f003 0307 	and.w	r3, r3, #7
 8007182:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007184:	4b0b      	ldr	r3, [pc, #44]	; (80071b4 <__NVIC_SetPriorityGrouping+0x40>)
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800718a:	68ba      	ldr	r2, [r7, #8]
 800718c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007190:	4013      	ands	r3, r2
 8007192:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800719c:	4b06      	ldr	r3, [pc, #24]	; (80071b8 <__NVIC_SetPriorityGrouping+0x44>)
 800719e:	4313      	orrs	r3, r2
 80071a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80071a2:	4a04      	ldr	r2, [pc, #16]	; (80071b4 <__NVIC_SetPriorityGrouping+0x40>)
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	60d3      	str	r3, [r2, #12]
}
 80071a8:	bf00      	nop
 80071aa:	3714      	adds	r7, #20
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr
 80071b4:	e000ed00 	.word	0xe000ed00
 80071b8:	05fa0000 	.word	0x05fa0000

080071bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80071bc:	b480      	push	{r7}
 80071be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80071c0:	4b04      	ldr	r3, [pc, #16]	; (80071d4 <__NVIC_GetPriorityGrouping+0x18>)
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	0a1b      	lsrs	r3, r3, #8
 80071c6:	f003 0307 	and.w	r3, r3, #7
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr
 80071d4:	e000ed00 	.word	0xe000ed00

080071d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
 80071de:	4603      	mov	r3, r0
 80071e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	db0b      	blt.n	8007202 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071ea:	79fb      	ldrb	r3, [r7, #7]
 80071ec:	f003 021f 	and.w	r2, r3, #31
 80071f0:	4907      	ldr	r1, [pc, #28]	; (8007210 <__NVIC_EnableIRQ+0x38>)
 80071f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071f6:	095b      	lsrs	r3, r3, #5
 80071f8:	2001      	movs	r0, #1
 80071fa:	fa00 f202 	lsl.w	r2, r0, r2
 80071fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007202:	bf00      	nop
 8007204:	370c      	adds	r7, #12
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	e000e100 	.word	0xe000e100

08007214 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
 800721a:	4603      	mov	r3, r0
 800721c:	6039      	str	r1, [r7, #0]
 800721e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007224:	2b00      	cmp	r3, #0
 8007226:	db0a      	blt.n	800723e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	b2da      	uxtb	r2, r3
 800722c:	490c      	ldr	r1, [pc, #48]	; (8007260 <__NVIC_SetPriority+0x4c>)
 800722e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007232:	0112      	lsls	r2, r2, #4
 8007234:	b2d2      	uxtb	r2, r2
 8007236:	440b      	add	r3, r1
 8007238:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800723c:	e00a      	b.n	8007254 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	b2da      	uxtb	r2, r3
 8007242:	4908      	ldr	r1, [pc, #32]	; (8007264 <__NVIC_SetPriority+0x50>)
 8007244:	79fb      	ldrb	r3, [r7, #7]
 8007246:	f003 030f 	and.w	r3, r3, #15
 800724a:	3b04      	subs	r3, #4
 800724c:	0112      	lsls	r2, r2, #4
 800724e:	b2d2      	uxtb	r2, r2
 8007250:	440b      	add	r3, r1
 8007252:	761a      	strb	r2, [r3, #24]
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr
 8007260:	e000e100 	.word	0xe000e100
 8007264:	e000ed00 	.word	0xe000ed00

08007268 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007268:	b480      	push	{r7}
 800726a:	b089      	sub	sp, #36	; 0x24
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f003 0307 	and.w	r3, r3, #7
 800727a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	f1c3 0307 	rsb	r3, r3, #7
 8007282:	2b04      	cmp	r3, #4
 8007284:	bf28      	it	cs
 8007286:	2304      	movcs	r3, #4
 8007288:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	3304      	adds	r3, #4
 800728e:	2b06      	cmp	r3, #6
 8007290:	d902      	bls.n	8007298 <NVIC_EncodePriority+0x30>
 8007292:	69fb      	ldr	r3, [r7, #28]
 8007294:	3b03      	subs	r3, #3
 8007296:	e000      	b.n	800729a <NVIC_EncodePriority+0x32>
 8007298:	2300      	movs	r3, #0
 800729a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800729c:	f04f 32ff 	mov.w	r2, #4294967295
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	fa02 f303 	lsl.w	r3, r2, r3
 80072a6:	43da      	mvns	r2, r3
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	401a      	ands	r2, r3
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80072b0:	f04f 31ff 	mov.w	r1, #4294967295
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	fa01 f303 	lsl.w	r3, r1, r3
 80072ba:	43d9      	mvns	r1, r3
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072c0:	4313      	orrs	r3, r2
         );
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3724      	adds	r7, #36	; 0x24
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr
	...

080072d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	3b01      	subs	r3, #1
 80072dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80072e0:	d301      	bcc.n	80072e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80072e2:	2301      	movs	r3, #1
 80072e4:	e00f      	b.n	8007306 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80072e6:	4a0a      	ldr	r2, [pc, #40]	; (8007310 <SysTick_Config+0x40>)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	3b01      	subs	r3, #1
 80072ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80072ee:	210f      	movs	r1, #15
 80072f0:	f04f 30ff 	mov.w	r0, #4294967295
 80072f4:	f7ff ff8e 	bl	8007214 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80072f8:	4b05      	ldr	r3, [pc, #20]	; (8007310 <SysTick_Config+0x40>)
 80072fa:	2200      	movs	r2, #0
 80072fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80072fe:	4b04      	ldr	r3, [pc, #16]	; (8007310 <SysTick_Config+0x40>)
 8007300:	2207      	movs	r2, #7
 8007302:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3708      	adds	r7, #8
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	e000e010 	.word	0xe000e010

08007314 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f7ff ff29 	bl	8007174 <__NVIC_SetPriorityGrouping>
}
 8007322:	bf00      	nop
 8007324:	3708      	adds	r7, #8
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}

0800732a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800732a:	b580      	push	{r7, lr}
 800732c:	b086      	sub	sp, #24
 800732e:	af00      	add	r7, sp, #0
 8007330:	4603      	mov	r3, r0
 8007332:	60b9      	str	r1, [r7, #8]
 8007334:	607a      	str	r2, [r7, #4]
 8007336:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007338:	2300      	movs	r3, #0
 800733a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800733c:	f7ff ff3e 	bl	80071bc <__NVIC_GetPriorityGrouping>
 8007340:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	68b9      	ldr	r1, [r7, #8]
 8007346:	6978      	ldr	r0, [r7, #20]
 8007348:	f7ff ff8e 	bl	8007268 <NVIC_EncodePriority>
 800734c:	4602      	mov	r2, r0
 800734e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007352:	4611      	mov	r1, r2
 8007354:	4618      	mov	r0, r3
 8007356:	f7ff ff5d 	bl	8007214 <__NVIC_SetPriority>
}
 800735a:	bf00      	nop
 800735c:	3718      	adds	r7, #24
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007362:	b580      	push	{r7, lr}
 8007364:	b082      	sub	sp, #8
 8007366:	af00      	add	r7, sp, #0
 8007368:	4603      	mov	r3, r0
 800736a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800736c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007370:	4618      	mov	r0, r3
 8007372:	f7ff ff31 	bl	80071d8 <__NVIC_EnableIRQ>
}
 8007376:	bf00      	nop
 8007378:	3708      	adds	r7, #8
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b082      	sub	sp, #8
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f7ff ffa2 	bl	80072d0 <SysTick_Config>
 800738c:	4603      	mov	r3, r0
}
 800738e:	4618      	mov	r0, r3
 8007390:	3708      	adds	r7, #8
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
	...

08007398 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80073a0:	2300      	movs	r3, #0
 80073a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80073a4:	f7ff fabc 	bl	8006920 <HAL_GetTick>
 80073a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d101      	bne.n	80073b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	e099      	b.n	80074e8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2202      	movs	r2, #2
 80073b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f022 0201 	bic.w	r2, r2, #1
 80073d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80073d4:	e00f      	b.n	80073f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80073d6:	f7ff faa3 	bl	8006920 <HAL_GetTick>
 80073da:	4602      	mov	r2, r0
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	2b05      	cmp	r3, #5
 80073e2:	d908      	bls.n	80073f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2220      	movs	r2, #32
 80073e8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2203      	movs	r2, #3
 80073ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80073f2:	2303      	movs	r3, #3
 80073f4:	e078      	b.n	80074e8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0301 	and.w	r3, r3, #1
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1e8      	bne.n	80073d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800740c:	697a      	ldr	r2, [r7, #20]
 800740e:	4b38      	ldr	r3, [pc, #224]	; (80074f0 <HAL_DMA_Init+0x158>)
 8007410:	4013      	ands	r3, r2
 8007412:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	685a      	ldr	r2, [r3, #4]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007422:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	691b      	ldr	r3, [r3, #16]
 8007428:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800742e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	699b      	ldr	r3, [r3, #24]
 8007434:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800743a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6a1b      	ldr	r3, [r3, #32]
 8007440:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007442:	697a      	ldr	r2, [r7, #20]
 8007444:	4313      	orrs	r3, r2
 8007446:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744c:	2b04      	cmp	r3, #4
 800744e:	d107      	bne.n	8007460 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007458:	4313      	orrs	r3, r2
 800745a:	697a      	ldr	r2, [r7, #20]
 800745c:	4313      	orrs	r3, r2
 800745e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	697a      	ldr	r2, [r7, #20]
 8007466:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	695b      	ldr	r3, [r3, #20]
 800746e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	f023 0307 	bic.w	r3, r3, #7
 8007476:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747c:	697a      	ldr	r2, [r7, #20]
 800747e:	4313      	orrs	r3, r2
 8007480:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007486:	2b04      	cmp	r3, #4
 8007488:	d117      	bne.n	80074ba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800748e:	697a      	ldr	r2, [r7, #20]
 8007490:	4313      	orrs	r3, r2
 8007492:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007498:	2b00      	cmp	r3, #0
 800749a:	d00e      	beq.n	80074ba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f000 fb03 	bl	8007aa8 <DMA_CheckFifoParam>
 80074a2:	4603      	mov	r3, r0
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d008      	beq.n	80074ba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2240      	movs	r2, #64	; 0x40
 80074ac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80074b6:	2301      	movs	r3, #1
 80074b8:	e016      	b.n	80074e8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	697a      	ldr	r2, [r7, #20]
 80074c0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 faba 	bl	8007a3c <DMA_CalcBaseAndBitshift>
 80074c8:	4603      	mov	r3, r0
 80074ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074d0:	223f      	movs	r2, #63	; 0x3f
 80074d2:	409a      	lsls	r2, r3
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3718      	adds	r7, #24
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}
 80074f0:	f010803f 	.word	0xf010803f

080074f4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d101      	bne.n	8007506 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e050      	b.n	80075a8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800750c:	b2db      	uxtb	r3, r3
 800750e:	2b02      	cmp	r3, #2
 8007510:	d101      	bne.n	8007516 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8007512:	2302      	movs	r3, #2
 8007514:	e048      	b.n	80075a8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	681a      	ldr	r2, [r3, #0]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f022 0201 	bic.w	r2, r2, #1
 8007524:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	2200      	movs	r2, #0
 800752c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2200      	movs	r2, #0
 8007534:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	2200      	movs	r2, #0
 800753c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	2200      	movs	r2, #0
 8007544:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2200      	movs	r2, #0
 800754c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2221      	movs	r2, #33	; 0x21
 8007554:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f000 fa70 	bl	8007a3c <DMA_CalcBaseAndBitshift>
 800755c:	4603      	mov	r3, r0
 800755e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007564:	223f      	movs	r2, #63	; 0x3f
 8007566:	409a      	lsls	r2, r3
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2200      	movs	r2, #0
 800757c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2200      	movs	r2, #0
 8007582:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2200      	movs	r2, #0
 80075a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80075a6:	2300      	movs	r3, #0
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3710      	adds	r7, #16
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b086      	sub	sp, #24
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	607a      	str	r2, [r7, #4]
 80075bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80075be:	2300      	movs	r3, #0
 80075c0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075c6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d101      	bne.n	80075d6 <HAL_DMA_Start_IT+0x26>
 80075d2:	2302      	movs	r3, #2
 80075d4:	e048      	b.n	8007668 <HAL_DMA_Start_IT+0xb8>
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2201      	movs	r2, #1
 80075da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d137      	bne.n	800765a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2202      	movs	r2, #2
 80075ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2200      	movs	r2, #0
 80075f6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	687a      	ldr	r2, [r7, #4]
 80075fc:	68b9      	ldr	r1, [r7, #8]
 80075fe:	68f8      	ldr	r0, [r7, #12]
 8007600:	f000 f9ee 	bl	80079e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007608:	223f      	movs	r2, #63	; 0x3f
 800760a:	409a      	lsls	r2, r3
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f042 0216 	orr.w	r2, r2, #22
 800761e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	695a      	ldr	r2, [r3, #20]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800762e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007634:	2b00      	cmp	r3, #0
 8007636:	d007      	beq.n	8007648 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f042 0208 	orr.w	r2, r2, #8
 8007646:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f042 0201 	orr.w	r2, r2, #1
 8007656:	601a      	str	r2, [r3, #0]
 8007658:	e005      	b.n	8007666 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007662:	2302      	movs	r3, #2
 8007664:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007666:	7dfb      	ldrb	r3, [r7, #23]
}
 8007668:	4618      	mov	r0, r3
 800766a:	3718      	adds	r7, #24
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800767e:	b2db      	uxtb	r3, r3
 8007680:	2b02      	cmp	r3, #2
 8007682:	d004      	beq.n	800768e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2280      	movs	r2, #128	; 0x80
 8007688:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e00c      	b.n	80076a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2205      	movs	r2, #5
 8007692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f022 0201 	bic.w	r2, r2, #1
 80076a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80076a6:	2300      	movs	r3, #0
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	370c      	adds	r7, #12
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b086      	sub	sp, #24
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80076bc:	2300      	movs	r3, #0
 80076be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80076c0:	4b8e      	ldr	r3, [pc, #568]	; (80078fc <HAL_DMA_IRQHandler+0x248>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a8e      	ldr	r2, [pc, #568]	; (8007900 <HAL_DMA_IRQHandler+0x24c>)
 80076c6:	fba2 2303 	umull	r2, r3, r2, r3
 80076ca:	0a9b      	lsrs	r3, r3, #10
 80076cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076de:	2208      	movs	r2, #8
 80076e0:	409a      	lsls	r2, r3
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	4013      	ands	r3, r2
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d01a      	beq.n	8007720 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f003 0304 	and.w	r3, r3, #4
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d013      	beq.n	8007720 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f022 0204 	bic.w	r2, r2, #4
 8007706:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800770c:	2208      	movs	r2, #8
 800770e:	409a      	lsls	r2, r3
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007718:	f043 0201 	orr.w	r2, r3, #1
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007724:	2201      	movs	r2, #1
 8007726:	409a      	lsls	r2, r3
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	4013      	ands	r3, r2
 800772c:	2b00      	cmp	r3, #0
 800772e:	d012      	beq.n	8007756 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	695b      	ldr	r3, [r3, #20]
 8007736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800773a:	2b00      	cmp	r3, #0
 800773c:	d00b      	beq.n	8007756 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007742:	2201      	movs	r2, #1
 8007744:	409a      	lsls	r2, r3
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800774e:	f043 0202 	orr.w	r2, r3, #2
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800775a:	2204      	movs	r2, #4
 800775c:	409a      	lsls	r2, r3
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	4013      	ands	r3, r2
 8007762:	2b00      	cmp	r3, #0
 8007764:	d012      	beq.n	800778c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f003 0302 	and.w	r3, r3, #2
 8007770:	2b00      	cmp	r3, #0
 8007772:	d00b      	beq.n	800778c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007778:	2204      	movs	r2, #4
 800777a:	409a      	lsls	r2, r3
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007784:	f043 0204 	orr.w	r2, r3, #4
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007790:	2210      	movs	r2, #16
 8007792:	409a      	lsls	r2, r3
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	4013      	ands	r3, r2
 8007798:	2b00      	cmp	r3, #0
 800779a:	d043      	beq.n	8007824 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f003 0308 	and.w	r3, r3, #8
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d03c      	beq.n	8007824 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077ae:	2210      	movs	r2, #16
 80077b0:	409a      	lsls	r2, r3
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d018      	beq.n	80077f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d108      	bne.n	80077e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d024      	beq.n	8007824 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	4798      	blx	r3
 80077e2:	e01f      	b.n	8007824 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d01b      	beq.n	8007824 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	4798      	blx	r3
 80077f4:	e016      	b.n	8007824 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007800:	2b00      	cmp	r3, #0
 8007802:	d107      	bne.n	8007814 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f022 0208 	bic.w	r2, r2, #8
 8007812:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007818:	2b00      	cmp	r3, #0
 800781a:	d003      	beq.n	8007824 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007828:	2220      	movs	r2, #32
 800782a:	409a      	lsls	r2, r3
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	4013      	ands	r3, r2
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 808f 	beq.w	8007954 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0310 	and.w	r3, r3, #16
 8007840:	2b00      	cmp	r3, #0
 8007842:	f000 8087 	beq.w	8007954 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800784a:	2220      	movs	r2, #32
 800784c:	409a      	lsls	r2, r3
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007858:	b2db      	uxtb	r3, r3
 800785a:	2b05      	cmp	r3, #5
 800785c:	d136      	bne.n	80078cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f022 0216 	bic.w	r2, r2, #22
 800786c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	695a      	ldr	r2, [r3, #20]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800787c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007882:	2b00      	cmp	r3, #0
 8007884:	d103      	bne.n	800788e <HAL_DMA_IRQHandler+0x1da>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800788a:	2b00      	cmp	r3, #0
 800788c:	d007      	beq.n	800789e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f022 0208 	bic.w	r2, r2, #8
 800789c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078a2:	223f      	movs	r2, #63	; 0x3f
 80078a4:	409a      	lsls	r2, r3
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d07e      	beq.n	80079c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	4798      	blx	r3
        }
        return;
 80078ca:	e079      	b.n	80079c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d01d      	beq.n	8007916 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d10d      	bne.n	8007904 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d031      	beq.n	8007954 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	4798      	blx	r3
 80078f8:	e02c      	b.n	8007954 <HAL_DMA_IRQHandler+0x2a0>
 80078fa:	bf00      	nop
 80078fc:	20000080 	.word	0x20000080
 8007900:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007908:	2b00      	cmp	r3, #0
 800790a:	d023      	beq.n	8007954 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	4798      	blx	r3
 8007914:	e01e      	b.n	8007954 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10f      	bne.n	8007944 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 0210 	bic.w	r2, r2, #16
 8007932:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2200      	movs	r2, #0
 8007940:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007948:	2b00      	cmp	r3, #0
 800794a:	d003      	beq.n	8007954 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007958:	2b00      	cmp	r3, #0
 800795a:	d032      	beq.n	80079c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007960:	f003 0301 	and.w	r3, r3, #1
 8007964:	2b00      	cmp	r3, #0
 8007966:	d022      	beq.n	80079ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2205      	movs	r2, #5
 800796c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f022 0201 	bic.w	r2, r2, #1
 800797e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	3301      	adds	r3, #1
 8007984:	60bb      	str	r3, [r7, #8]
 8007986:	697a      	ldr	r2, [r7, #20]
 8007988:	429a      	cmp	r2, r3
 800798a:	d307      	bcc.n	800799c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f003 0301 	and.w	r3, r3, #1
 8007996:	2b00      	cmp	r3, #0
 8007998:	d1f2      	bne.n	8007980 <HAL_DMA_IRQHandler+0x2cc>
 800799a:	e000      	b.n	800799e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800799c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2200      	movs	r2, #0
 80079aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d005      	beq.n	80079c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	4798      	blx	r3
 80079be:	e000      	b.n	80079c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80079c0:	bf00      	nop
    }
  }
}
 80079c2:	3718      	adds	r7, #24
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	370c      	adds	r7, #12
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr

080079e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b085      	sub	sp, #20
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	607a      	str	r2, [r7, #4]
 80079ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80079fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	683a      	ldr	r2, [r7, #0]
 8007a04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	2b40      	cmp	r3, #64	; 0x40
 8007a0c:	d108      	bne.n	8007a20 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	68ba      	ldr	r2, [r7, #8]
 8007a1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007a1e:	e007      	b.n	8007a30 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	68ba      	ldr	r2, [r7, #8]
 8007a26:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	60da      	str	r2, [r3, #12]
}
 8007a30:	bf00      	nop
 8007a32:	3714      	adds	r7, #20
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b085      	sub	sp, #20
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	3b10      	subs	r3, #16
 8007a4c:	4a13      	ldr	r2, [pc, #76]	; (8007a9c <DMA_CalcBaseAndBitshift+0x60>)
 8007a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a52:	091b      	lsrs	r3, r3, #4
 8007a54:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007a56:	4a12      	ldr	r2, [pc, #72]	; (8007aa0 <DMA_CalcBaseAndBitshift+0x64>)
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	4413      	add	r3, r2
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2b03      	cmp	r3, #3
 8007a68:	d908      	bls.n	8007a7c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	461a      	mov	r2, r3
 8007a70:	4b0c      	ldr	r3, [pc, #48]	; (8007aa4 <DMA_CalcBaseAndBitshift+0x68>)
 8007a72:	4013      	ands	r3, r2
 8007a74:	1d1a      	adds	r2, r3, #4
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	659a      	str	r2, [r3, #88]	; 0x58
 8007a7a:	e006      	b.n	8007a8a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	461a      	mov	r2, r3
 8007a82:	4b08      	ldr	r3, [pc, #32]	; (8007aa4 <DMA_CalcBaseAndBitshift+0x68>)
 8007a84:	4013      	ands	r3, r2
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	aaaaaaab 	.word	0xaaaaaaab
 8007aa0:	080d6914 	.word	0x080d6914
 8007aa4:	fffffc00 	.word	0xfffffc00

08007aa8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b085      	sub	sp, #20
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ab8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d11f      	bne.n	8007b02 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	2b03      	cmp	r3, #3
 8007ac6:	d856      	bhi.n	8007b76 <DMA_CheckFifoParam+0xce>
 8007ac8:	a201      	add	r2, pc, #4	; (adr r2, 8007ad0 <DMA_CheckFifoParam+0x28>)
 8007aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ace:	bf00      	nop
 8007ad0:	08007ae1 	.word	0x08007ae1
 8007ad4:	08007af3 	.word	0x08007af3
 8007ad8:	08007ae1 	.word	0x08007ae1
 8007adc:	08007b77 	.word	0x08007b77
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ae4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d046      	beq.n	8007b7a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007aec:	2301      	movs	r3, #1
 8007aee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007af0:	e043      	b.n	8007b7a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007af6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007afa:	d140      	bne.n	8007b7e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007b00:	e03d      	b.n	8007b7e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	699b      	ldr	r3, [r3, #24]
 8007b06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b0a:	d121      	bne.n	8007b50 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	2b03      	cmp	r3, #3
 8007b10:	d837      	bhi.n	8007b82 <DMA_CheckFifoParam+0xda>
 8007b12:	a201      	add	r2, pc, #4	; (adr r2, 8007b18 <DMA_CheckFifoParam+0x70>)
 8007b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b18:	08007b29 	.word	0x08007b29
 8007b1c:	08007b2f 	.word	0x08007b2f
 8007b20:	08007b29 	.word	0x08007b29
 8007b24:	08007b41 	.word	0x08007b41
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	73fb      	strb	r3, [r7, #15]
      break;
 8007b2c:	e030      	b.n	8007b90 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d025      	beq.n	8007b86 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007b3e:	e022      	b.n	8007b86 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b44:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007b48:	d11f      	bne.n	8007b8a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007b4e:	e01c      	b.n	8007b8a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	2b02      	cmp	r3, #2
 8007b54:	d903      	bls.n	8007b5e <DMA_CheckFifoParam+0xb6>
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	2b03      	cmp	r3, #3
 8007b5a:	d003      	beq.n	8007b64 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007b5c:	e018      	b.n	8007b90 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	73fb      	strb	r3, [r7, #15]
      break;
 8007b62:	e015      	b.n	8007b90 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d00e      	beq.n	8007b8e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	73fb      	strb	r3, [r7, #15]
      break;
 8007b74:	e00b      	b.n	8007b8e <DMA_CheckFifoParam+0xe6>
      break;
 8007b76:	bf00      	nop
 8007b78:	e00a      	b.n	8007b90 <DMA_CheckFifoParam+0xe8>
      break;
 8007b7a:	bf00      	nop
 8007b7c:	e008      	b.n	8007b90 <DMA_CheckFifoParam+0xe8>
      break;
 8007b7e:	bf00      	nop
 8007b80:	e006      	b.n	8007b90 <DMA_CheckFifoParam+0xe8>
      break;
 8007b82:	bf00      	nop
 8007b84:	e004      	b.n	8007b90 <DMA_CheckFifoParam+0xe8>
      break;
 8007b86:	bf00      	nop
 8007b88:	e002      	b.n	8007b90 <DMA_CheckFifoParam+0xe8>
      break;   
 8007b8a:	bf00      	nop
 8007b8c:	e000      	b.n	8007b90 <DMA_CheckFifoParam+0xe8>
      break;
 8007b8e:	bf00      	nop
    }
  } 
  
  return status; 
 8007b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3714      	adds	r7, #20
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr
 8007b9e:	bf00      	nop

08007ba0 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b082      	sub	sp, #8
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d101      	bne.n	8007bb2 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e039      	b.n	8007c26 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d106      	bne.n	8007bcc <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f7f9 fac6 	bl	8001158 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2202      	movs	r2, #2
 8007bd0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	685a      	ldr	r2, [r3, #4]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	430a      	orrs	r2, r1
 8007be8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bf0:	f023 0107 	bic.w	r1, r3, #7
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	689a      	ldr	r2, [r3, #8]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	430a      	orrs	r2, r1
 8007bfe:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c06:	4b0a      	ldr	r3, [pc, #40]	; (8007c30 <HAL_DMA2D_Init+0x90>)
 8007c08:	4013      	ands	r3, r2
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	68d1      	ldr	r1, [r2, #12]
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	6812      	ldr	r2, [r2, #0]
 8007c12:	430b      	orrs	r3, r1
 8007c14:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8007c24:	2300      	movs	r3, #0
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3708      	adds	r7, #8
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	ffffc000 	.word	0xffffc000

08007c34 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b086      	sub	sp, #24
 8007c38:	af02      	add	r7, sp, #8
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	607a      	str	r2, [r7, #4]
 8007c40:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d101      	bne.n	8007c50 <HAL_DMA2D_Start+0x1c>
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	e018      	b.n	8007c82 <HAL_DMA2D_Start+0x4e>
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2201      	movs	r2, #1
 8007c54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2202      	movs	r2, #2
 8007c5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	9300      	str	r3, [sp, #0]
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	68b9      	ldr	r1, [r7, #8]
 8007c6a:	68f8      	ldr	r0, [r7, #12]
 8007c6c:	f000 f988 	bl	8007f80 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f042 0201 	orr.w	r2, r2, #1
 8007c7e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007c80:	2300      	movs	r3, #0
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3710      	adds	r7, #16
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b086      	sub	sp, #24
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
 8007c92:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8007c94:	2300      	movs	r3, #0
 8007c96:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f003 0301 	and.w	r3, r3, #1
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d056      	beq.n	8007d54 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ca6:	f7fe fe3b 	bl	8006920 <HAL_GetTick>
 8007caa:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8007cac:	e04b      	b.n	8007d46 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d023      	beq.n	8007d08 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f003 0320 	and.w	r3, r3, #32
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d005      	beq.n	8007cd6 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cce:	f043 0202 	orr.w	r2, r3, #2
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f003 0301 	and.w	r3, r3, #1
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d005      	beq.n	8007cec <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ce4:	f043 0201 	orr.w	r2, r3, #1
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	2221      	movs	r2, #33	; 0x21
 8007cf2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2204      	movs	r2, #4
 8007cf8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8007d04:	2301      	movs	r3, #1
 8007d06:	e0a5      	b.n	8007e54 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d0e:	d01a      	beq.n	8007d46 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007d10:	f7fe fe06 	bl	8006920 <HAL_GetTick>
 8007d14:	4602      	mov	r2, r0
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	1ad3      	subs	r3, r2, r3
 8007d1a:	683a      	ldr	r2, [r7, #0]
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	d302      	bcc.n	8007d26 <HAL_DMA2D_PollForTransfer+0x9c>
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d10f      	bne.n	8007d46 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d2a:	f043 0220 	orr.w	r2, r3, #32
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2203      	movs	r2, #3
 8007d36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8007d42:	2303      	movs	r3, #3
 8007d44:	e086      	b.n	8007e54 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	685b      	ldr	r3, [r3, #4]
 8007d4c:	f003 0302 	and.w	r3, r3, #2
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d0ac      	beq.n	8007cae <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	69db      	ldr	r3, [r3, #28]
 8007d5a:	f003 0320 	and.w	r3, r3, #32
 8007d5e:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d66:	f003 0320 	and.w	r3, r3, #32
 8007d6a:	693a      	ldr	r2, [r7, #16]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d061      	beq.n	8007e3a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8007d76:	f7fe fdd3 	bl	8006920 <HAL_GetTick>
 8007d7a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8007d7c:	e056      	b.n	8007e2c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d02e      	beq.n	8007dee <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f003 0308 	and.w	r3, r3, #8
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d005      	beq.n	8007da6 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d9e:	f043 0204 	orr.w	r2, r3, #4
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f003 0320 	and.w	r3, r3, #32
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d005      	beq.n	8007dbc <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007db4:	f043 0202 	orr.w	r2, r3, #2
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f003 0301 	and.w	r3, r3, #1
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d005      	beq.n	8007dd2 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dca:	f043 0201 	orr.w	r2, r3, #1
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	2229      	movs	r2, #41	; 0x29
 8007dd8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2204      	movs	r2, #4
 8007dde:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e032      	b.n	8007e54 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df4:	d01a      	beq.n	8007e2c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007df6:	f7fe fd93 	bl	8006920 <HAL_GetTick>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	1ad3      	subs	r3, r2, r3
 8007e00:	683a      	ldr	r2, [r7, #0]
 8007e02:	429a      	cmp	r2, r3
 8007e04:	d302      	bcc.n	8007e0c <HAL_DMA2D_PollForTransfer+0x182>
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d10f      	bne.n	8007e2c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e10:	f043 0220 	orr.w	r2, r3, #32
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2203      	movs	r2, #3
 8007e1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	e013      	b.n	8007e54 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	f003 0310 	and.w	r3, r3, #16
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d0a1      	beq.n	8007d7e <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2212      	movs	r2, #18
 8007e40:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2201      	movs	r2, #1
 8007e46:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3718      	adds	r7, #24
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b087      	sub	sp, #28
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	d101      	bne.n	8007e7c <HAL_DMA2D_ConfigLayer+0x20>
 8007e78:	2302      	movs	r3, #2
 8007e7a:	e079      	b.n	8007f70 <HAL_DMA2D_ConfigLayer+0x114>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2202      	movs	r2, #2
 8007e88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	011b      	lsls	r3, r3, #4
 8007e90:	3318      	adds	r3, #24
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	4413      	add	r3, r2
 8007e96:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	685a      	ldr	r2, [r3, #4]
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	041b      	lsls	r3, r3, #16
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8007ea6:	4b35      	ldr	r3, [pc, #212]	; (8007f7c <HAL_DMA2D_ConfigLayer+0x120>)
 8007ea8:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	2b0a      	cmp	r3, #10
 8007eb0:	d003      	beq.n	8007eba <HAL_DMA2D_ConfigLayer+0x5e>
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	2b09      	cmp	r3, #9
 8007eb8:	d107      	bne.n	8007eca <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	68db      	ldr	r3, [r3, #12]
 8007ebe:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007ec2:	697a      	ldr	r2, [r7, #20]
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	617b      	str	r3, [r7, #20]
 8007ec8:	e005      	b.n	8007ed6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	061b      	lsls	r3, r3, #24
 8007ed0:	697a      	ldr	r2, [r7, #20]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d120      	bne.n	8007f1e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	43db      	mvns	r3, r3
 8007ee6:	ea02 0103 	and.w	r1, r2, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	697a      	ldr	r2, [r7, #20]
 8007ef0:	430a      	orrs	r2, r1
 8007ef2:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	6812      	ldr	r2, [r2, #0]
 8007efc:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	2b0a      	cmp	r3, #10
 8007f04:	d003      	beq.n	8007f0e <HAL_DMA2D_ConfigLayer+0xb2>
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	2b09      	cmp	r3, #9
 8007f0c:	d127      	bne.n	8007f5e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	68da      	ldr	r2, [r3, #12]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8007f1a:	629a      	str	r2, [r3, #40]	; 0x28
 8007f1c:	e01f      	b.n	8007f5e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	69da      	ldr	r2, [r3, #28]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	43db      	mvns	r3, r3
 8007f28:	ea02 0103 	and.w	r1, r2, r3
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	697a      	ldr	r2, [r7, #20]
 8007f32:	430a      	orrs	r2, r1
 8007f34:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	693a      	ldr	r2, [r7, #16]
 8007f3c:	6812      	ldr	r2, [r2, #0]
 8007f3e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	2b0a      	cmp	r3, #10
 8007f46:	d003      	beq.n	8007f50 <HAL_DMA2D_ConfigLayer+0xf4>
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	2b09      	cmp	r3, #9
 8007f4e:	d106      	bne.n	8007f5e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	68da      	ldr	r2, [r3, #12]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8007f5c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2201      	movs	r2, #1
 8007f62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8007f6e:	2300      	movs	r3, #0
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	371c      	adds	r7, #28
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr
 8007f7c:	ff03000f 	.word	0xff03000f

08007f80 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b08b      	sub	sp, #44	; 0x2c
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	60f8      	str	r0, [r7, #12]
 8007f88:	60b9      	str	r1, [r7, #8]
 8007f8a:	607a      	str	r2, [r7, #4]
 8007f8c:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f94:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	041a      	lsls	r2, r3, #16
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f9e:	431a      	orrs	r2, r3
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	430a      	orrs	r2, r1
 8007fa6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007fb8:	d174      	bne.n	80080a4 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007fc0:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007fc8:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007fd0:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d108      	bne.n	8007ff2 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8007fe0:	69ba      	ldr	r2, [r7, #24]
 8007fe2:	69fb      	ldr	r3, [r7, #28]
 8007fe4:	431a      	orrs	r2, r3
 8007fe6:	6a3b      	ldr	r3, [r7, #32]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	697a      	ldr	r2, [r7, #20]
 8007fec:	4313      	orrs	r3, r2
 8007fee:	627b      	str	r3, [r7, #36]	; 0x24
 8007ff0:	e053      	b.n	800809a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	2b01      	cmp	r3, #1
 8007ff8:	d106      	bne.n	8008008 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8007ffa:	69ba      	ldr	r2, [r7, #24]
 8007ffc:	69fb      	ldr	r3, [r7, #28]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	697a      	ldr	r2, [r7, #20]
 8008002:	4313      	orrs	r3, r2
 8008004:	627b      	str	r3, [r7, #36]	; 0x24
 8008006:	e048      	b.n	800809a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	689b      	ldr	r3, [r3, #8]
 800800c:	2b02      	cmp	r3, #2
 800800e:	d111      	bne.n	8008034 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8008010:	69fb      	ldr	r3, [r7, #28]
 8008012:	0cdb      	lsrs	r3, r3, #19
 8008014:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	0a9b      	lsrs	r3, r3, #10
 800801a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	08db      	lsrs	r3, r3, #3
 8008020:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8008022:	69bb      	ldr	r3, [r7, #24]
 8008024:	015a      	lsls	r2, r3, #5
 8008026:	69fb      	ldr	r3, [r7, #28]
 8008028:	02db      	lsls	r3, r3, #11
 800802a:	4313      	orrs	r3, r2
 800802c:	697a      	ldr	r2, [r7, #20]
 800802e:	4313      	orrs	r3, r2
 8008030:	627b      	str	r3, [r7, #36]	; 0x24
 8008032:	e032      	b.n	800809a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	2b03      	cmp	r3, #3
 800803a:	d117      	bne.n	800806c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800803c:	6a3b      	ldr	r3, [r7, #32]
 800803e:	0fdb      	lsrs	r3, r3, #31
 8008040:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8008042:	69fb      	ldr	r3, [r7, #28]
 8008044:	0cdb      	lsrs	r3, r3, #19
 8008046:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8008048:	69bb      	ldr	r3, [r7, #24]
 800804a:	0adb      	lsrs	r3, r3, #11
 800804c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	08db      	lsrs	r3, r3, #3
 8008052:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8008054:	69bb      	ldr	r3, [r7, #24]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	029b      	lsls	r3, r3, #10
 800805c:	431a      	orrs	r2, r3
 800805e:	6a3b      	ldr	r3, [r7, #32]
 8008060:	03db      	lsls	r3, r3, #15
 8008062:	4313      	orrs	r3, r2
 8008064:	697a      	ldr	r2, [r7, #20]
 8008066:	4313      	orrs	r3, r2
 8008068:	627b      	str	r3, [r7, #36]	; 0x24
 800806a:	e016      	b.n	800809a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800806c:	6a3b      	ldr	r3, [r7, #32]
 800806e:	0f1b      	lsrs	r3, r3, #28
 8008070:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8008072:	69fb      	ldr	r3, [r7, #28]
 8008074:	0d1b      	lsrs	r3, r3, #20
 8008076:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8008078:	69bb      	ldr	r3, [r7, #24]
 800807a:	0b1b      	lsrs	r3, r3, #12
 800807c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	091b      	lsrs	r3, r3, #4
 8008082:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	011a      	lsls	r2, r3, #4
 8008088:	69fb      	ldr	r3, [r7, #28]
 800808a:	021b      	lsls	r3, r3, #8
 800808c:	431a      	orrs	r2, r3
 800808e:	6a3b      	ldr	r3, [r7, #32]
 8008090:	031b      	lsls	r3, r3, #12
 8008092:	4313      	orrs	r3, r2
 8008094:	697a      	ldr	r2, [r7, #20]
 8008096:	4313      	orrs	r3, r2
 8008098:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080a0:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80080a2:	e003      	b.n	80080ac <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	68ba      	ldr	r2, [r7, #8]
 80080aa:	60da      	str	r2, [r3, #12]
}
 80080ac:	bf00      	nop
 80080ae:	372c      	adds	r7, #44	; 0x2c
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b089      	sub	sp, #36	; 0x24
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80080c2:	2300      	movs	r3, #0
 80080c4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80080c6:	2300      	movs	r3, #0
 80080c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80080ca:	2300      	movs	r3, #0
 80080cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80080ce:	2300      	movs	r3, #0
 80080d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80080d2:	2300      	movs	r3, #0
 80080d4:	61fb      	str	r3, [r7, #28]
 80080d6:	e175      	b.n	80083c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80080d8:	2201      	movs	r2, #1
 80080da:	69fb      	ldr	r3, [r7, #28]
 80080dc:	fa02 f303 	lsl.w	r3, r2, r3
 80080e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	697a      	ldr	r2, [r7, #20]
 80080e8:	4013      	ands	r3, r2
 80080ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80080ec:	693a      	ldr	r2, [r7, #16]
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	f040 8164 	bne.w	80083be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	f003 0303 	and.w	r3, r3, #3
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d005      	beq.n	800810e <HAL_GPIO_Init+0x56>
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	f003 0303 	and.w	r3, r3, #3
 800810a:	2b02      	cmp	r3, #2
 800810c:	d130      	bne.n	8008170 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	005b      	lsls	r3, r3, #1
 8008118:	2203      	movs	r2, #3
 800811a:	fa02 f303 	lsl.w	r3, r2, r3
 800811e:	43db      	mvns	r3, r3
 8008120:	69ba      	ldr	r2, [r7, #24]
 8008122:	4013      	ands	r3, r2
 8008124:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	68da      	ldr	r2, [r3, #12]
 800812a:	69fb      	ldr	r3, [r7, #28]
 800812c:	005b      	lsls	r3, r3, #1
 800812e:	fa02 f303 	lsl.w	r3, r2, r3
 8008132:	69ba      	ldr	r2, [r7, #24]
 8008134:	4313      	orrs	r3, r2
 8008136:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	69ba      	ldr	r2, [r7, #24]
 800813c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008144:	2201      	movs	r2, #1
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	fa02 f303 	lsl.w	r3, r2, r3
 800814c:	43db      	mvns	r3, r3
 800814e:	69ba      	ldr	r2, [r7, #24]
 8008150:	4013      	ands	r3, r2
 8008152:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	091b      	lsrs	r3, r3, #4
 800815a:	f003 0201 	and.w	r2, r3, #1
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	fa02 f303 	lsl.w	r3, r2, r3
 8008164:	69ba      	ldr	r2, [r7, #24]
 8008166:	4313      	orrs	r3, r2
 8008168:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	69ba      	ldr	r2, [r7, #24]
 800816e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	f003 0303 	and.w	r3, r3, #3
 8008178:	2b03      	cmp	r3, #3
 800817a:	d017      	beq.n	80081ac <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	68db      	ldr	r3, [r3, #12]
 8008180:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8008182:	69fb      	ldr	r3, [r7, #28]
 8008184:	005b      	lsls	r3, r3, #1
 8008186:	2203      	movs	r2, #3
 8008188:	fa02 f303 	lsl.w	r3, r2, r3
 800818c:	43db      	mvns	r3, r3
 800818e:	69ba      	ldr	r2, [r7, #24]
 8008190:	4013      	ands	r3, r2
 8008192:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	689a      	ldr	r2, [r3, #8]
 8008198:	69fb      	ldr	r3, [r7, #28]
 800819a:	005b      	lsls	r3, r3, #1
 800819c:	fa02 f303 	lsl.w	r3, r2, r3
 80081a0:	69ba      	ldr	r2, [r7, #24]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	69ba      	ldr	r2, [r7, #24]
 80081aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	f003 0303 	and.w	r3, r3, #3
 80081b4:	2b02      	cmp	r3, #2
 80081b6:	d123      	bne.n	8008200 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80081b8:	69fb      	ldr	r3, [r7, #28]
 80081ba:	08da      	lsrs	r2, r3, #3
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	3208      	adds	r2, #8
 80081c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80081c6:	69fb      	ldr	r3, [r7, #28]
 80081c8:	f003 0307 	and.w	r3, r3, #7
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	220f      	movs	r2, #15
 80081d0:	fa02 f303 	lsl.w	r3, r2, r3
 80081d4:	43db      	mvns	r3, r3
 80081d6:	69ba      	ldr	r2, [r7, #24]
 80081d8:	4013      	ands	r3, r2
 80081da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	691a      	ldr	r2, [r3, #16]
 80081e0:	69fb      	ldr	r3, [r7, #28]
 80081e2:	f003 0307 	and.w	r3, r3, #7
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	fa02 f303 	lsl.w	r3, r2, r3
 80081ec:	69ba      	ldr	r2, [r7, #24]
 80081ee:	4313      	orrs	r3, r2
 80081f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80081f2:	69fb      	ldr	r3, [r7, #28]
 80081f4:	08da      	lsrs	r2, r3, #3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	3208      	adds	r2, #8
 80081fa:	69b9      	ldr	r1, [r7, #24]
 80081fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8008206:	69fb      	ldr	r3, [r7, #28]
 8008208:	005b      	lsls	r3, r3, #1
 800820a:	2203      	movs	r2, #3
 800820c:	fa02 f303 	lsl.w	r3, r2, r3
 8008210:	43db      	mvns	r3, r3
 8008212:	69ba      	ldr	r2, [r7, #24]
 8008214:	4013      	ands	r3, r2
 8008216:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	685b      	ldr	r3, [r3, #4]
 800821c:	f003 0203 	and.w	r2, r3, #3
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	005b      	lsls	r3, r3, #1
 8008224:	fa02 f303 	lsl.w	r3, r2, r3
 8008228:	69ba      	ldr	r2, [r7, #24]
 800822a:	4313      	orrs	r3, r2
 800822c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	69ba      	ldr	r2, [r7, #24]
 8008232:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800823c:	2b00      	cmp	r3, #0
 800823e:	f000 80be 	beq.w	80083be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008242:	4b66      	ldr	r3, [pc, #408]	; (80083dc <HAL_GPIO_Init+0x324>)
 8008244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008246:	4a65      	ldr	r2, [pc, #404]	; (80083dc <HAL_GPIO_Init+0x324>)
 8008248:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800824c:	6453      	str	r3, [r2, #68]	; 0x44
 800824e:	4b63      	ldr	r3, [pc, #396]	; (80083dc <HAL_GPIO_Init+0x324>)
 8008250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008252:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008256:	60fb      	str	r3, [r7, #12]
 8008258:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800825a:	4a61      	ldr	r2, [pc, #388]	; (80083e0 <HAL_GPIO_Init+0x328>)
 800825c:	69fb      	ldr	r3, [r7, #28]
 800825e:	089b      	lsrs	r3, r3, #2
 8008260:	3302      	adds	r3, #2
 8008262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008266:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8008268:	69fb      	ldr	r3, [r7, #28]
 800826a:	f003 0303 	and.w	r3, r3, #3
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	220f      	movs	r2, #15
 8008272:	fa02 f303 	lsl.w	r3, r2, r3
 8008276:	43db      	mvns	r3, r3
 8008278:	69ba      	ldr	r2, [r7, #24]
 800827a:	4013      	ands	r3, r2
 800827c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	4a58      	ldr	r2, [pc, #352]	; (80083e4 <HAL_GPIO_Init+0x32c>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d037      	beq.n	80082f6 <HAL_GPIO_Init+0x23e>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	4a57      	ldr	r2, [pc, #348]	; (80083e8 <HAL_GPIO_Init+0x330>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d031      	beq.n	80082f2 <HAL_GPIO_Init+0x23a>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	4a56      	ldr	r2, [pc, #344]	; (80083ec <HAL_GPIO_Init+0x334>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d02b      	beq.n	80082ee <HAL_GPIO_Init+0x236>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	4a55      	ldr	r2, [pc, #340]	; (80083f0 <HAL_GPIO_Init+0x338>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d025      	beq.n	80082ea <HAL_GPIO_Init+0x232>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	4a54      	ldr	r2, [pc, #336]	; (80083f4 <HAL_GPIO_Init+0x33c>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d01f      	beq.n	80082e6 <HAL_GPIO_Init+0x22e>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	4a53      	ldr	r2, [pc, #332]	; (80083f8 <HAL_GPIO_Init+0x340>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d019      	beq.n	80082e2 <HAL_GPIO_Init+0x22a>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	4a52      	ldr	r2, [pc, #328]	; (80083fc <HAL_GPIO_Init+0x344>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d013      	beq.n	80082de <HAL_GPIO_Init+0x226>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	4a51      	ldr	r2, [pc, #324]	; (8008400 <HAL_GPIO_Init+0x348>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d00d      	beq.n	80082da <HAL_GPIO_Init+0x222>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	4a50      	ldr	r2, [pc, #320]	; (8008404 <HAL_GPIO_Init+0x34c>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d007      	beq.n	80082d6 <HAL_GPIO_Init+0x21e>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4a4f      	ldr	r2, [pc, #316]	; (8008408 <HAL_GPIO_Init+0x350>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d101      	bne.n	80082d2 <HAL_GPIO_Init+0x21a>
 80082ce:	2309      	movs	r3, #9
 80082d0:	e012      	b.n	80082f8 <HAL_GPIO_Init+0x240>
 80082d2:	230a      	movs	r3, #10
 80082d4:	e010      	b.n	80082f8 <HAL_GPIO_Init+0x240>
 80082d6:	2308      	movs	r3, #8
 80082d8:	e00e      	b.n	80082f8 <HAL_GPIO_Init+0x240>
 80082da:	2307      	movs	r3, #7
 80082dc:	e00c      	b.n	80082f8 <HAL_GPIO_Init+0x240>
 80082de:	2306      	movs	r3, #6
 80082e0:	e00a      	b.n	80082f8 <HAL_GPIO_Init+0x240>
 80082e2:	2305      	movs	r3, #5
 80082e4:	e008      	b.n	80082f8 <HAL_GPIO_Init+0x240>
 80082e6:	2304      	movs	r3, #4
 80082e8:	e006      	b.n	80082f8 <HAL_GPIO_Init+0x240>
 80082ea:	2303      	movs	r3, #3
 80082ec:	e004      	b.n	80082f8 <HAL_GPIO_Init+0x240>
 80082ee:	2302      	movs	r3, #2
 80082f0:	e002      	b.n	80082f8 <HAL_GPIO_Init+0x240>
 80082f2:	2301      	movs	r3, #1
 80082f4:	e000      	b.n	80082f8 <HAL_GPIO_Init+0x240>
 80082f6:	2300      	movs	r3, #0
 80082f8:	69fa      	ldr	r2, [r7, #28]
 80082fa:	f002 0203 	and.w	r2, r2, #3
 80082fe:	0092      	lsls	r2, r2, #2
 8008300:	4093      	lsls	r3, r2
 8008302:	69ba      	ldr	r2, [r7, #24]
 8008304:	4313      	orrs	r3, r2
 8008306:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8008308:	4935      	ldr	r1, [pc, #212]	; (80083e0 <HAL_GPIO_Init+0x328>)
 800830a:	69fb      	ldr	r3, [r7, #28]
 800830c:	089b      	lsrs	r3, r3, #2
 800830e:	3302      	adds	r3, #2
 8008310:	69ba      	ldr	r2, [r7, #24]
 8008312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008316:	4b3d      	ldr	r3, [pc, #244]	; (800840c <HAL_GPIO_Init+0x354>)
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	43db      	mvns	r3, r3
 8008320:	69ba      	ldr	r2, [r7, #24]
 8008322:	4013      	ands	r3, r2
 8008324:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800832e:	2b00      	cmp	r3, #0
 8008330:	d003      	beq.n	800833a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008332:	69ba      	ldr	r2, [r7, #24]
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	4313      	orrs	r3, r2
 8008338:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800833a:	4a34      	ldr	r2, [pc, #208]	; (800840c <HAL_GPIO_Init+0x354>)
 800833c:	69bb      	ldr	r3, [r7, #24]
 800833e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008340:	4b32      	ldr	r3, [pc, #200]	; (800840c <HAL_GPIO_Init+0x354>)
 8008342:	68db      	ldr	r3, [r3, #12]
 8008344:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	43db      	mvns	r3, r3
 800834a:	69ba      	ldr	r2, [r7, #24]
 800834c:	4013      	ands	r3, r2
 800834e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008358:	2b00      	cmp	r3, #0
 800835a:	d003      	beq.n	8008364 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800835c:	69ba      	ldr	r2, [r7, #24]
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	4313      	orrs	r3, r2
 8008362:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008364:	4a29      	ldr	r2, [pc, #164]	; (800840c <HAL_GPIO_Init+0x354>)
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800836a:	4b28      	ldr	r3, [pc, #160]	; (800840c <HAL_GPIO_Init+0x354>)
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	43db      	mvns	r3, r3
 8008374:	69ba      	ldr	r2, [r7, #24]
 8008376:	4013      	ands	r3, r2
 8008378:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008382:	2b00      	cmp	r3, #0
 8008384:	d003      	beq.n	800838e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008386:	69ba      	ldr	r2, [r7, #24]
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	4313      	orrs	r3, r2
 800838c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800838e:	4a1f      	ldr	r2, [pc, #124]	; (800840c <HAL_GPIO_Init+0x354>)
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008394:	4b1d      	ldr	r3, [pc, #116]	; (800840c <HAL_GPIO_Init+0x354>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	43db      	mvns	r3, r3
 800839e:	69ba      	ldr	r2, [r7, #24]
 80083a0:	4013      	ands	r3, r2
 80083a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d003      	beq.n	80083b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80083b0:	69ba      	ldr	r2, [r7, #24]
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80083b8:	4a14      	ldr	r2, [pc, #80]	; (800840c <HAL_GPIO_Init+0x354>)
 80083ba:	69bb      	ldr	r3, [r7, #24]
 80083bc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80083be:	69fb      	ldr	r3, [r7, #28]
 80083c0:	3301      	adds	r3, #1
 80083c2:	61fb      	str	r3, [r7, #28]
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	2b0f      	cmp	r3, #15
 80083c8:	f67f ae86 	bls.w	80080d8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80083cc:	bf00      	nop
 80083ce:	bf00      	nop
 80083d0:	3724      	adds	r7, #36	; 0x24
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop
 80083dc:	40023800 	.word	0x40023800
 80083e0:	40013800 	.word	0x40013800
 80083e4:	40020000 	.word	0x40020000
 80083e8:	40020400 	.word	0x40020400
 80083ec:	40020800 	.word	0x40020800
 80083f0:	40020c00 	.word	0x40020c00
 80083f4:	40021000 	.word	0x40021000
 80083f8:	40021400 	.word	0x40021400
 80083fc:	40021800 	.word	0x40021800
 8008400:	40021c00 	.word	0x40021c00
 8008404:	40022000 	.word	0x40022000
 8008408:	40022400 	.word	0x40022400
 800840c:	40013c00 	.word	0x40013c00

08008410 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008410:	b480      	push	{r7}
 8008412:	b087      	sub	sp, #28
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800841a:	2300      	movs	r3, #0
 800841c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800841e:	2300      	movs	r3, #0
 8008420:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8008422:	2300      	movs	r3, #0
 8008424:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8008426:	2300      	movs	r3, #0
 8008428:	617b      	str	r3, [r7, #20]
 800842a:	e0d9      	b.n	80085e0 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800842c:	2201      	movs	r2, #1
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	fa02 f303 	lsl.w	r3, r2, r3
 8008434:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8008436:	683a      	ldr	r2, [r7, #0]
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	4013      	ands	r3, r2
 800843c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800843e:	68fa      	ldr	r2, [r7, #12]
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	429a      	cmp	r2, r3
 8008444:	f040 80c9 	bne.w	80085da <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8008448:	4a6b      	ldr	r2, [pc, #428]	; (80085f8 <HAL_GPIO_DeInit+0x1e8>)
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	089b      	lsrs	r3, r3, #2
 800844e:	3302      	adds	r3, #2
 8008450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008454:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	f003 0303 	and.w	r3, r3, #3
 800845c:	009b      	lsls	r3, r3, #2
 800845e:	220f      	movs	r2, #15
 8008460:	fa02 f303 	lsl.w	r3, r2, r3
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	4013      	ands	r3, r2
 8008468:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	4a63      	ldr	r2, [pc, #396]	; (80085fc <HAL_GPIO_DeInit+0x1ec>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d037      	beq.n	80084e2 <HAL_GPIO_DeInit+0xd2>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	4a62      	ldr	r2, [pc, #392]	; (8008600 <HAL_GPIO_DeInit+0x1f0>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d031      	beq.n	80084de <HAL_GPIO_DeInit+0xce>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a61      	ldr	r2, [pc, #388]	; (8008604 <HAL_GPIO_DeInit+0x1f4>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d02b      	beq.n	80084da <HAL_GPIO_DeInit+0xca>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	4a60      	ldr	r2, [pc, #384]	; (8008608 <HAL_GPIO_DeInit+0x1f8>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d025      	beq.n	80084d6 <HAL_GPIO_DeInit+0xc6>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	4a5f      	ldr	r2, [pc, #380]	; (800860c <HAL_GPIO_DeInit+0x1fc>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d01f      	beq.n	80084d2 <HAL_GPIO_DeInit+0xc2>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	4a5e      	ldr	r2, [pc, #376]	; (8008610 <HAL_GPIO_DeInit+0x200>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d019      	beq.n	80084ce <HAL_GPIO_DeInit+0xbe>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	4a5d      	ldr	r2, [pc, #372]	; (8008614 <HAL_GPIO_DeInit+0x204>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d013      	beq.n	80084ca <HAL_GPIO_DeInit+0xba>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	4a5c      	ldr	r2, [pc, #368]	; (8008618 <HAL_GPIO_DeInit+0x208>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d00d      	beq.n	80084c6 <HAL_GPIO_DeInit+0xb6>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	4a5b      	ldr	r2, [pc, #364]	; (800861c <HAL_GPIO_DeInit+0x20c>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d007      	beq.n	80084c2 <HAL_GPIO_DeInit+0xb2>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	4a5a      	ldr	r2, [pc, #360]	; (8008620 <HAL_GPIO_DeInit+0x210>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d101      	bne.n	80084be <HAL_GPIO_DeInit+0xae>
 80084ba:	2309      	movs	r3, #9
 80084bc:	e012      	b.n	80084e4 <HAL_GPIO_DeInit+0xd4>
 80084be:	230a      	movs	r3, #10
 80084c0:	e010      	b.n	80084e4 <HAL_GPIO_DeInit+0xd4>
 80084c2:	2308      	movs	r3, #8
 80084c4:	e00e      	b.n	80084e4 <HAL_GPIO_DeInit+0xd4>
 80084c6:	2307      	movs	r3, #7
 80084c8:	e00c      	b.n	80084e4 <HAL_GPIO_DeInit+0xd4>
 80084ca:	2306      	movs	r3, #6
 80084cc:	e00a      	b.n	80084e4 <HAL_GPIO_DeInit+0xd4>
 80084ce:	2305      	movs	r3, #5
 80084d0:	e008      	b.n	80084e4 <HAL_GPIO_DeInit+0xd4>
 80084d2:	2304      	movs	r3, #4
 80084d4:	e006      	b.n	80084e4 <HAL_GPIO_DeInit+0xd4>
 80084d6:	2303      	movs	r3, #3
 80084d8:	e004      	b.n	80084e4 <HAL_GPIO_DeInit+0xd4>
 80084da:	2302      	movs	r3, #2
 80084dc:	e002      	b.n	80084e4 <HAL_GPIO_DeInit+0xd4>
 80084de:	2301      	movs	r3, #1
 80084e0:	e000      	b.n	80084e4 <HAL_GPIO_DeInit+0xd4>
 80084e2:	2300      	movs	r3, #0
 80084e4:	697a      	ldr	r2, [r7, #20]
 80084e6:	f002 0203 	and.w	r2, r2, #3
 80084ea:	0092      	lsls	r2, r2, #2
 80084ec:	4093      	lsls	r3, r2
 80084ee:	68ba      	ldr	r2, [r7, #8]
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d132      	bne.n	800855a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80084f4:	4b4b      	ldr	r3, [pc, #300]	; (8008624 <HAL_GPIO_DeInit+0x214>)
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	43db      	mvns	r3, r3
 80084fc:	4949      	ldr	r1, [pc, #292]	; (8008624 <HAL_GPIO_DeInit+0x214>)
 80084fe:	4013      	ands	r3, r2
 8008500:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8008502:	4b48      	ldr	r3, [pc, #288]	; (8008624 <HAL_GPIO_DeInit+0x214>)
 8008504:	685a      	ldr	r2, [r3, #4]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	43db      	mvns	r3, r3
 800850a:	4946      	ldr	r1, [pc, #280]	; (8008624 <HAL_GPIO_DeInit+0x214>)
 800850c:	4013      	ands	r3, r2
 800850e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8008510:	4b44      	ldr	r3, [pc, #272]	; (8008624 <HAL_GPIO_DeInit+0x214>)
 8008512:	68da      	ldr	r2, [r3, #12]
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	43db      	mvns	r3, r3
 8008518:	4942      	ldr	r1, [pc, #264]	; (8008624 <HAL_GPIO_DeInit+0x214>)
 800851a:	4013      	ands	r3, r2
 800851c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800851e:	4b41      	ldr	r3, [pc, #260]	; (8008624 <HAL_GPIO_DeInit+0x214>)
 8008520:	689a      	ldr	r2, [r3, #8]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	43db      	mvns	r3, r3
 8008526:	493f      	ldr	r1, [pc, #252]	; (8008624 <HAL_GPIO_DeInit+0x214>)
 8008528:	4013      	ands	r3, r2
 800852a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	f003 0303 	and.w	r3, r3, #3
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	220f      	movs	r2, #15
 8008536:	fa02 f303 	lsl.w	r3, r2, r3
 800853a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800853c:	4a2e      	ldr	r2, [pc, #184]	; (80085f8 <HAL_GPIO_DeInit+0x1e8>)
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	089b      	lsrs	r3, r3, #2
 8008542:	3302      	adds	r3, #2
 8008544:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	43da      	mvns	r2, r3
 800854c:	482a      	ldr	r0, [pc, #168]	; (80085f8 <HAL_GPIO_DeInit+0x1e8>)
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	089b      	lsrs	r3, r3, #2
 8008552:	400a      	ands	r2, r1
 8008554:	3302      	adds	r3, #2
 8008556:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681a      	ldr	r2, [r3, #0]
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	005b      	lsls	r3, r3, #1
 8008562:	2103      	movs	r1, #3
 8008564:	fa01 f303 	lsl.w	r3, r1, r3
 8008568:	43db      	mvns	r3, r3
 800856a:	401a      	ands	r2, r3
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	08da      	lsrs	r2, r3, #3
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	3208      	adds	r2, #8
 8008578:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	f003 0307 	and.w	r3, r3, #7
 8008582:	009b      	lsls	r3, r3, #2
 8008584:	220f      	movs	r2, #15
 8008586:	fa02 f303 	lsl.w	r3, r2, r3
 800858a:	43db      	mvns	r3, r3
 800858c:	697a      	ldr	r2, [r7, #20]
 800858e:	08d2      	lsrs	r2, r2, #3
 8008590:	4019      	ands	r1, r3
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	3208      	adds	r2, #8
 8008596:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	68da      	ldr	r2, [r3, #12]
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	005b      	lsls	r3, r3, #1
 80085a2:	2103      	movs	r1, #3
 80085a4:	fa01 f303 	lsl.w	r3, r1, r3
 80085a8:	43db      	mvns	r3, r3
 80085aa:	401a      	ands	r2, r3
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	685a      	ldr	r2, [r3, #4]
 80085b4:	2101      	movs	r1, #1
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	fa01 f303 	lsl.w	r3, r1, r3
 80085bc:	43db      	mvns	r3, r3
 80085be:	401a      	ands	r2, r3
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	689a      	ldr	r2, [r3, #8]
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	005b      	lsls	r3, r3, #1
 80085cc:	2103      	movs	r1, #3
 80085ce:	fa01 f303 	lsl.w	r3, r1, r3
 80085d2:	43db      	mvns	r3, r3
 80085d4:	401a      	ands	r2, r3
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	3301      	adds	r3, #1
 80085de:	617b      	str	r3, [r7, #20]
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	2b0f      	cmp	r3, #15
 80085e4:	f67f af22 	bls.w	800842c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80085e8:	bf00      	nop
 80085ea:	bf00      	nop
 80085ec:	371c      	adds	r7, #28
 80085ee:	46bd      	mov	sp, r7
 80085f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f4:	4770      	bx	lr
 80085f6:	bf00      	nop
 80085f8:	40013800 	.word	0x40013800
 80085fc:	40020000 	.word	0x40020000
 8008600:	40020400 	.word	0x40020400
 8008604:	40020800 	.word	0x40020800
 8008608:	40020c00 	.word	0x40020c00
 800860c:	40021000 	.word	0x40021000
 8008610:	40021400 	.word	0x40021400
 8008614:	40021800 	.word	0x40021800
 8008618:	40021c00 	.word	0x40021c00
 800861c:	40022000 	.word	0x40022000
 8008620:	40022400 	.word	0x40022400
 8008624:	40013c00 	.word	0x40013c00

08008628 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008628:	b480      	push	{r7}
 800862a:	b085      	sub	sp, #20
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
 8008630:	460b      	mov	r3, r1
 8008632:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	691a      	ldr	r2, [r3, #16]
 8008638:	887b      	ldrh	r3, [r7, #2]
 800863a:	4013      	ands	r3, r2
 800863c:	2b00      	cmp	r3, #0
 800863e:	d002      	beq.n	8008646 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008640:	2301      	movs	r3, #1
 8008642:	73fb      	strb	r3, [r7, #15]
 8008644:	e001      	b.n	800864a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008646:	2300      	movs	r3, #0
 8008648:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800864a:	7bfb      	ldrb	r3, [r7, #15]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3714      	adds	r7, #20
 8008650:	46bd      	mov	sp, r7
 8008652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008656:	4770      	bx	lr

08008658 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008658:	b480      	push	{r7}
 800865a:	b083      	sub	sp, #12
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	460b      	mov	r3, r1
 8008662:	807b      	strh	r3, [r7, #2]
 8008664:	4613      	mov	r3, r2
 8008666:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008668:	787b      	ldrb	r3, [r7, #1]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d003      	beq.n	8008676 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800866e:	887a      	ldrh	r2, [r7, #2]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8008674:	e003      	b.n	800867e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8008676:	887b      	ldrh	r3, [r7, #2]
 8008678:	041a      	lsls	r2, r3, #16
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	619a      	str	r2, [r3, #24]
}
 800867e:	bf00      	nop
 8008680:	370c      	adds	r7, #12
 8008682:	46bd      	mov	sp, r7
 8008684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008688:	4770      	bx	lr

0800868a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800868a:	b480      	push	{r7}
 800868c:	b085      	sub	sp, #20
 800868e:	af00      	add	r7, sp, #0
 8008690:	6078      	str	r0, [r7, #4]
 8008692:	460b      	mov	r3, r1
 8008694:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	695b      	ldr	r3, [r3, #20]
 800869a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800869c:	887a      	ldrh	r2, [r7, #2]
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	4013      	ands	r3, r2
 80086a2:	041a      	lsls	r2, r3, #16
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	43d9      	mvns	r1, r3
 80086a8:	887b      	ldrh	r3, [r7, #2]
 80086aa:	400b      	ands	r3, r1
 80086ac:	431a      	orrs	r2, r3
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	619a      	str	r2, [r3, #24]
}
 80086b2:	bf00      	nop
 80086b4:	3714      	adds	r7, #20
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr
	...

080086c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b082      	sub	sp, #8
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	4603      	mov	r3, r0
 80086c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80086ca:	4b08      	ldr	r3, [pc, #32]	; (80086ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80086cc:	695a      	ldr	r2, [r3, #20]
 80086ce:	88fb      	ldrh	r3, [r7, #6]
 80086d0:	4013      	ands	r3, r2
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d006      	beq.n	80086e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80086d6:	4a05      	ldr	r2, [pc, #20]	; (80086ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80086d8:	88fb      	ldrh	r3, [r7, #6]
 80086da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80086dc:	88fb      	ldrh	r3, [r7, #6]
 80086de:	4618      	mov	r0, r3
 80086e0:	f7fa fd72 	bl	80031c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80086e4:	bf00      	nop
 80086e6:	3708      	adds	r7, #8
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}
 80086ec:	40013c00 	.word	0x40013c00

080086f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d101      	bne.n	8008702 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80086fe:	2301      	movs	r3, #1
 8008700:	e07f      	b.n	8008802 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008708:	b2db      	uxtb	r3, r3
 800870a:	2b00      	cmp	r3, #0
 800870c:	d106      	bne.n	800871c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f7f8 ffda 	bl	80016d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2224      	movs	r2, #36	; 0x24
 8008720:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f022 0201 	bic.w	r2, r2, #1
 8008732:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	685a      	ldr	r2, [r3, #4]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008740:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	689a      	ldr	r2, [r3, #8]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008750:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	68db      	ldr	r3, [r3, #12]
 8008756:	2b01      	cmp	r3, #1
 8008758:	d107      	bne.n	800876a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	689a      	ldr	r2, [r3, #8]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008766:	609a      	str	r2, [r3, #8]
 8008768:	e006      	b.n	8008778 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	689a      	ldr	r2, [r3, #8]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008776:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	68db      	ldr	r3, [r3, #12]
 800877c:	2b02      	cmp	r3, #2
 800877e:	d104      	bne.n	800878a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008788:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	6859      	ldr	r1, [r3, #4]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681a      	ldr	r2, [r3, #0]
 8008794:	4b1d      	ldr	r3, [pc, #116]	; (800880c <HAL_I2C_Init+0x11c>)
 8008796:	430b      	orrs	r3, r1
 8008798:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	68da      	ldr	r2, [r3, #12]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80087a8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	691a      	ldr	r2, [r3, #16]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	695b      	ldr	r3, [r3, #20]
 80087b2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	699b      	ldr	r3, [r3, #24]
 80087ba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	430a      	orrs	r2, r1
 80087c2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	69d9      	ldr	r1, [r3, #28]
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6a1a      	ldr	r2, [r3, #32]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	430a      	orrs	r2, r1
 80087d2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	681a      	ldr	r2, [r3, #0]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f042 0201 	orr.w	r2, r2, #1
 80087e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2200      	movs	r2, #0
 80087e8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2220      	movs	r2, #32
 80087ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2200      	movs	r2, #0
 80087f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3708      	adds	r7, #8
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop
 800880c:	02008000 	.word	0x02008000

08008810 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b082      	sub	sp, #8
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d101      	bne.n	8008822 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800881e:	2301      	movs	r3, #1
 8008820:	e021      	b.n	8008866 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2224      	movs	r2, #36	; 0x24
 8008826:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f022 0201 	bic.w	r2, r2, #1
 8008838:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f7f8 ffa8 	bl	8001790 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2200      	movs	r2, #0
 800884a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2200      	movs	r2, #0
 8008860:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3708      	adds	r7, #8
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
	...

08008870 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b088      	sub	sp, #32
 8008874:	af02      	add	r7, sp, #8
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	4608      	mov	r0, r1
 800887a:	4611      	mov	r1, r2
 800887c:	461a      	mov	r2, r3
 800887e:	4603      	mov	r3, r0
 8008880:	817b      	strh	r3, [r7, #10]
 8008882:	460b      	mov	r3, r1
 8008884:	813b      	strh	r3, [r7, #8]
 8008886:	4613      	mov	r3, r2
 8008888:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008890:	b2db      	uxtb	r3, r3
 8008892:	2b20      	cmp	r3, #32
 8008894:	f040 80f9 	bne.w	8008a8a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008898:	6a3b      	ldr	r3, [r7, #32]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d002      	beq.n	80088a4 <HAL_I2C_Mem_Write+0x34>
 800889e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d105      	bne.n	80088b0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088aa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	e0ed      	b.n	8008a8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	d101      	bne.n	80088be <HAL_I2C_Mem_Write+0x4e>
 80088ba:	2302      	movs	r3, #2
 80088bc:	e0e6      	b.n	8008a8c <HAL_I2C_Mem_Write+0x21c>
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	2201      	movs	r2, #1
 80088c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80088c6:	f7fe f82b 	bl	8006920 <HAL_GetTick>
 80088ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	9300      	str	r3, [sp, #0]
 80088d0:	2319      	movs	r3, #25
 80088d2:	2201      	movs	r2, #1
 80088d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80088d8:	68f8      	ldr	r0, [r7, #12]
 80088da:	f000 fad1 	bl	8008e80 <I2C_WaitOnFlagUntilTimeout>
 80088de:	4603      	mov	r3, r0
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d001      	beq.n	80088e8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80088e4:	2301      	movs	r3, #1
 80088e6:	e0d1      	b.n	8008a8c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2221      	movs	r2, #33	; 0x21
 80088ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2240      	movs	r2, #64	; 0x40
 80088f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2200      	movs	r2, #0
 80088fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	6a3a      	ldr	r2, [r7, #32]
 8008902:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008908:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2200      	movs	r2, #0
 800890e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008910:	88f8      	ldrh	r0, [r7, #6]
 8008912:	893a      	ldrh	r2, [r7, #8]
 8008914:	8979      	ldrh	r1, [r7, #10]
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	9301      	str	r3, [sp, #4]
 800891a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800891c:	9300      	str	r3, [sp, #0]
 800891e:	4603      	mov	r3, r0
 8008920:	68f8      	ldr	r0, [r7, #12]
 8008922:	f000 f9e1 	bl	8008ce8 <I2C_RequestMemoryWrite>
 8008926:	4603      	mov	r3, r0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d005      	beq.n	8008938 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2200      	movs	r2, #0
 8008930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008934:	2301      	movs	r3, #1
 8008936:	e0a9      	b.n	8008a8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800893c:	b29b      	uxth	r3, r3
 800893e:	2bff      	cmp	r3, #255	; 0xff
 8008940:	d90e      	bls.n	8008960 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	22ff      	movs	r2, #255	; 0xff
 8008946:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800894c:	b2da      	uxtb	r2, r3
 800894e:	8979      	ldrh	r1, [r7, #10]
 8008950:	2300      	movs	r3, #0
 8008952:	9300      	str	r3, [sp, #0]
 8008954:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008958:	68f8      	ldr	r0, [r7, #12]
 800895a:	f000 fc2d 	bl	80091b8 <I2C_TransferConfig>
 800895e:	e00f      	b.n	8008980 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008964:	b29a      	uxth	r2, r3
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800896e:	b2da      	uxtb	r2, r3
 8008970:	8979      	ldrh	r1, [r7, #10]
 8008972:	2300      	movs	r3, #0
 8008974:	9300      	str	r3, [sp, #0]
 8008976:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800897a:	68f8      	ldr	r0, [r7, #12]
 800897c:	f000 fc1c 	bl	80091b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008980:	697a      	ldr	r2, [r7, #20]
 8008982:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008984:	68f8      	ldr	r0, [r7, #12]
 8008986:	f000 fabb 	bl	8008f00 <I2C_WaitOnTXISFlagUntilTimeout>
 800898a:	4603      	mov	r3, r0
 800898c:	2b00      	cmp	r3, #0
 800898e:	d001      	beq.n	8008994 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008990:	2301      	movs	r3, #1
 8008992:	e07b      	b.n	8008a8c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008998:	781a      	ldrb	r2, [r3, #0]
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089a4:	1c5a      	adds	r2, r3, #1
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089ae:	b29b      	uxth	r3, r3
 80089b0:	3b01      	subs	r3, #1
 80089b2:	b29a      	uxth	r2, r3
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089bc:	3b01      	subs	r3, #1
 80089be:	b29a      	uxth	r2, r3
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d034      	beq.n	8008a38 <HAL_I2C_Mem_Write+0x1c8>
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d130      	bne.n	8008a38 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	9300      	str	r3, [sp, #0]
 80089da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089dc:	2200      	movs	r2, #0
 80089de:	2180      	movs	r1, #128	; 0x80
 80089e0:	68f8      	ldr	r0, [r7, #12]
 80089e2:	f000 fa4d 	bl	8008e80 <I2C_WaitOnFlagUntilTimeout>
 80089e6:	4603      	mov	r3, r0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d001      	beq.n	80089f0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	e04d      	b.n	8008a8c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	2bff      	cmp	r3, #255	; 0xff
 80089f8:	d90e      	bls.n	8008a18 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	22ff      	movs	r2, #255	; 0xff
 80089fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a04:	b2da      	uxtb	r2, r3
 8008a06:	8979      	ldrh	r1, [r7, #10]
 8008a08:	2300      	movs	r3, #0
 8008a0a:	9300      	str	r3, [sp, #0]
 8008a0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008a10:	68f8      	ldr	r0, [r7, #12]
 8008a12:	f000 fbd1 	bl	80091b8 <I2C_TransferConfig>
 8008a16:	e00f      	b.n	8008a38 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a1c:	b29a      	uxth	r2, r3
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a26:	b2da      	uxtb	r2, r3
 8008a28:	8979      	ldrh	r1, [r7, #10]
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	9300      	str	r3, [sp, #0]
 8008a2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008a32:	68f8      	ldr	r0, [r7, #12]
 8008a34:	f000 fbc0 	bl	80091b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d19e      	bne.n	8008980 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a42:	697a      	ldr	r2, [r7, #20]
 8008a44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a46:	68f8      	ldr	r0, [r7, #12]
 8008a48:	f000 fa9a 	bl	8008f80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d001      	beq.n	8008a56 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	e01a      	b.n	8008a8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2220      	movs	r2, #32
 8008a5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	6859      	ldr	r1, [r3, #4]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	4b0a      	ldr	r3, [pc, #40]	; (8008a94 <HAL_I2C_Mem_Write+0x224>)
 8008a6a:	400b      	ands	r3, r1
 8008a6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2220      	movs	r2, #32
 8008a72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2200      	movs	r2, #0
 8008a82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008a86:	2300      	movs	r3, #0
 8008a88:	e000      	b.n	8008a8c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008a8a:	2302      	movs	r3, #2
  }
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3718      	adds	r7, #24
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}
 8008a94:	fe00e800 	.word	0xfe00e800

08008a98 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b088      	sub	sp, #32
 8008a9c:	af02      	add	r7, sp, #8
 8008a9e:	60f8      	str	r0, [r7, #12]
 8008aa0:	4608      	mov	r0, r1
 8008aa2:	4611      	mov	r1, r2
 8008aa4:	461a      	mov	r2, r3
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	817b      	strh	r3, [r7, #10]
 8008aaa:	460b      	mov	r3, r1
 8008aac:	813b      	strh	r3, [r7, #8]
 8008aae:	4613      	mov	r3, r2
 8008ab0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ab8:	b2db      	uxtb	r3, r3
 8008aba:	2b20      	cmp	r3, #32
 8008abc:	f040 80fd 	bne.w	8008cba <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ac0:	6a3b      	ldr	r3, [r7, #32]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d002      	beq.n	8008acc <HAL_I2C_Mem_Read+0x34>
 8008ac6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d105      	bne.n	8008ad8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ad2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	e0f1      	b.n	8008cbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008ade:	2b01      	cmp	r3, #1
 8008ae0:	d101      	bne.n	8008ae6 <HAL_I2C_Mem_Read+0x4e>
 8008ae2:	2302      	movs	r3, #2
 8008ae4:	e0ea      	b.n	8008cbc <HAL_I2C_Mem_Read+0x224>
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2201      	movs	r2, #1
 8008aea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008aee:	f7fd ff17 	bl	8006920 <HAL_GetTick>
 8008af2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	2319      	movs	r3, #25
 8008afa:	2201      	movs	r2, #1
 8008afc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f000 f9bd 	bl	8008e80 <I2C_WaitOnFlagUntilTimeout>
 8008b06:	4603      	mov	r3, r0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d001      	beq.n	8008b10 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e0d5      	b.n	8008cbc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2222      	movs	r2, #34	; 0x22
 8008b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2240      	movs	r2, #64	; 0x40
 8008b1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2200      	movs	r2, #0
 8008b24:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6a3a      	ldr	r2, [r7, #32]
 8008b2a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008b30:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2200      	movs	r2, #0
 8008b36:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008b38:	88f8      	ldrh	r0, [r7, #6]
 8008b3a:	893a      	ldrh	r2, [r7, #8]
 8008b3c:	8979      	ldrh	r1, [r7, #10]
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	9301      	str	r3, [sp, #4]
 8008b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b44:	9300      	str	r3, [sp, #0]
 8008b46:	4603      	mov	r3, r0
 8008b48:	68f8      	ldr	r0, [r7, #12]
 8008b4a:	f000 f921 	bl	8008d90 <I2C_RequestMemoryRead>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d005      	beq.n	8008b60 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2200      	movs	r2, #0
 8008b58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	e0ad      	b.n	8008cbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	2bff      	cmp	r3, #255	; 0xff
 8008b68:	d90e      	bls.n	8008b88 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	22ff      	movs	r2, #255	; 0xff
 8008b6e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b74:	b2da      	uxtb	r2, r3
 8008b76:	8979      	ldrh	r1, [r7, #10]
 8008b78:	4b52      	ldr	r3, [pc, #328]	; (8008cc4 <HAL_I2C_Mem_Read+0x22c>)
 8008b7a:	9300      	str	r3, [sp, #0]
 8008b7c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008b80:	68f8      	ldr	r0, [r7, #12]
 8008b82:	f000 fb19 	bl	80091b8 <I2C_TransferConfig>
 8008b86:	e00f      	b.n	8008ba8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b8c:	b29a      	uxth	r2, r3
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b96:	b2da      	uxtb	r2, r3
 8008b98:	8979      	ldrh	r1, [r7, #10]
 8008b9a:	4b4a      	ldr	r3, [pc, #296]	; (8008cc4 <HAL_I2C_Mem_Read+0x22c>)
 8008b9c:	9300      	str	r3, [sp, #0]
 8008b9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008ba2:	68f8      	ldr	r0, [r7, #12]
 8008ba4:	f000 fb08 	bl	80091b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	9300      	str	r3, [sp, #0]
 8008bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bae:	2200      	movs	r2, #0
 8008bb0:	2104      	movs	r1, #4
 8008bb2:	68f8      	ldr	r0, [r7, #12]
 8008bb4:	f000 f964 	bl	8008e80 <I2C_WaitOnFlagUntilTimeout>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d001      	beq.n	8008bc2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	e07c      	b.n	8008cbc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bcc:	b2d2      	uxtb	r2, r2
 8008bce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bd4:	1c5a      	adds	r2, r3, #1
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bde:	3b01      	subs	r3, #1
 8008be0:	b29a      	uxth	r2, r3
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	3b01      	subs	r3, #1
 8008bee:	b29a      	uxth	r2, r3
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d034      	beq.n	8008c68 <HAL_I2C_Mem_Read+0x1d0>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d130      	bne.n	8008c68 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	9300      	str	r3, [sp, #0]
 8008c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	2180      	movs	r1, #128	; 0x80
 8008c10:	68f8      	ldr	r0, [r7, #12]
 8008c12:	f000 f935 	bl	8008e80 <I2C_WaitOnFlagUntilTimeout>
 8008c16:	4603      	mov	r3, r0
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d001      	beq.n	8008c20 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	e04d      	b.n	8008cbc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	2bff      	cmp	r3, #255	; 0xff
 8008c28:	d90e      	bls.n	8008c48 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	22ff      	movs	r2, #255	; 0xff
 8008c2e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c34:	b2da      	uxtb	r2, r3
 8008c36:	8979      	ldrh	r1, [r7, #10]
 8008c38:	2300      	movs	r3, #0
 8008c3a:	9300      	str	r3, [sp, #0]
 8008c3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008c40:	68f8      	ldr	r0, [r7, #12]
 8008c42:	f000 fab9 	bl	80091b8 <I2C_TransferConfig>
 8008c46:	e00f      	b.n	8008c68 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c4c:	b29a      	uxth	r2, r3
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c56:	b2da      	uxtb	r2, r3
 8008c58:	8979      	ldrh	r1, [r7, #10]
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	9300      	str	r3, [sp, #0]
 8008c5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008c62:	68f8      	ldr	r0, [r7, #12]
 8008c64:	f000 faa8 	bl	80091b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d19a      	bne.n	8008ba8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c72:	697a      	ldr	r2, [r7, #20]
 8008c74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c76:	68f8      	ldr	r0, [r7, #12]
 8008c78:	f000 f982 	bl	8008f80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d001      	beq.n	8008c86 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	e01a      	b.n	8008cbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	2220      	movs	r2, #32
 8008c8c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	6859      	ldr	r1, [r3, #4]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	4b0b      	ldr	r3, [pc, #44]	; (8008cc8 <HAL_I2C_Mem_Read+0x230>)
 8008c9a:	400b      	ands	r3, r1
 8008c9c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2220      	movs	r2, #32
 8008ca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	e000      	b.n	8008cbc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008cba:	2302      	movs	r3, #2
  }
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3718      	adds	r7, #24
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}
 8008cc4:	80002400 	.word	0x80002400
 8008cc8:	fe00e800 	.word	0xfe00e800

08008ccc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b083      	sub	sp, #12
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008cda:	b2db      	uxtb	r3, r3
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	370c      	adds	r7, #12
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce6:	4770      	bx	lr

08008ce8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b086      	sub	sp, #24
 8008cec:	af02      	add	r7, sp, #8
 8008cee:	60f8      	str	r0, [r7, #12]
 8008cf0:	4608      	mov	r0, r1
 8008cf2:	4611      	mov	r1, r2
 8008cf4:	461a      	mov	r2, r3
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	817b      	strh	r3, [r7, #10]
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	813b      	strh	r3, [r7, #8]
 8008cfe:	4613      	mov	r3, r2
 8008d00:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008d02:	88fb      	ldrh	r3, [r7, #6]
 8008d04:	b2da      	uxtb	r2, r3
 8008d06:	8979      	ldrh	r1, [r7, #10]
 8008d08:	4b20      	ldr	r3, [pc, #128]	; (8008d8c <I2C_RequestMemoryWrite+0xa4>)
 8008d0a:	9300      	str	r3, [sp, #0]
 8008d0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008d10:	68f8      	ldr	r0, [r7, #12]
 8008d12:	f000 fa51 	bl	80091b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d16:	69fa      	ldr	r2, [r7, #28]
 8008d18:	69b9      	ldr	r1, [r7, #24]
 8008d1a:	68f8      	ldr	r0, [r7, #12]
 8008d1c:	f000 f8f0 	bl	8008f00 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d20:	4603      	mov	r3, r0
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d001      	beq.n	8008d2a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008d26:	2301      	movs	r3, #1
 8008d28:	e02c      	b.n	8008d84 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008d2a:	88fb      	ldrh	r3, [r7, #6]
 8008d2c:	2b01      	cmp	r3, #1
 8008d2e:	d105      	bne.n	8008d3c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008d30:	893b      	ldrh	r3, [r7, #8]
 8008d32:	b2da      	uxtb	r2, r3
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	629a      	str	r2, [r3, #40]	; 0x28
 8008d3a:	e015      	b.n	8008d68 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008d3c:	893b      	ldrh	r3, [r7, #8]
 8008d3e:	0a1b      	lsrs	r3, r3, #8
 8008d40:	b29b      	uxth	r3, r3
 8008d42:	b2da      	uxtb	r2, r3
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d4a:	69fa      	ldr	r2, [r7, #28]
 8008d4c:	69b9      	ldr	r1, [r7, #24]
 8008d4e:	68f8      	ldr	r0, [r7, #12]
 8008d50:	f000 f8d6 	bl	8008f00 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d001      	beq.n	8008d5e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	e012      	b.n	8008d84 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008d5e:	893b      	ldrh	r3, [r7, #8]
 8008d60:	b2da      	uxtb	r2, r3
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008d68:	69fb      	ldr	r3, [r7, #28]
 8008d6a:	9300      	str	r3, [sp, #0]
 8008d6c:	69bb      	ldr	r3, [r7, #24]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	2180      	movs	r1, #128	; 0x80
 8008d72:	68f8      	ldr	r0, [r7, #12]
 8008d74:	f000 f884 	bl	8008e80 <I2C_WaitOnFlagUntilTimeout>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d001      	beq.n	8008d82 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008d7e:	2301      	movs	r3, #1
 8008d80:	e000      	b.n	8008d84 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008d82:	2300      	movs	r3, #0
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3710      	adds	r7, #16
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}
 8008d8c:	80002000 	.word	0x80002000

08008d90 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b086      	sub	sp, #24
 8008d94:	af02      	add	r7, sp, #8
 8008d96:	60f8      	str	r0, [r7, #12]
 8008d98:	4608      	mov	r0, r1
 8008d9a:	4611      	mov	r1, r2
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	4603      	mov	r3, r0
 8008da0:	817b      	strh	r3, [r7, #10]
 8008da2:	460b      	mov	r3, r1
 8008da4:	813b      	strh	r3, [r7, #8]
 8008da6:	4613      	mov	r3, r2
 8008da8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008daa:	88fb      	ldrh	r3, [r7, #6]
 8008dac:	b2da      	uxtb	r2, r3
 8008dae:	8979      	ldrh	r1, [r7, #10]
 8008db0:	4b20      	ldr	r3, [pc, #128]	; (8008e34 <I2C_RequestMemoryRead+0xa4>)
 8008db2:	9300      	str	r3, [sp, #0]
 8008db4:	2300      	movs	r3, #0
 8008db6:	68f8      	ldr	r0, [r7, #12]
 8008db8:	f000 f9fe 	bl	80091b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008dbc:	69fa      	ldr	r2, [r7, #28]
 8008dbe:	69b9      	ldr	r1, [r7, #24]
 8008dc0:	68f8      	ldr	r0, [r7, #12]
 8008dc2:	f000 f89d 	bl	8008f00 <I2C_WaitOnTXISFlagUntilTimeout>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d001      	beq.n	8008dd0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008dcc:	2301      	movs	r3, #1
 8008dce:	e02c      	b.n	8008e2a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008dd0:	88fb      	ldrh	r3, [r7, #6]
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d105      	bne.n	8008de2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008dd6:	893b      	ldrh	r3, [r7, #8]
 8008dd8:	b2da      	uxtb	r2, r3
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	629a      	str	r2, [r3, #40]	; 0x28
 8008de0:	e015      	b.n	8008e0e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008de2:	893b      	ldrh	r3, [r7, #8]
 8008de4:	0a1b      	lsrs	r3, r3, #8
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	b2da      	uxtb	r2, r3
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008df0:	69fa      	ldr	r2, [r7, #28]
 8008df2:	69b9      	ldr	r1, [r7, #24]
 8008df4:	68f8      	ldr	r0, [r7, #12]
 8008df6:	f000 f883 	bl	8008f00 <I2C_WaitOnTXISFlagUntilTimeout>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d001      	beq.n	8008e04 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008e00:	2301      	movs	r3, #1
 8008e02:	e012      	b.n	8008e2a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008e04:	893b      	ldrh	r3, [r7, #8]
 8008e06:	b2da      	uxtb	r2, r3
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008e0e:	69fb      	ldr	r3, [r7, #28]
 8008e10:	9300      	str	r3, [sp, #0]
 8008e12:	69bb      	ldr	r3, [r7, #24]
 8008e14:	2200      	movs	r2, #0
 8008e16:	2140      	movs	r1, #64	; 0x40
 8008e18:	68f8      	ldr	r0, [r7, #12]
 8008e1a:	f000 f831 	bl	8008e80 <I2C_WaitOnFlagUntilTimeout>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d001      	beq.n	8008e28 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008e24:	2301      	movs	r3, #1
 8008e26:	e000      	b.n	8008e2a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008e28:	2300      	movs	r3, #0
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3710      	adds	r7, #16
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}
 8008e32:	bf00      	nop
 8008e34:	80002000 	.word	0x80002000

08008e38 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b083      	sub	sp, #12
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	699b      	ldr	r3, [r3, #24]
 8008e46:	f003 0302 	and.w	r3, r3, #2
 8008e4a:	2b02      	cmp	r3, #2
 8008e4c:	d103      	bne.n	8008e56 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2200      	movs	r2, #0
 8008e54:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	699b      	ldr	r3, [r3, #24]
 8008e5c:	f003 0301 	and.w	r3, r3, #1
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	d007      	beq.n	8008e74 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	699a      	ldr	r2, [r3, #24]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f042 0201 	orr.w	r2, r2, #1
 8008e72:	619a      	str	r2, [r3, #24]
  }
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b084      	sub	sp, #16
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	60f8      	str	r0, [r7, #12]
 8008e88:	60b9      	str	r1, [r7, #8]
 8008e8a:	603b      	str	r3, [r7, #0]
 8008e8c:	4613      	mov	r3, r2
 8008e8e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008e90:	e022      	b.n	8008ed8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e98:	d01e      	beq.n	8008ed8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e9a:	f7fd fd41 	bl	8006920 <HAL_GetTick>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	69bb      	ldr	r3, [r7, #24]
 8008ea2:	1ad3      	subs	r3, r2, r3
 8008ea4:	683a      	ldr	r2, [r7, #0]
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d302      	bcc.n	8008eb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d113      	bne.n	8008ed8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008eb4:	f043 0220 	orr.w	r2, r3, #32
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2220      	movs	r2, #32
 8008ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	e00f      	b.n	8008ef8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	699a      	ldr	r2, [r3, #24]
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	4013      	ands	r3, r2
 8008ee2:	68ba      	ldr	r2, [r7, #8]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	bf0c      	ite	eq
 8008ee8:	2301      	moveq	r3, #1
 8008eea:	2300      	movne	r3, #0
 8008eec:	b2db      	uxtb	r3, r3
 8008eee:	461a      	mov	r2, r3
 8008ef0:	79fb      	ldrb	r3, [r7, #7]
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	d0cd      	beq.n	8008e92 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008ef6:	2300      	movs	r3, #0
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3710      	adds	r7, #16
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008f0c:	e02c      	b.n	8008f68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f0e:	687a      	ldr	r2, [r7, #4]
 8008f10:	68b9      	ldr	r1, [r7, #8]
 8008f12:	68f8      	ldr	r0, [r7, #12]
 8008f14:	f000 f870 	bl	8008ff8 <I2C_IsErrorOccurred>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d001      	beq.n	8008f22 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	e02a      	b.n	8008f78 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f28:	d01e      	beq.n	8008f68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f2a:	f7fd fcf9 	bl	8006920 <HAL_GetTick>
 8008f2e:	4602      	mov	r2, r0
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	1ad3      	subs	r3, r2, r3
 8008f34:	68ba      	ldr	r2, [r7, #8]
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d302      	bcc.n	8008f40 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d113      	bne.n	8008f68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f44:	f043 0220 	orr.w	r2, r3, #32
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2220      	movs	r2, #32
 8008f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2200      	movs	r2, #0
 8008f58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008f64:	2301      	movs	r3, #1
 8008f66:	e007      	b.n	8008f78 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	699b      	ldr	r3, [r3, #24]
 8008f6e:	f003 0302 	and.w	r3, r3, #2
 8008f72:	2b02      	cmp	r3, #2
 8008f74:	d1cb      	bne.n	8008f0e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008f76:	2300      	movs	r3, #0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3710      	adds	r7, #16
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	60f8      	str	r0, [r7, #12]
 8008f88:	60b9      	str	r1, [r7, #8]
 8008f8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008f8c:	e028      	b.n	8008fe0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	68b9      	ldr	r1, [r7, #8]
 8008f92:	68f8      	ldr	r0, [r7, #12]
 8008f94:	f000 f830 	bl	8008ff8 <I2C_IsErrorOccurred>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d001      	beq.n	8008fa2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	e026      	b.n	8008ff0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fa2:	f7fd fcbd 	bl	8006920 <HAL_GetTick>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	1ad3      	subs	r3, r2, r3
 8008fac:	68ba      	ldr	r2, [r7, #8]
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d302      	bcc.n	8008fb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d113      	bne.n	8008fe0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fbc:	f043 0220 	orr.w	r2, r3, #32
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2220      	movs	r2, #32
 8008fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e007      	b.n	8008ff0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	699b      	ldr	r3, [r3, #24]
 8008fe6:	f003 0320 	and.w	r3, r3, #32
 8008fea:	2b20      	cmp	r3, #32
 8008fec:	d1cf      	bne.n	8008f8e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008fee:	2300      	movs	r3, #0
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3710      	adds	r7, #16
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b08a      	sub	sp, #40	; 0x28
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009004:	2300      	movs	r3, #0
 8009006:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	699b      	ldr	r3, [r3, #24]
 8009010:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009012:	2300      	movs	r3, #0
 8009014:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	f003 0310 	and.w	r3, r3, #16
 8009020:	2b00      	cmp	r3, #0
 8009022:	d068      	beq.n	80090f6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	2210      	movs	r2, #16
 800902a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800902c:	e049      	b.n	80090c2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009034:	d045      	beq.n	80090c2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009036:	f7fd fc73 	bl	8006920 <HAL_GetTick>
 800903a:	4602      	mov	r2, r0
 800903c:	69fb      	ldr	r3, [r7, #28]
 800903e:	1ad3      	subs	r3, r2, r3
 8009040:	68ba      	ldr	r2, [r7, #8]
 8009042:	429a      	cmp	r2, r3
 8009044:	d302      	bcc.n	800904c <I2C_IsErrorOccurred+0x54>
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d13a      	bne.n	80090c2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009056:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800905e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	699b      	ldr	r3, [r3, #24]
 8009066:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800906a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800906e:	d121      	bne.n	80090b4 <I2C_IsErrorOccurred+0xbc>
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009076:	d01d      	beq.n	80090b4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009078:	7cfb      	ldrb	r3, [r7, #19]
 800907a:	2b20      	cmp	r3, #32
 800907c:	d01a      	beq.n	80090b4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	685a      	ldr	r2, [r3, #4]
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800908c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800908e:	f7fd fc47 	bl	8006920 <HAL_GetTick>
 8009092:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009094:	e00e      	b.n	80090b4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009096:	f7fd fc43 	bl	8006920 <HAL_GetTick>
 800909a:	4602      	mov	r2, r0
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	1ad3      	subs	r3, r2, r3
 80090a0:	2b19      	cmp	r3, #25
 80090a2:	d907      	bls.n	80090b4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80090a4:	6a3b      	ldr	r3, [r7, #32]
 80090a6:	f043 0320 	orr.w	r3, r3, #32
 80090aa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80090ac:	2301      	movs	r3, #1
 80090ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80090b2:	e006      	b.n	80090c2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	699b      	ldr	r3, [r3, #24]
 80090ba:	f003 0320 	and.w	r3, r3, #32
 80090be:	2b20      	cmp	r3, #32
 80090c0:	d1e9      	bne.n	8009096 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	699b      	ldr	r3, [r3, #24]
 80090c8:	f003 0320 	and.w	r3, r3, #32
 80090cc:	2b20      	cmp	r3, #32
 80090ce:	d003      	beq.n	80090d8 <I2C_IsErrorOccurred+0xe0>
 80090d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d0aa      	beq.n	800902e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80090d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d103      	bne.n	80090e8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2220      	movs	r2, #32
 80090e6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80090e8:	6a3b      	ldr	r3, [r7, #32]
 80090ea:	f043 0304 	orr.w	r3, r3, #4
 80090ee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80090f0:	2301      	movs	r3, #1
 80090f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	699b      	ldr	r3, [r3, #24]
 80090fc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80090fe:	69bb      	ldr	r3, [r7, #24]
 8009100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009104:	2b00      	cmp	r3, #0
 8009106:	d00b      	beq.n	8009120 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009108:	6a3b      	ldr	r3, [r7, #32]
 800910a:	f043 0301 	orr.w	r3, r3, #1
 800910e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009118:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800911a:	2301      	movs	r3, #1
 800911c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009120:	69bb      	ldr	r3, [r7, #24]
 8009122:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009126:	2b00      	cmp	r3, #0
 8009128:	d00b      	beq.n	8009142 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800912a:	6a3b      	ldr	r3, [r7, #32]
 800912c:	f043 0308 	orr.w	r3, r3, #8
 8009130:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800913a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800913c:	2301      	movs	r3, #1
 800913e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009142:	69bb      	ldr	r3, [r7, #24]
 8009144:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009148:	2b00      	cmp	r3, #0
 800914a:	d00b      	beq.n	8009164 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800914c:	6a3b      	ldr	r3, [r7, #32]
 800914e:	f043 0302 	orr.w	r3, r3, #2
 8009152:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f44f 7200 	mov.w	r2, #512	; 0x200
 800915c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800915e:	2301      	movs	r3, #1
 8009160:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009164:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009168:	2b00      	cmp	r3, #0
 800916a:	d01c      	beq.n	80091a6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800916c:	68f8      	ldr	r0, [r7, #12]
 800916e:	f7ff fe63 	bl	8008e38 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	6859      	ldr	r1, [r3, #4]
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681a      	ldr	r2, [r3, #0]
 800917c:	4b0d      	ldr	r3, [pc, #52]	; (80091b4 <I2C_IsErrorOccurred+0x1bc>)
 800917e:	400b      	ands	r3, r1
 8009180:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009186:	6a3b      	ldr	r3, [r7, #32]
 8009188:	431a      	orrs	r2, r3
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2220      	movs	r2, #32
 8009192:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	2200      	movs	r2, #0
 800919a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	2200      	movs	r2, #0
 80091a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80091a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3728      	adds	r7, #40	; 0x28
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}
 80091b2:	bf00      	nop
 80091b4:	fe00e800 	.word	0xfe00e800

080091b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b087      	sub	sp, #28
 80091bc:	af00      	add	r7, sp, #0
 80091be:	60f8      	str	r0, [r7, #12]
 80091c0:	607b      	str	r3, [r7, #4]
 80091c2:	460b      	mov	r3, r1
 80091c4:	817b      	strh	r3, [r7, #10]
 80091c6:	4613      	mov	r3, r2
 80091c8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80091ca:	897b      	ldrh	r3, [r7, #10]
 80091cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80091d0:	7a7b      	ldrb	r3, [r7, #9]
 80091d2:	041b      	lsls	r3, r3, #16
 80091d4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80091d8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80091de:	6a3b      	ldr	r3, [r7, #32]
 80091e0:	4313      	orrs	r3, r2
 80091e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80091e6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	685a      	ldr	r2, [r3, #4]
 80091ee:	6a3b      	ldr	r3, [r7, #32]
 80091f0:	0d5b      	lsrs	r3, r3, #21
 80091f2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80091f6:	4b08      	ldr	r3, [pc, #32]	; (8009218 <I2C_TransferConfig+0x60>)
 80091f8:	430b      	orrs	r3, r1
 80091fa:	43db      	mvns	r3, r3
 80091fc:	ea02 0103 	and.w	r1, r2, r3
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	697a      	ldr	r2, [r7, #20]
 8009206:	430a      	orrs	r2, r1
 8009208:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800920a:	bf00      	nop
 800920c:	371c      	adds	r7, #28
 800920e:	46bd      	mov	sp, r7
 8009210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009214:	4770      	bx	lr
 8009216:	bf00      	nop
 8009218:	03ff63ff 	.word	0x03ff63ff

0800921c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800922c:	b2db      	uxtb	r3, r3
 800922e:	2b20      	cmp	r3, #32
 8009230:	d138      	bne.n	80092a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009238:	2b01      	cmp	r3, #1
 800923a:	d101      	bne.n	8009240 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800923c:	2302      	movs	r3, #2
 800923e:	e032      	b.n	80092a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2201      	movs	r2, #1
 8009244:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2224      	movs	r2, #36	; 0x24
 800924c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	681a      	ldr	r2, [r3, #0]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f022 0201 	bic.w	r2, r2, #1
 800925e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800926e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	6819      	ldr	r1, [r3, #0]
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	683a      	ldr	r2, [r7, #0]
 800927c:	430a      	orrs	r2, r1
 800927e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	681a      	ldr	r2, [r3, #0]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f042 0201 	orr.w	r2, r2, #1
 800928e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2220      	movs	r2, #32
 8009294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2200      	movs	r2, #0
 800929c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80092a0:	2300      	movs	r3, #0
 80092a2:	e000      	b.n	80092a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80092a4:	2302      	movs	r3, #2
  }
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	370c      	adds	r7, #12
 80092aa:	46bd      	mov	sp, r7
 80092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b0:	4770      	bx	lr

080092b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80092b2:	b480      	push	{r7}
 80092b4:	b085      	sub	sp, #20
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	6078      	str	r0, [r7, #4]
 80092ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80092c2:	b2db      	uxtb	r3, r3
 80092c4:	2b20      	cmp	r3, #32
 80092c6:	d139      	bne.n	800933c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80092ce:	2b01      	cmp	r3, #1
 80092d0:	d101      	bne.n	80092d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80092d2:	2302      	movs	r3, #2
 80092d4:	e033      	b.n	800933e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2201      	movs	r2, #1
 80092da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2224      	movs	r2, #36	; 0x24
 80092e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	681a      	ldr	r2, [r3, #0]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f022 0201 	bic.w	r2, r2, #1
 80092f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009304:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	021b      	lsls	r3, r3, #8
 800930a:	68fa      	ldr	r2, [r7, #12]
 800930c:	4313      	orrs	r3, r2
 800930e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	68fa      	ldr	r2, [r7, #12]
 8009316:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f042 0201 	orr.w	r2, r2, #1
 8009326:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2220      	movs	r2, #32
 800932c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009338:	2300      	movs	r3, #0
 800933a:	e000      	b.n	800933e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800933c:	2302      	movs	r3, #2
  }
}
 800933e:	4618      	mov	r0, r3
 8009340:	3714      	adds	r7, #20
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr
	...

0800934c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b084      	sub	sp, #16
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d101      	bne.n	800935e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800935a:	2301      	movs	r3, #1
 800935c:	e0bf      	b.n	80094de <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8009364:	b2db      	uxtb	r3, r3
 8009366:	2b00      	cmp	r3, #0
 8009368:	d106      	bne.n	8009378 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2200      	movs	r2, #0
 800936e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f7f8 fcd0 	bl	8001d18 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2202      	movs	r2, #2
 800937c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	699a      	ldr	r2, [r3, #24]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800938e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	6999      	ldr	r1, [r3, #24]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	685a      	ldr	r2, [r3, #4]
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80093a4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	691b      	ldr	r3, [r3, #16]
 80093aa:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	430a      	orrs	r2, r1
 80093b2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	6899      	ldr	r1, [r3, #8]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681a      	ldr	r2, [r3, #0]
 80093be:	4b4a      	ldr	r3, [pc, #296]	; (80094e8 <HAL_LTDC_Init+0x19c>)
 80093c0:	400b      	ands	r3, r1
 80093c2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	695b      	ldr	r3, [r3, #20]
 80093c8:	041b      	lsls	r3, r3, #16
 80093ca:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	6899      	ldr	r1, [r3, #8]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	699a      	ldr	r2, [r3, #24]
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	431a      	orrs	r2, r3
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	430a      	orrs	r2, r1
 80093e0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	68d9      	ldr	r1, [r3, #12]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681a      	ldr	r2, [r3, #0]
 80093ec:	4b3e      	ldr	r3, [pc, #248]	; (80094e8 <HAL_LTDC_Init+0x19c>)
 80093ee:	400b      	ands	r3, r1
 80093f0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	69db      	ldr	r3, [r3, #28]
 80093f6:	041b      	lsls	r3, r3, #16
 80093f8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	68d9      	ldr	r1, [r3, #12]
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6a1a      	ldr	r2, [r3, #32]
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	431a      	orrs	r2, r3
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	430a      	orrs	r2, r1
 800940e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	6919      	ldr	r1, [r3, #16]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	4b33      	ldr	r3, [pc, #204]	; (80094e8 <HAL_LTDC_Init+0x19c>)
 800941c:	400b      	ands	r3, r1
 800941e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009424:	041b      	lsls	r3, r3, #16
 8009426:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	6919      	ldr	r1, [r3, #16]
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	431a      	orrs	r2, r3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	430a      	orrs	r2, r1
 800943c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	6959      	ldr	r1, [r3, #20]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	4b27      	ldr	r3, [pc, #156]	; (80094e8 <HAL_LTDC_Init+0x19c>)
 800944a:	400b      	ands	r3, r1
 800944c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009452:	041b      	lsls	r3, r3, #16
 8009454:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	6959      	ldr	r1, [r3, #20]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	431a      	orrs	r2, r3
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	430a      	orrs	r2, r1
 800946a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009472:	021b      	lsls	r3, r3, #8
 8009474:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800947c:	041b      	lsls	r3, r3, #16
 800947e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800948e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009496:	68ba      	ldr	r2, [r7, #8]
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	4313      	orrs	r3, r2
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80094a2:	431a      	orrs	r2, r3
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	430a      	orrs	r2, r1
 80094aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f042 0206 	orr.w	r2, r2, #6
 80094ba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	699a      	ldr	r2, [r3, #24]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f042 0201 	orr.w	r2, r2, #1
 80094ca:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2200      	movs	r2, #0
 80094d0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80094dc:	2300      	movs	r3, #0
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop
 80094e8:	f000f800 	.word	0xf000f800

080094ec <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80094ec:	b5b0      	push	{r4, r5, r7, lr}
 80094ee:	b084      	sub	sp, #16
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	60f8      	str	r0, [r7, #12]
 80094f4:	60b9      	str	r1, [r7, #8]
 80094f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d101      	bne.n	8009506 <HAL_LTDC_ConfigLayer+0x1a>
 8009502:	2302      	movs	r3, #2
 8009504:	e02c      	b.n	8009560 <HAL_LTDC_ConfigLayer+0x74>
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2201      	movs	r2, #1
 800950a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2202      	movs	r2, #2
 8009512:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8009516:	68fa      	ldr	r2, [r7, #12]
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2134      	movs	r1, #52	; 0x34
 800951c:	fb01 f303 	mul.w	r3, r1, r3
 8009520:	4413      	add	r3, r2
 8009522:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	4614      	mov	r4, r2
 800952a:	461d      	mov	r5, r3
 800952c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800952e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009530:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009532:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009534:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009536:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009538:	682b      	ldr	r3, [r5, #0]
 800953a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800953c:	687a      	ldr	r2, [r7, #4]
 800953e:	68b9      	ldr	r1, [r7, #8]
 8009540:	68f8      	ldr	r0, [r7, #12]
 8009542:	f000 f81f 	bl	8009584 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	2201      	movs	r2, #1
 800954c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2201      	movs	r2, #1
 8009552:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	2200      	movs	r2, #0
 800955a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800955e:	2300      	movs	r3, #0
}
 8009560:	4618      	mov	r0, r3
 8009562:	3710      	adds	r7, #16
 8009564:	46bd      	mov	sp, r7
 8009566:	bdb0      	pop	{r4, r5, r7, pc}

08009568 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8009568:	b480      	push	{r7}
 800956a:	b083      	sub	sp, #12
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8009576:	b2db      	uxtb	r3, r3
}
 8009578:	4618      	mov	r0, r3
 800957a:	370c      	adds	r7, #12
 800957c:	46bd      	mov	sp, r7
 800957e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009582:	4770      	bx	lr

08009584 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8009584:	b480      	push	{r7}
 8009586:	b089      	sub	sp, #36	; 0x24
 8009588:	af00      	add	r7, sp, #0
 800958a:	60f8      	str	r0, [r7, #12]
 800958c:	60b9      	str	r1, [r7, #8]
 800958e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	685a      	ldr	r2, [r3, #4]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	68db      	ldr	r3, [r3, #12]
 800959a:	0c1b      	lsrs	r3, r3, #16
 800959c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80095a0:	4413      	add	r3, r2
 80095a2:	041b      	lsls	r3, r3, #16
 80095a4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	461a      	mov	r2, r3
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	01db      	lsls	r3, r3, #7
 80095b0:	4413      	add	r3, r2
 80095b2:	3384      	adds	r3, #132	; 0x84
 80095b4:	685b      	ldr	r3, [r3, #4]
 80095b6:	68fa      	ldr	r2, [r7, #12]
 80095b8:	6812      	ldr	r2, [r2, #0]
 80095ba:	4611      	mov	r1, r2
 80095bc:	687a      	ldr	r2, [r7, #4]
 80095be:	01d2      	lsls	r2, r2, #7
 80095c0:	440a      	add	r2, r1
 80095c2:	3284      	adds	r2, #132	; 0x84
 80095c4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80095c8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	68db      	ldr	r3, [r3, #12]
 80095d4:	0c1b      	lsrs	r3, r3, #16
 80095d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80095da:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80095dc:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4619      	mov	r1, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	01db      	lsls	r3, r3, #7
 80095e8:	440b      	add	r3, r1
 80095ea:	3384      	adds	r3, #132	; 0x84
 80095ec:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80095ee:	69fb      	ldr	r3, [r7, #28]
 80095f0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80095f2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	68da      	ldr	r2, [r3, #12]
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009602:	4413      	add	r3, r2
 8009604:	041b      	lsls	r3, r3, #16
 8009606:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	461a      	mov	r2, r3
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	01db      	lsls	r3, r3, #7
 8009612:	4413      	add	r3, r2
 8009614:	3384      	adds	r3, #132	; 0x84
 8009616:	689b      	ldr	r3, [r3, #8]
 8009618:	68fa      	ldr	r2, [r7, #12]
 800961a:	6812      	ldr	r2, [r2, #0]
 800961c:	4611      	mov	r1, r2
 800961e:	687a      	ldr	r2, [r7, #4]
 8009620:	01d2      	lsls	r2, r2, #7
 8009622:	440a      	add	r2, r1
 8009624:	3284      	adds	r2, #132	; 0x84
 8009626:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800962a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	689a      	ldr	r2, [r3, #8]
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	68db      	ldr	r3, [r3, #12]
 8009636:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800963a:	4413      	add	r3, r2
 800963c:	1c5a      	adds	r2, r3, #1
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	4619      	mov	r1, r3
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	01db      	lsls	r3, r3, #7
 8009648:	440b      	add	r3, r1
 800964a:	3384      	adds	r3, #132	; 0x84
 800964c:	4619      	mov	r1, r3
 800964e:	69fb      	ldr	r3, [r7, #28]
 8009650:	4313      	orrs	r3, r2
 8009652:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	461a      	mov	r2, r3
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	01db      	lsls	r3, r3, #7
 800965e:	4413      	add	r3, r2
 8009660:	3384      	adds	r3, #132	; 0x84
 8009662:	691b      	ldr	r3, [r3, #16]
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	6812      	ldr	r2, [r2, #0]
 8009668:	4611      	mov	r1, r2
 800966a:	687a      	ldr	r2, [r7, #4]
 800966c:	01d2      	lsls	r2, r2, #7
 800966e:	440a      	add	r2, r1
 8009670:	3284      	adds	r2, #132	; 0x84
 8009672:	f023 0307 	bic.w	r3, r3, #7
 8009676:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	461a      	mov	r2, r3
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	01db      	lsls	r3, r3, #7
 8009682:	4413      	add	r3, r2
 8009684:	3384      	adds	r3, #132	; 0x84
 8009686:	461a      	mov	r2, r3
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	691b      	ldr	r3, [r3, #16]
 800968c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8009694:	021b      	lsls	r3, r3, #8
 8009696:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800969e:	041b      	lsls	r3, r3, #16
 80096a0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	699b      	ldr	r3, [r3, #24]
 80096a6:	061b      	lsls	r3, r3, #24
 80096a8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	461a      	mov	r2, r3
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	01db      	lsls	r3, r3, #7
 80096b4:	4413      	add	r3, r2
 80096b6:	3384      	adds	r3, #132	; 0x84
 80096b8:	699b      	ldr	r3, [r3, #24]
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	461a      	mov	r2, r3
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	01db      	lsls	r3, r3, #7
 80096c4:	4413      	add	r3, r2
 80096c6:	3384      	adds	r3, #132	; 0x84
 80096c8:	461a      	mov	r2, r3
 80096ca:	2300      	movs	r3, #0
 80096cc:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80096d4:	461a      	mov	r2, r3
 80096d6:	69fb      	ldr	r3, [r7, #28]
 80096d8:	431a      	orrs	r2, r3
 80096da:	69bb      	ldr	r3, [r7, #24]
 80096dc:	431a      	orrs	r2, r3
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4619      	mov	r1, r3
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	01db      	lsls	r3, r3, #7
 80096e8:	440b      	add	r3, r1
 80096ea:	3384      	adds	r3, #132	; 0x84
 80096ec:	4619      	mov	r1, r3
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	4313      	orrs	r3, r2
 80096f2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	461a      	mov	r2, r3
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	01db      	lsls	r3, r3, #7
 80096fe:	4413      	add	r3, r2
 8009700:	3384      	adds	r3, #132	; 0x84
 8009702:	695b      	ldr	r3, [r3, #20]
 8009704:	68fa      	ldr	r2, [r7, #12]
 8009706:	6812      	ldr	r2, [r2, #0]
 8009708:	4611      	mov	r1, r2
 800970a:	687a      	ldr	r2, [r7, #4]
 800970c:	01d2      	lsls	r2, r2, #7
 800970e:	440a      	add	r2, r1
 8009710:	3284      	adds	r2, #132	; 0x84
 8009712:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009716:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	461a      	mov	r2, r3
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	01db      	lsls	r3, r3, #7
 8009722:	4413      	add	r3, r2
 8009724:	3384      	adds	r3, #132	; 0x84
 8009726:	461a      	mov	r2, r3
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	695b      	ldr	r3, [r3, #20]
 800972c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	461a      	mov	r2, r3
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	01db      	lsls	r3, r3, #7
 8009738:	4413      	add	r3, r2
 800973a:	3384      	adds	r3, #132	; 0x84
 800973c:	69da      	ldr	r2, [r3, #28]
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	4619      	mov	r1, r3
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	01db      	lsls	r3, r3, #7
 8009748:	440b      	add	r3, r1
 800974a:	3384      	adds	r3, #132	; 0x84
 800974c:	4619      	mov	r1, r3
 800974e:	4b58      	ldr	r3, [pc, #352]	; (80098b0 <LTDC_SetConfig+0x32c>)
 8009750:	4013      	ands	r3, r2
 8009752:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	69da      	ldr	r2, [r3, #28]
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	6a1b      	ldr	r3, [r3, #32]
 800975c:	68f9      	ldr	r1, [r7, #12]
 800975e:	6809      	ldr	r1, [r1, #0]
 8009760:	4608      	mov	r0, r1
 8009762:	6879      	ldr	r1, [r7, #4]
 8009764:	01c9      	lsls	r1, r1, #7
 8009766:	4401      	add	r1, r0
 8009768:	3184      	adds	r1, #132	; 0x84
 800976a:	4313      	orrs	r3, r2
 800976c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	461a      	mov	r2, r3
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	01db      	lsls	r3, r3, #7
 8009778:	4413      	add	r3, r2
 800977a:	3384      	adds	r3, #132	; 0x84
 800977c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	461a      	mov	r2, r3
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	01db      	lsls	r3, r3, #7
 8009788:	4413      	add	r3, r2
 800978a:	3384      	adds	r3, #132	; 0x84
 800978c:	461a      	mov	r2, r3
 800978e:	2300      	movs	r3, #0
 8009790:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	461a      	mov	r2, r3
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	01db      	lsls	r3, r3, #7
 800979c:	4413      	add	r3, r2
 800979e:	3384      	adds	r3, #132	; 0x84
 80097a0:	461a      	mov	r2, r3
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097a6:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	691b      	ldr	r3, [r3, #16]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d102      	bne.n	80097b6 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80097b0:	2304      	movs	r3, #4
 80097b2:	61fb      	str	r3, [r7, #28]
 80097b4:	e01b      	b.n	80097ee <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	691b      	ldr	r3, [r3, #16]
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d102      	bne.n	80097c4 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80097be:	2303      	movs	r3, #3
 80097c0:	61fb      	str	r3, [r7, #28]
 80097c2:	e014      	b.n	80097ee <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	691b      	ldr	r3, [r3, #16]
 80097c8:	2b04      	cmp	r3, #4
 80097ca:	d00b      	beq.n	80097e4 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80097d0:	2b02      	cmp	r3, #2
 80097d2:	d007      	beq.n	80097e4 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80097d8:	2b03      	cmp	r3, #3
 80097da:	d003      	beq.n	80097e4 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80097e0:	2b07      	cmp	r3, #7
 80097e2:	d102      	bne.n	80097ea <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80097e4:	2302      	movs	r3, #2
 80097e6:	61fb      	str	r3, [r7, #28]
 80097e8:	e001      	b.n	80097ee <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80097ea:	2301      	movs	r3, #1
 80097ec:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	461a      	mov	r2, r3
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	01db      	lsls	r3, r3, #7
 80097f8:	4413      	add	r3, r2
 80097fa:	3384      	adds	r3, #132	; 0x84
 80097fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097fe:	68fa      	ldr	r2, [r7, #12]
 8009800:	6812      	ldr	r2, [r2, #0]
 8009802:	4611      	mov	r1, r2
 8009804:	687a      	ldr	r2, [r7, #4]
 8009806:	01d2      	lsls	r2, r2, #7
 8009808:	440a      	add	r2, r1
 800980a:	3284      	adds	r2, #132	; 0x84
 800980c:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8009810:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009816:	69fa      	ldr	r2, [r7, #28]
 8009818:	fb02 f303 	mul.w	r3, r2, r3
 800981c:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	6859      	ldr	r1, [r3, #4]
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	1acb      	subs	r3, r1, r3
 8009828:	69f9      	ldr	r1, [r7, #28]
 800982a:	fb01 f303 	mul.w	r3, r1, r3
 800982e:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8009830:	68f9      	ldr	r1, [r7, #12]
 8009832:	6809      	ldr	r1, [r1, #0]
 8009834:	4608      	mov	r0, r1
 8009836:	6879      	ldr	r1, [r7, #4]
 8009838:	01c9      	lsls	r1, r1, #7
 800983a:	4401      	add	r1, r0
 800983c:	3184      	adds	r1, #132	; 0x84
 800983e:	4313      	orrs	r3, r2
 8009840:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	461a      	mov	r2, r3
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	01db      	lsls	r3, r3, #7
 800984c:	4413      	add	r3, r2
 800984e:	3384      	adds	r3, #132	; 0x84
 8009850:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4619      	mov	r1, r3
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	01db      	lsls	r3, r3, #7
 800985c:	440b      	add	r3, r1
 800985e:	3384      	adds	r3, #132	; 0x84
 8009860:	4619      	mov	r1, r3
 8009862:	4b14      	ldr	r3, [pc, #80]	; (80098b4 <LTDC_SetConfig+0x330>)
 8009864:	4013      	ands	r3, r2
 8009866:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	461a      	mov	r2, r3
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	01db      	lsls	r3, r3, #7
 8009872:	4413      	add	r3, r2
 8009874:	3384      	adds	r3, #132	; 0x84
 8009876:	461a      	mov	r2, r3
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800987c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	461a      	mov	r2, r3
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	01db      	lsls	r3, r3, #7
 8009888:	4413      	add	r3, r2
 800988a:	3384      	adds	r3, #132	; 0x84
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68fa      	ldr	r2, [r7, #12]
 8009890:	6812      	ldr	r2, [r2, #0]
 8009892:	4611      	mov	r1, r2
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	01d2      	lsls	r2, r2, #7
 8009898:	440a      	add	r2, r1
 800989a:	3284      	adds	r2, #132	; 0x84
 800989c:	f043 0301 	orr.w	r3, r3, #1
 80098a0:	6013      	str	r3, [r2, #0]
}
 80098a2:	bf00      	nop
 80098a4:	3724      	adds	r7, #36	; 0x24
 80098a6:	46bd      	mov	sp, r7
 80098a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ac:	4770      	bx	lr
 80098ae:	bf00      	nop
 80098b0:	fffff8f8 	.word	0xfffff8f8
 80098b4:	fffff800 	.word	0xfffff800

080098b8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b082      	sub	sp, #8
 80098bc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80098be:	2300      	movs	r3, #0
 80098c0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80098c2:	4b23      	ldr	r3, [pc, #140]	; (8009950 <HAL_PWREx_EnableOverDrive+0x98>)
 80098c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098c6:	4a22      	ldr	r2, [pc, #136]	; (8009950 <HAL_PWREx_EnableOverDrive+0x98>)
 80098c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80098cc:	6413      	str	r3, [r2, #64]	; 0x40
 80098ce:	4b20      	ldr	r3, [pc, #128]	; (8009950 <HAL_PWREx_EnableOverDrive+0x98>)
 80098d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80098d6:	603b      	str	r3, [r7, #0]
 80098d8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80098da:	4b1e      	ldr	r3, [pc, #120]	; (8009954 <HAL_PWREx_EnableOverDrive+0x9c>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	4a1d      	ldr	r2, [pc, #116]	; (8009954 <HAL_PWREx_EnableOverDrive+0x9c>)
 80098e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098e4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80098e6:	f7fd f81b 	bl	8006920 <HAL_GetTick>
 80098ea:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80098ec:	e009      	b.n	8009902 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80098ee:	f7fd f817 	bl	8006920 <HAL_GetTick>
 80098f2:	4602      	mov	r2, r0
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	1ad3      	subs	r3, r2, r3
 80098f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80098fc:	d901      	bls.n	8009902 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80098fe:	2303      	movs	r3, #3
 8009900:	e022      	b.n	8009948 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009902:	4b14      	ldr	r3, [pc, #80]	; (8009954 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009904:	685b      	ldr	r3, [r3, #4]
 8009906:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800990a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800990e:	d1ee      	bne.n	80098ee <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009910:	4b10      	ldr	r3, [pc, #64]	; (8009954 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4a0f      	ldr	r2, [pc, #60]	; (8009954 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009916:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800991a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800991c:	f7fd f800 	bl	8006920 <HAL_GetTick>
 8009920:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009922:	e009      	b.n	8009938 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009924:	f7fc fffc 	bl	8006920 <HAL_GetTick>
 8009928:	4602      	mov	r2, r0
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	1ad3      	subs	r3, r2, r3
 800992e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009932:	d901      	bls.n	8009938 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8009934:	2303      	movs	r3, #3
 8009936:	e007      	b.n	8009948 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009938:	4b06      	ldr	r3, [pc, #24]	; (8009954 <HAL_PWREx_EnableOverDrive+0x9c>)
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009940:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009944:	d1ee      	bne.n	8009924 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8009946:	2300      	movs	r3, #0
}
 8009948:	4618      	mov	r0, r3
 800994a:	3708      	adds	r7, #8
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}
 8009950:	40023800 	.word	0x40023800
 8009954:	40007000 	.word	0x40007000

08009958 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b086      	sub	sp, #24
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8009960:	2300      	movs	r3, #0
 8009962:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d101      	bne.n	800996e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	e291      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f003 0301 	and.w	r3, r3, #1
 8009976:	2b00      	cmp	r3, #0
 8009978:	f000 8087 	beq.w	8009a8a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800997c:	4b96      	ldr	r3, [pc, #600]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 800997e:	689b      	ldr	r3, [r3, #8]
 8009980:	f003 030c 	and.w	r3, r3, #12
 8009984:	2b04      	cmp	r3, #4
 8009986:	d00c      	beq.n	80099a2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009988:	4b93      	ldr	r3, [pc, #588]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 800998a:	689b      	ldr	r3, [r3, #8]
 800998c:	f003 030c 	and.w	r3, r3, #12
 8009990:	2b08      	cmp	r3, #8
 8009992:	d112      	bne.n	80099ba <HAL_RCC_OscConfig+0x62>
 8009994:	4b90      	ldr	r3, [pc, #576]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800999c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80099a0:	d10b      	bne.n	80099ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099a2:	4b8d      	ldr	r3, [pc, #564]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d06c      	beq.n	8009a88 <HAL_RCC_OscConfig+0x130>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d168      	bne.n	8009a88 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80099b6:	2301      	movs	r3, #1
 80099b8:	e26b      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099c2:	d106      	bne.n	80099d2 <HAL_RCC_OscConfig+0x7a>
 80099c4:	4b84      	ldr	r3, [pc, #528]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4a83      	ldr	r2, [pc, #524]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 80099ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099ce:	6013      	str	r3, [r2, #0]
 80099d0:	e02e      	b.n	8009a30 <HAL_RCC_OscConfig+0xd8>
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	685b      	ldr	r3, [r3, #4]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d10c      	bne.n	80099f4 <HAL_RCC_OscConfig+0x9c>
 80099da:	4b7f      	ldr	r3, [pc, #508]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a7e      	ldr	r2, [pc, #504]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 80099e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099e4:	6013      	str	r3, [r2, #0]
 80099e6:	4b7c      	ldr	r3, [pc, #496]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a7b      	ldr	r2, [pc, #492]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 80099ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80099f0:	6013      	str	r3, [r2, #0]
 80099f2:	e01d      	b.n	8009a30 <HAL_RCC_OscConfig+0xd8>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80099fc:	d10c      	bne.n	8009a18 <HAL_RCC_OscConfig+0xc0>
 80099fe:	4b76      	ldr	r3, [pc, #472]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	4a75      	ldr	r2, [pc, #468]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009a04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009a08:	6013      	str	r3, [r2, #0]
 8009a0a:	4b73      	ldr	r3, [pc, #460]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4a72      	ldr	r2, [pc, #456]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009a10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a14:	6013      	str	r3, [r2, #0]
 8009a16:	e00b      	b.n	8009a30 <HAL_RCC_OscConfig+0xd8>
 8009a18:	4b6f      	ldr	r3, [pc, #444]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a6e      	ldr	r2, [pc, #440]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009a1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a22:	6013      	str	r3, [r2, #0]
 8009a24:	4b6c      	ldr	r3, [pc, #432]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a6b      	ldr	r2, [pc, #428]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009a2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d013      	beq.n	8009a60 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a38:	f7fc ff72 	bl	8006920 <HAL_GetTick>
 8009a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a3e:	e008      	b.n	8009a52 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a40:	f7fc ff6e 	bl	8006920 <HAL_GetTick>
 8009a44:	4602      	mov	r2, r0
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	1ad3      	subs	r3, r2, r3
 8009a4a:	2b64      	cmp	r3, #100	; 0x64
 8009a4c:	d901      	bls.n	8009a52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009a4e:	2303      	movs	r3, #3
 8009a50:	e21f      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a52:	4b61      	ldr	r3, [pc, #388]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d0f0      	beq.n	8009a40 <HAL_RCC_OscConfig+0xe8>
 8009a5e:	e014      	b.n	8009a8a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a60:	f7fc ff5e 	bl	8006920 <HAL_GetTick>
 8009a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009a66:	e008      	b.n	8009a7a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a68:	f7fc ff5a 	bl	8006920 <HAL_GetTick>
 8009a6c:	4602      	mov	r2, r0
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	1ad3      	subs	r3, r2, r3
 8009a72:	2b64      	cmp	r3, #100	; 0x64
 8009a74:	d901      	bls.n	8009a7a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8009a76:	2303      	movs	r3, #3
 8009a78:	e20b      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009a7a:	4b57      	ldr	r3, [pc, #348]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d1f0      	bne.n	8009a68 <HAL_RCC_OscConfig+0x110>
 8009a86:	e000      	b.n	8009a8a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f003 0302 	and.w	r3, r3, #2
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d069      	beq.n	8009b6a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009a96:	4b50      	ldr	r3, [pc, #320]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009a98:	689b      	ldr	r3, [r3, #8]
 8009a9a:	f003 030c 	and.w	r3, r3, #12
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d00b      	beq.n	8009aba <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009aa2:	4b4d      	ldr	r3, [pc, #308]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009aa4:	689b      	ldr	r3, [r3, #8]
 8009aa6:	f003 030c 	and.w	r3, r3, #12
 8009aaa:	2b08      	cmp	r3, #8
 8009aac:	d11c      	bne.n	8009ae8 <HAL_RCC_OscConfig+0x190>
 8009aae:	4b4a      	ldr	r3, [pc, #296]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d116      	bne.n	8009ae8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009aba:	4b47      	ldr	r3, [pc, #284]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f003 0302 	and.w	r3, r3, #2
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d005      	beq.n	8009ad2 <HAL_RCC_OscConfig+0x17a>
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	68db      	ldr	r3, [r3, #12]
 8009aca:	2b01      	cmp	r3, #1
 8009acc:	d001      	beq.n	8009ad2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8009ace:	2301      	movs	r3, #1
 8009ad0:	e1df      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ad2:	4b41      	ldr	r3, [pc, #260]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	691b      	ldr	r3, [r3, #16]
 8009ade:	00db      	lsls	r3, r3, #3
 8009ae0:	493d      	ldr	r1, [pc, #244]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009ae6:	e040      	b.n	8009b6a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	68db      	ldr	r3, [r3, #12]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d023      	beq.n	8009b38 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009af0:	4b39      	ldr	r3, [pc, #228]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	4a38      	ldr	r2, [pc, #224]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009af6:	f043 0301 	orr.w	r3, r3, #1
 8009afa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009afc:	f7fc ff10 	bl	8006920 <HAL_GetTick>
 8009b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009b02:	e008      	b.n	8009b16 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b04:	f7fc ff0c 	bl	8006920 <HAL_GetTick>
 8009b08:	4602      	mov	r2, r0
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	1ad3      	subs	r3, r2, r3
 8009b0e:	2b02      	cmp	r3, #2
 8009b10:	d901      	bls.n	8009b16 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8009b12:	2303      	movs	r3, #3
 8009b14:	e1bd      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009b16:	4b30      	ldr	r3, [pc, #192]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f003 0302 	and.w	r3, r3, #2
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d0f0      	beq.n	8009b04 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b22:	4b2d      	ldr	r3, [pc, #180]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	691b      	ldr	r3, [r3, #16]
 8009b2e:	00db      	lsls	r3, r3, #3
 8009b30:	4929      	ldr	r1, [pc, #164]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009b32:	4313      	orrs	r3, r2
 8009b34:	600b      	str	r3, [r1, #0]
 8009b36:	e018      	b.n	8009b6a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009b38:	4b27      	ldr	r3, [pc, #156]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4a26      	ldr	r2, [pc, #152]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009b3e:	f023 0301 	bic.w	r3, r3, #1
 8009b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b44:	f7fc feec 	bl	8006920 <HAL_GetTick>
 8009b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b4a:	e008      	b.n	8009b5e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b4c:	f7fc fee8 	bl	8006920 <HAL_GetTick>
 8009b50:	4602      	mov	r2, r0
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	1ad3      	subs	r3, r2, r3
 8009b56:	2b02      	cmp	r3, #2
 8009b58:	d901      	bls.n	8009b5e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8009b5a:	2303      	movs	r3, #3
 8009b5c:	e199      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b5e:	4b1e      	ldr	r3, [pc, #120]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f003 0302 	and.w	r3, r3, #2
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d1f0      	bne.n	8009b4c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f003 0308 	and.w	r3, r3, #8
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d038      	beq.n	8009be8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	695b      	ldr	r3, [r3, #20]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d019      	beq.n	8009bb2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009b7e:	4b16      	ldr	r3, [pc, #88]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009b80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b82:	4a15      	ldr	r2, [pc, #84]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009b84:	f043 0301 	orr.w	r3, r3, #1
 8009b88:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b8a:	f7fc fec9 	bl	8006920 <HAL_GetTick>
 8009b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009b90:	e008      	b.n	8009ba4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009b92:	f7fc fec5 	bl	8006920 <HAL_GetTick>
 8009b96:	4602      	mov	r2, r0
 8009b98:	693b      	ldr	r3, [r7, #16]
 8009b9a:	1ad3      	subs	r3, r2, r3
 8009b9c:	2b02      	cmp	r3, #2
 8009b9e:	d901      	bls.n	8009ba4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009ba0:	2303      	movs	r3, #3
 8009ba2:	e176      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ba4:	4b0c      	ldr	r3, [pc, #48]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009ba6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ba8:	f003 0302 	and.w	r3, r3, #2
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d0f0      	beq.n	8009b92 <HAL_RCC_OscConfig+0x23a>
 8009bb0:	e01a      	b.n	8009be8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009bb2:	4b09      	ldr	r3, [pc, #36]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bb6:	4a08      	ldr	r2, [pc, #32]	; (8009bd8 <HAL_RCC_OscConfig+0x280>)
 8009bb8:	f023 0301 	bic.w	r3, r3, #1
 8009bbc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bbe:	f7fc feaf 	bl	8006920 <HAL_GetTick>
 8009bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009bc4:	e00a      	b.n	8009bdc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bc6:	f7fc feab 	bl	8006920 <HAL_GetTick>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	1ad3      	subs	r3, r2, r3
 8009bd0:	2b02      	cmp	r3, #2
 8009bd2:	d903      	bls.n	8009bdc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009bd4:	2303      	movs	r3, #3
 8009bd6:	e15c      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
 8009bd8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009bdc:	4b91      	ldr	r3, [pc, #580]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009bde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009be0:	f003 0302 	and.w	r3, r3, #2
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d1ee      	bne.n	8009bc6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	f003 0304 	and.w	r3, r3, #4
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	f000 80a4 	beq.w	8009d3e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009bf6:	4b8b      	ldr	r3, [pc, #556]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d10d      	bne.n	8009c1e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8009c02:	4b88      	ldr	r3, [pc, #544]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c06:	4a87      	ldr	r2, [pc, #540]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8009c0e:	4b85      	ldr	r3, [pc, #532]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c16:	60bb      	str	r3, [r7, #8]
 8009c18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c1e:	4b82      	ldr	r3, [pc, #520]	; (8009e28 <HAL_RCC_OscConfig+0x4d0>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d118      	bne.n	8009c5c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8009c2a:	4b7f      	ldr	r3, [pc, #508]	; (8009e28 <HAL_RCC_OscConfig+0x4d0>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	4a7e      	ldr	r2, [pc, #504]	; (8009e28 <HAL_RCC_OscConfig+0x4d0>)
 8009c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009c36:	f7fc fe73 	bl	8006920 <HAL_GetTick>
 8009c3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c3c:	e008      	b.n	8009c50 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c3e:	f7fc fe6f 	bl	8006920 <HAL_GetTick>
 8009c42:	4602      	mov	r2, r0
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	1ad3      	subs	r3, r2, r3
 8009c48:	2b64      	cmp	r3, #100	; 0x64
 8009c4a:	d901      	bls.n	8009c50 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8009c4c:	2303      	movs	r3, #3
 8009c4e:	e120      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c50:	4b75      	ldr	r3, [pc, #468]	; (8009e28 <HAL_RCC_OscConfig+0x4d0>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d0f0      	beq.n	8009c3e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	689b      	ldr	r3, [r3, #8]
 8009c60:	2b01      	cmp	r3, #1
 8009c62:	d106      	bne.n	8009c72 <HAL_RCC_OscConfig+0x31a>
 8009c64:	4b6f      	ldr	r3, [pc, #444]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009c66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c68:	4a6e      	ldr	r2, [pc, #440]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009c6a:	f043 0301 	orr.w	r3, r3, #1
 8009c6e:	6713      	str	r3, [r2, #112]	; 0x70
 8009c70:	e02d      	b.n	8009cce <HAL_RCC_OscConfig+0x376>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	689b      	ldr	r3, [r3, #8]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d10c      	bne.n	8009c94 <HAL_RCC_OscConfig+0x33c>
 8009c7a:	4b6a      	ldr	r3, [pc, #424]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c7e:	4a69      	ldr	r2, [pc, #420]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009c80:	f023 0301 	bic.w	r3, r3, #1
 8009c84:	6713      	str	r3, [r2, #112]	; 0x70
 8009c86:	4b67      	ldr	r3, [pc, #412]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c8a:	4a66      	ldr	r2, [pc, #408]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009c8c:	f023 0304 	bic.w	r3, r3, #4
 8009c90:	6713      	str	r3, [r2, #112]	; 0x70
 8009c92:	e01c      	b.n	8009cce <HAL_RCC_OscConfig+0x376>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	689b      	ldr	r3, [r3, #8]
 8009c98:	2b05      	cmp	r3, #5
 8009c9a:	d10c      	bne.n	8009cb6 <HAL_RCC_OscConfig+0x35e>
 8009c9c:	4b61      	ldr	r3, [pc, #388]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ca0:	4a60      	ldr	r2, [pc, #384]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009ca2:	f043 0304 	orr.w	r3, r3, #4
 8009ca6:	6713      	str	r3, [r2, #112]	; 0x70
 8009ca8:	4b5e      	ldr	r3, [pc, #376]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cac:	4a5d      	ldr	r2, [pc, #372]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009cae:	f043 0301 	orr.w	r3, r3, #1
 8009cb2:	6713      	str	r3, [r2, #112]	; 0x70
 8009cb4:	e00b      	b.n	8009cce <HAL_RCC_OscConfig+0x376>
 8009cb6:	4b5b      	ldr	r3, [pc, #364]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cba:	4a5a      	ldr	r2, [pc, #360]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009cbc:	f023 0301 	bic.w	r3, r3, #1
 8009cc0:	6713      	str	r3, [r2, #112]	; 0x70
 8009cc2:	4b58      	ldr	r3, [pc, #352]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cc6:	4a57      	ldr	r2, [pc, #348]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009cc8:	f023 0304 	bic.w	r3, r3, #4
 8009ccc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	689b      	ldr	r3, [r3, #8]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d015      	beq.n	8009d02 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cd6:	f7fc fe23 	bl	8006920 <HAL_GetTick>
 8009cda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009cdc:	e00a      	b.n	8009cf4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009cde:	f7fc fe1f 	bl	8006920 <HAL_GetTick>
 8009ce2:	4602      	mov	r2, r0
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	1ad3      	subs	r3, r2, r3
 8009ce8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d901      	bls.n	8009cf4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8009cf0:	2303      	movs	r3, #3
 8009cf2:	e0ce      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009cf4:	4b4b      	ldr	r3, [pc, #300]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cf8:	f003 0302 	and.w	r3, r3, #2
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d0ee      	beq.n	8009cde <HAL_RCC_OscConfig+0x386>
 8009d00:	e014      	b.n	8009d2c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d02:	f7fc fe0d 	bl	8006920 <HAL_GetTick>
 8009d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009d08:	e00a      	b.n	8009d20 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d0a:	f7fc fe09 	bl	8006920 <HAL_GetTick>
 8009d0e:	4602      	mov	r2, r0
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	1ad3      	subs	r3, r2, r3
 8009d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d901      	bls.n	8009d20 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8009d1c:	2303      	movs	r3, #3
 8009d1e:	e0b8      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009d20:	4b40      	ldr	r3, [pc, #256]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d24:	f003 0302 	and.w	r3, r3, #2
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d1ee      	bne.n	8009d0a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009d2c:	7dfb      	ldrb	r3, [r7, #23]
 8009d2e:	2b01      	cmp	r3, #1
 8009d30:	d105      	bne.n	8009d3e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009d32:	4b3c      	ldr	r3, [pc, #240]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d36:	4a3b      	ldr	r2, [pc, #236]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009d38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d3c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	699b      	ldr	r3, [r3, #24]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	f000 80a4 	beq.w	8009e90 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009d48:	4b36      	ldr	r3, [pc, #216]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	f003 030c 	and.w	r3, r3, #12
 8009d50:	2b08      	cmp	r3, #8
 8009d52:	d06b      	beq.n	8009e2c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	699b      	ldr	r3, [r3, #24]
 8009d58:	2b02      	cmp	r3, #2
 8009d5a:	d149      	bne.n	8009df0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d5c:	4b31      	ldr	r3, [pc, #196]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	4a30      	ldr	r2, [pc, #192]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009d62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009d66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d68:	f7fc fdda 	bl	8006920 <HAL_GetTick>
 8009d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d6e:	e008      	b.n	8009d82 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009d70:	f7fc fdd6 	bl	8006920 <HAL_GetTick>
 8009d74:	4602      	mov	r2, r0
 8009d76:	693b      	ldr	r3, [r7, #16]
 8009d78:	1ad3      	subs	r3, r2, r3
 8009d7a:	2b02      	cmp	r3, #2
 8009d7c:	d901      	bls.n	8009d82 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8009d7e:	2303      	movs	r3, #3
 8009d80:	e087      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d82:	4b28      	ldr	r3, [pc, #160]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d1f0      	bne.n	8009d70 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	69da      	ldr	r2, [r3, #28]
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6a1b      	ldr	r3, [r3, #32]
 8009d96:	431a      	orrs	r2, r3
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d9c:	019b      	lsls	r3, r3, #6
 8009d9e:	431a      	orrs	r2, r3
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009da4:	085b      	lsrs	r3, r3, #1
 8009da6:	3b01      	subs	r3, #1
 8009da8:	041b      	lsls	r3, r3, #16
 8009daa:	431a      	orrs	r2, r3
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009db0:	061b      	lsls	r3, r3, #24
 8009db2:	4313      	orrs	r3, r2
 8009db4:	4a1b      	ldr	r2, [pc, #108]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009db6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009dba:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009dbc:	4b19      	ldr	r3, [pc, #100]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	4a18      	ldr	r2, [pc, #96]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009dc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009dc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dc8:	f7fc fdaa 	bl	8006920 <HAL_GetTick>
 8009dcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009dce:	e008      	b.n	8009de2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009dd0:	f7fc fda6 	bl	8006920 <HAL_GetTick>
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	693b      	ldr	r3, [r7, #16]
 8009dd8:	1ad3      	subs	r3, r2, r3
 8009dda:	2b02      	cmp	r3, #2
 8009ddc:	d901      	bls.n	8009de2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8009dde:	2303      	movs	r3, #3
 8009de0:	e057      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009de2:	4b10      	ldr	r3, [pc, #64]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d0f0      	beq.n	8009dd0 <HAL_RCC_OscConfig+0x478>
 8009dee:	e04f      	b.n	8009e90 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009df0:	4b0c      	ldr	r3, [pc, #48]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	4a0b      	ldr	r2, [pc, #44]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009df6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009dfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dfc:	f7fc fd90 	bl	8006920 <HAL_GetTick>
 8009e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e02:	e008      	b.n	8009e16 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e04:	f7fc fd8c 	bl	8006920 <HAL_GetTick>
 8009e08:	4602      	mov	r2, r0
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	1ad3      	subs	r3, r2, r3
 8009e0e:	2b02      	cmp	r3, #2
 8009e10:	d901      	bls.n	8009e16 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8009e12:	2303      	movs	r3, #3
 8009e14:	e03d      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e16:	4b03      	ldr	r3, [pc, #12]	; (8009e24 <HAL_RCC_OscConfig+0x4cc>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d1f0      	bne.n	8009e04 <HAL_RCC_OscConfig+0x4ac>
 8009e22:	e035      	b.n	8009e90 <HAL_RCC_OscConfig+0x538>
 8009e24:	40023800 	.word	0x40023800
 8009e28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8009e2c:	4b1b      	ldr	r3, [pc, #108]	; (8009e9c <HAL_RCC_OscConfig+0x544>)
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	699b      	ldr	r3, [r3, #24]
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d028      	beq.n	8009e8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d121      	bne.n	8009e8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e52:	429a      	cmp	r2, r3
 8009e54:	d11a      	bne.n	8009e8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009e56:	68fa      	ldr	r2, [r7, #12]
 8009e58:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009e5c:	4013      	ands	r3, r2
 8009e5e:	687a      	ldr	r2, [r7, #4]
 8009e60:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009e62:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d111      	bne.n	8009e8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e72:	085b      	lsrs	r3, r3, #1
 8009e74:	3b01      	subs	r3, #1
 8009e76:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	d107      	bne.n	8009e8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e86:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8009e88:	429a      	cmp	r2, r3
 8009e8a:	d001      	beq.n	8009e90 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	e000      	b.n	8009e92 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8009e90:	2300      	movs	r3, #0
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3718      	adds	r7, #24
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
 8009e9a:	bf00      	nop
 8009e9c:	40023800 	.word	0x40023800

08009ea0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d101      	bne.n	8009eb8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	e0d0      	b.n	800a05a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009eb8:	4b6a      	ldr	r3, [pc, #424]	; (800a064 <HAL_RCC_ClockConfig+0x1c4>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f003 030f 	and.w	r3, r3, #15
 8009ec0:	683a      	ldr	r2, [r7, #0]
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d910      	bls.n	8009ee8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ec6:	4b67      	ldr	r3, [pc, #412]	; (800a064 <HAL_RCC_ClockConfig+0x1c4>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f023 020f 	bic.w	r2, r3, #15
 8009ece:	4965      	ldr	r1, [pc, #404]	; (800a064 <HAL_RCC_ClockConfig+0x1c4>)
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	4313      	orrs	r3, r2
 8009ed4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009ed6:	4b63      	ldr	r3, [pc, #396]	; (800a064 <HAL_RCC_ClockConfig+0x1c4>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f003 030f 	and.w	r3, r3, #15
 8009ede:	683a      	ldr	r2, [r7, #0]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d001      	beq.n	8009ee8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	e0b8      	b.n	800a05a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f003 0302 	and.w	r3, r3, #2
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d020      	beq.n	8009f36 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f003 0304 	and.w	r3, r3, #4
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d005      	beq.n	8009f0c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009f00:	4b59      	ldr	r3, [pc, #356]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009f02:	689b      	ldr	r3, [r3, #8]
 8009f04:	4a58      	ldr	r2, [pc, #352]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009f06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009f0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f003 0308 	and.w	r3, r3, #8
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d005      	beq.n	8009f24 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009f18:	4b53      	ldr	r3, [pc, #332]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009f1a:	689b      	ldr	r3, [r3, #8]
 8009f1c:	4a52      	ldr	r2, [pc, #328]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009f1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009f22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009f24:	4b50      	ldr	r3, [pc, #320]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	689b      	ldr	r3, [r3, #8]
 8009f30:	494d      	ldr	r1, [pc, #308]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009f32:	4313      	orrs	r3, r2
 8009f34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f003 0301 	and.w	r3, r3, #1
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d040      	beq.n	8009fc4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	685b      	ldr	r3, [r3, #4]
 8009f46:	2b01      	cmp	r3, #1
 8009f48:	d107      	bne.n	8009f5a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009f4a:	4b47      	ldr	r3, [pc, #284]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d115      	bne.n	8009f82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8009f56:	2301      	movs	r3, #1
 8009f58:	e07f      	b.n	800a05a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	685b      	ldr	r3, [r3, #4]
 8009f5e:	2b02      	cmp	r3, #2
 8009f60:	d107      	bne.n	8009f72 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009f62:	4b41      	ldr	r3, [pc, #260]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d109      	bne.n	8009f82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8009f6e:	2301      	movs	r3, #1
 8009f70:	e073      	b.n	800a05a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f72:	4b3d      	ldr	r3, [pc, #244]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f003 0302 	and.w	r3, r3, #2
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d101      	bne.n	8009f82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8009f7e:	2301      	movs	r3, #1
 8009f80:	e06b      	b.n	800a05a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009f82:	4b39      	ldr	r3, [pc, #228]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009f84:	689b      	ldr	r3, [r3, #8]
 8009f86:	f023 0203 	bic.w	r2, r3, #3
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	685b      	ldr	r3, [r3, #4]
 8009f8e:	4936      	ldr	r1, [pc, #216]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009f90:	4313      	orrs	r3, r2
 8009f92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009f94:	f7fc fcc4 	bl	8006920 <HAL_GetTick>
 8009f98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f9a:	e00a      	b.n	8009fb2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009f9c:	f7fc fcc0 	bl	8006920 <HAL_GetTick>
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	1ad3      	subs	r3, r2, r3
 8009fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d901      	bls.n	8009fb2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8009fae:	2303      	movs	r3, #3
 8009fb0:	e053      	b.n	800a05a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009fb2:	4b2d      	ldr	r3, [pc, #180]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 8009fb4:	689b      	ldr	r3, [r3, #8]
 8009fb6:	f003 020c 	and.w	r2, r3, #12
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	d1eb      	bne.n	8009f9c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009fc4:	4b27      	ldr	r3, [pc, #156]	; (800a064 <HAL_RCC_ClockConfig+0x1c4>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f003 030f 	and.w	r3, r3, #15
 8009fcc:	683a      	ldr	r2, [r7, #0]
 8009fce:	429a      	cmp	r2, r3
 8009fd0:	d210      	bcs.n	8009ff4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fd2:	4b24      	ldr	r3, [pc, #144]	; (800a064 <HAL_RCC_ClockConfig+0x1c4>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f023 020f 	bic.w	r2, r3, #15
 8009fda:	4922      	ldr	r1, [pc, #136]	; (800a064 <HAL_RCC_ClockConfig+0x1c4>)
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	4313      	orrs	r3, r2
 8009fe0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009fe2:	4b20      	ldr	r3, [pc, #128]	; (800a064 <HAL_RCC_ClockConfig+0x1c4>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f003 030f 	and.w	r3, r3, #15
 8009fea:	683a      	ldr	r2, [r7, #0]
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d001      	beq.n	8009ff4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	e032      	b.n	800a05a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f003 0304 	and.w	r3, r3, #4
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d008      	beq.n	800a012 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a000:	4b19      	ldr	r3, [pc, #100]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 800a002:	689b      	ldr	r3, [r3, #8]
 800a004:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	4916      	ldr	r1, [pc, #88]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 800a00e:	4313      	orrs	r3, r2
 800a010:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f003 0308 	and.w	r3, r3, #8
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d009      	beq.n	800a032 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a01e:	4b12      	ldr	r3, [pc, #72]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 800a020:	689b      	ldr	r3, [r3, #8]
 800a022:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	691b      	ldr	r3, [r3, #16]
 800a02a:	00db      	lsls	r3, r3, #3
 800a02c:	490e      	ldr	r1, [pc, #56]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 800a02e:	4313      	orrs	r3, r2
 800a030:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a032:	f000 f821 	bl	800a078 <HAL_RCC_GetSysClockFreq>
 800a036:	4602      	mov	r2, r0
 800a038:	4b0b      	ldr	r3, [pc, #44]	; (800a068 <HAL_RCC_ClockConfig+0x1c8>)
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	091b      	lsrs	r3, r3, #4
 800a03e:	f003 030f 	and.w	r3, r3, #15
 800a042:	490a      	ldr	r1, [pc, #40]	; (800a06c <HAL_RCC_ClockConfig+0x1cc>)
 800a044:	5ccb      	ldrb	r3, [r1, r3]
 800a046:	fa22 f303 	lsr.w	r3, r2, r3
 800a04a:	4a09      	ldr	r2, [pc, #36]	; (800a070 <HAL_RCC_ClockConfig+0x1d0>)
 800a04c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800a04e:	4b09      	ldr	r3, [pc, #36]	; (800a074 <HAL_RCC_ClockConfig+0x1d4>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	4618      	mov	r0, r3
 800a054:	f7fc fc20 	bl	8006898 <HAL_InitTick>

  return HAL_OK;
 800a058:	2300      	movs	r3, #0
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3710      	adds	r7, #16
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	40023c00 	.word	0x40023c00
 800a068:	40023800 	.word	0x40023800
 800a06c:	080d3df0 	.word	0x080d3df0
 800a070:	20000080 	.word	0x20000080
 800a074:	200000c8 	.word	0x200000c8

0800a078 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a07c:	b090      	sub	sp, #64	; 0x40
 800a07e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800a080:	2300      	movs	r3, #0
 800a082:	637b      	str	r3, [r7, #52]	; 0x34
 800a084:	2300      	movs	r3, #0
 800a086:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a088:	2300      	movs	r3, #0
 800a08a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 800a08c:	2300      	movs	r3, #0
 800a08e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a090:	4b59      	ldr	r3, [pc, #356]	; (800a1f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800a092:	689b      	ldr	r3, [r3, #8]
 800a094:	f003 030c 	and.w	r3, r3, #12
 800a098:	2b08      	cmp	r3, #8
 800a09a:	d00d      	beq.n	800a0b8 <HAL_RCC_GetSysClockFreq+0x40>
 800a09c:	2b08      	cmp	r3, #8
 800a09e:	f200 80a1 	bhi.w	800a1e4 <HAL_RCC_GetSysClockFreq+0x16c>
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d002      	beq.n	800a0ac <HAL_RCC_GetSysClockFreq+0x34>
 800a0a6:	2b04      	cmp	r3, #4
 800a0a8:	d003      	beq.n	800a0b2 <HAL_RCC_GetSysClockFreq+0x3a>
 800a0aa:	e09b      	b.n	800a1e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a0ac:	4b53      	ldr	r3, [pc, #332]	; (800a1fc <HAL_RCC_GetSysClockFreq+0x184>)
 800a0ae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a0b0:	e09b      	b.n	800a1ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a0b2:	4b53      	ldr	r3, [pc, #332]	; (800a200 <HAL_RCC_GetSysClockFreq+0x188>)
 800a0b4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a0b6:	e098      	b.n	800a1ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a0b8:	4b4f      	ldr	r3, [pc, #316]	; (800a1f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a0c0:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800a0c2:	4b4d      	ldr	r3, [pc, #308]	; (800a1f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d028      	beq.n	800a120 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a0ce:	4b4a      	ldr	r3, [pc, #296]	; (800a1f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	099b      	lsrs	r3, r3, #6
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	623b      	str	r3, [r7, #32]
 800a0d8:	627a      	str	r2, [r7, #36]	; 0x24
 800a0da:	6a3b      	ldr	r3, [r7, #32]
 800a0dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800a0e0:	2100      	movs	r1, #0
 800a0e2:	4b47      	ldr	r3, [pc, #284]	; (800a200 <HAL_RCC_GetSysClockFreq+0x188>)
 800a0e4:	fb03 f201 	mul.w	r2, r3, r1
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	fb00 f303 	mul.w	r3, r0, r3
 800a0ee:	4413      	add	r3, r2
 800a0f0:	4a43      	ldr	r2, [pc, #268]	; (800a200 <HAL_RCC_GetSysClockFreq+0x188>)
 800a0f2:	fba0 1202 	umull	r1, r2, r0, r2
 800a0f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a0f8:	460a      	mov	r2, r1
 800a0fa:	62ba      	str	r2, [r7, #40]	; 0x28
 800a0fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a0fe:	4413      	add	r3, r2
 800a100:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a104:	2200      	movs	r2, #0
 800a106:	61bb      	str	r3, [r7, #24]
 800a108:	61fa      	str	r2, [r7, #28]
 800a10a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a10e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a112:	f7f6 fdb9 	bl	8000c88 <__aeabi_uldivmod>
 800a116:	4602      	mov	r2, r0
 800a118:	460b      	mov	r3, r1
 800a11a:	4613      	mov	r3, r2
 800a11c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a11e:	e053      	b.n	800a1c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a120:	4b35      	ldr	r3, [pc, #212]	; (800a1f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800a122:	685b      	ldr	r3, [r3, #4]
 800a124:	099b      	lsrs	r3, r3, #6
 800a126:	2200      	movs	r2, #0
 800a128:	613b      	str	r3, [r7, #16]
 800a12a:	617a      	str	r2, [r7, #20]
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800a132:	f04f 0b00 	mov.w	fp, #0
 800a136:	4652      	mov	r2, sl
 800a138:	465b      	mov	r3, fp
 800a13a:	f04f 0000 	mov.w	r0, #0
 800a13e:	f04f 0100 	mov.w	r1, #0
 800a142:	0159      	lsls	r1, r3, #5
 800a144:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a148:	0150      	lsls	r0, r2, #5
 800a14a:	4602      	mov	r2, r0
 800a14c:	460b      	mov	r3, r1
 800a14e:	ebb2 080a 	subs.w	r8, r2, sl
 800a152:	eb63 090b 	sbc.w	r9, r3, fp
 800a156:	f04f 0200 	mov.w	r2, #0
 800a15a:	f04f 0300 	mov.w	r3, #0
 800a15e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800a162:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800a166:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800a16a:	ebb2 0408 	subs.w	r4, r2, r8
 800a16e:	eb63 0509 	sbc.w	r5, r3, r9
 800a172:	f04f 0200 	mov.w	r2, #0
 800a176:	f04f 0300 	mov.w	r3, #0
 800a17a:	00eb      	lsls	r3, r5, #3
 800a17c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a180:	00e2      	lsls	r2, r4, #3
 800a182:	4614      	mov	r4, r2
 800a184:	461d      	mov	r5, r3
 800a186:	eb14 030a 	adds.w	r3, r4, sl
 800a18a:	603b      	str	r3, [r7, #0]
 800a18c:	eb45 030b 	adc.w	r3, r5, fp
 800a190:	607b      	str	r3, [r7, #4]
 800a192:	f04f 0200 	mov.w	r2, #0
 800a196:	f04f 0300 	mov.w	r3, #0
 800a19a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a19e:	4629      	mov	r1, r5
 800a1a0:	028b      	lsls	r3, r1, #10
 800a1a2:	4621      	mov	r1, r4
 800a1a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a1a8:	4621      	mov	r1, r4
 800a1aa:	028a      	lsls	r2, r1, #10
 800a1ac:	4610      	mov	r0, r2
 800a1ae:	4619      	mov	r1, r3
 800a1b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	60bb      	str	r3, [r7, #8]
 800a1b6:	60fa      	str	r2, [r7, #12]
 800a1b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a1bc:	f7f6 fd64 	bl	8000c88 <__aeabi_uldivmod>
 800a1c0:	4602      	mov	r2, r0
 800a1c2:	460b      	mov	r3, r1
 800a1c4:	4613      	mov	r3, r2
 800a1c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800a1c8:	4b0b      	ldr	r3, [pc, #44]	; (800a1f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800a1ca:	685b      	ldr	r3, [r3, #4]
 800a1cc:	0c1b      	lsrs	r3, r3, #16
 800a1ce:	f003 0303 	and.w	r3, r3, #3
 800a1d2:	3301      	adds	r3, #1
 800a1d4:	005b      	lsls	r3, r3, #1
 800a1d6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 800a1d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a1da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a1e2:	e002      	b.n	800a1ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a1e4:	4b05      	ldr	r3, [pc, #20]	; (800a1fc <HAL_RCC_GetSysClockFreq+0x184>)
 800a1e6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a1e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a1ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3740      	adds	r7, #64	; 0x40
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a1f6:	bf00      	nop
 800a1f8:	40023800 	.word	0x40023800
 800a1fc:	00f42400 	.word	0x00f42400
 800a200:	017d7840 	.word	0x017d7840

0800a204 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a204:	b480      	push	{r7}
 800a206:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a208:	4b03      	ldr	r3, [pc, #12]	; (800a218 <HAL_RCC_GetHCLKFreq+0x14>)
 800a20a:	681b      	ldr	r3, [r3, #0]
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr
 800a216:	bf00      	nop
 800a218:	20000080 	.word	0x20000080

0800a21c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a220:	f7ff fff0 	bl	800a204 <HAL_RCC_GetHCLKFreq>
 800a224:	4602      	mov	r2, r0
 800a226:	4b05      	ldr	r3, [pc, #20]	; (800a23c <HAL_RCC_GetPCLK1Freq+0x20>)
 800a228:	689b      	ldr	r3, [r3, #8]
 800a22a:	0a9b      	lsrs	r3, r3, #10
 800a22c:	f003 0307 	and.w	r3, r3, #7
 800a230:	4903      	ldr	r1, [pc, #12]	; (800a240 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a232:	5ccb      	ldrb	r3, [r1, r3]
 800a234:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a238:	4618      	mov	r0, r3
 800a23a:	bd80      	pop	{r7, pc}
 800a23c:	40023800 	.word	0x40023800
 800a240:	080d3e00 	.word	0x080d3e00

0800a244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a248:	f7ff ffdc 	bl	800a204 <HAL_RCC_GetHCLKFreq>
 800a24c:	4602      	mov	r2, r0
 800a24e:	4b05      	ldr	r3, [pc, #20]	; (800a264 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a250:	689b      	ldr	r3, [r3, #8]
 800a252:	0b5b      	lsrs	r3, r3, #13
 800a254:	f003 0307 	and.w	r3, r3, #7
 800a258:	4903      	ldr	r1, [pc, #12]	; (800a268 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a25a:	5ccb      	ldrb	r3, [r1, r3]
 800a25c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a260:	4618      	mov	r0, r3
 800a262:	bd80      	pop	{r7, pc}
 800a264:	40023800 	.word	0x40023800
 800a268:	080d3e00 	.word	0x080d3e00

0800a26c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b088      	sub	sp, #32
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800a274:	2300      	movs	r3, #0
 800a276:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800a278:	2300      	movs	r3, #0
 800a27a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800a27c:	2300      	movs	r3, #0
 800a27e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800a280:	2300      	movs	r3, #0
 800a282:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800a284:	2300      	movs	r3, #0
 800a286:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f003 0301 	and.w	r3, r3, #1
 800a290:	2b00      	cmp	r3, #0
 800a292:	d012      	beq.n	800a2ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a294:	4b69      	ldr	r3, [pc, #420]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	4a68      	ldr	r2, [pc, #416]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a29a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800a29e:	6093      	str	r3, [r2, #8]
 800a2a0:	4b66      	ldr	r3, [pc, #408]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a2a2:	689a      	ldr	r2, [r3, #8]
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2a8:	4964      	ldr	r1, [pc, #400]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d101      	bne.n	800a2ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d017      	beq.n	800a2f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a2c6:	4b5d      	ldr	r3, [pc, #372]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a2c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a2cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2d4:	4959      	ldr	r1, [pc, #356]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a2e4:	d101      	bne.n	800a2ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d101      	bne.n	800a2f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d017      	beq.n	800a332 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a302:	4b4e      	ldr	r3, [pc, #312]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a304:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a308:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a310:	494a      	ldr	r1, [pc, #296]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a312:	4313      	orrs	r3, r2
 800a314:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a31c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a320:	d101      	bne.n	800a326 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800a322:	2301      	movs	r3, #1
 800a324:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d101      	bne.n	800a332 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800a32e:	2301      	movs	r3, #1
 800a330:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d001      	beq.n	800a342 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800a33e:	2301      	movs	r3, #1
 800a340:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f003 0320 	and.w	r3, r3, #32
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	f000 808b 	beq.w	800a466 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a350:	4b3a      	ldr	r3, [pc, #232]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a354:	4a39      	ldr	r2, [pc, #228]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a356:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a35a:	6413      	str	r3, [r2, #64]	; 0x40
 800a35c:	4b37      	ldr	r3, [pc, #220]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a35e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a360:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a364:	60bb      	str	r3, [r7, #8]
 800a366:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a368:	4b35      	ldr	r3, [pc, #212]	; (800a440 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4a34      	ldr	r2, [pc, #208]	; (800a440 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800a36e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a372:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a374:	f7fc fad4 	bl	8006920 <HAL_GetTick>
 800a378:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a37a:	e008      	b.n	800a38e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a37c:	f7fc fad0 	bl	8006920 <HAL_GetTick>
 800a380:	4602      	mov	r2, r0
 800a382:	697b      	ldr	r3, [r7, #20]
 800a384:	1ad3      	subs	r3, r2, r3
 800a386:	2b64      	cmp	r3, #100	; 0x64
 800a388:	d901      	bls.n	800a38e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800a38a:	2303      	movs	r3, #3
 800a38c:	e357      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a38e:	4b2c      	ldr	r3, [pc, #176]	; (800a440 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a396:	2b00      	cmp	r3, #0
 800a398:	d0f0      	beq.n	800a37c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a39a:	4b28      	ldr	r3, [pc, #160]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a39c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a39e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a3a2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d035      	beq.n	800a416 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a3b2:	693a      	ldr	r2, [r7, #16]
 800a3b4:	429a      	cmp	r2, r3
 800a3b6:	d02e      	beq.n	800a416 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a3b8:	4b20      	ldr	r3, [pc, #128]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a3ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3c0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a3c2:	4b1e      	ldr	r3, [pc, #120]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a3c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3c6:	4a1d      	ldr	r2, [pc, #116]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a3c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a3cc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a3ce:	4b1b      	ldr	r3, [pc, #108]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a3d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3d2:	4a1a      	ldr	r2, [pc, #104]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a3d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a3d8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800a3da:	4a18      	ldr	r2, [pc, #96]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a3dc:	693b      	ldr	r3, [r7, #16]
 800a3de:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a3e0:	4b16      	ldr	r3, [pc, #88]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a3e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3e4:	f003 0301 	and.w	r3, r3, #1
 800a3e8:	2b01      	cmp	r3, #1
 800a3ea:	d114      	bne.n	800a416 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3ec:	f7fc fa98 	bl	8006920 <HAL_GetTick>
 800a3f0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a3f2:	e00a      	b.n	800a40a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a3f4:	f7fc fa94 	bl	8006920 <HAL_GetTick>
 800a3f8:	4602      	mov	r2, r0
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	1ad3      	subs	r3, r2, r3
 800a3fe:	f241 3288 	movw	r2, #5000	; 0x1388
 800a402:	4293      	cmp	r3, r2
 800a404:	d901      	bls.n	800a40a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800a406:	2303      	movs	r3, #3
 800a408:	e319      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a40a:	4b0c      	ldr	r3, [pc, #48]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a40c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a40e:	f003 0302 	and.w	r3, r3, #2
 800a412:	2b00      	cmp	r3, #0
 800a414:	d0ee      	beq.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a41a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a41e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a422:	d111      	bne.n	800a448 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800a424:	4b05      	ldr	r3, [pc, #20]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a426:	689b      	ldr	r3, [r3, #8]
 800a428:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800a430:	4b04      	ldr	r3, [pc, #16]	; (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800a432:	400b      	ands	r3, r1
 800a434:	4901      	ldr	r1, [pc, #4]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a436:	4313      	orrs	r3, r2
 800a438:	608b      	str	r3, [r1, #8]
 800a43a:	e00b      	b.n	800a454 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800a43c:	40023800 	.word	0x40023800
 800a440:	40007000 	.word	0x40007000
 800a444:	0ffffcff 	.word	0x0ffffcff
 800a448:	4baa      	ldr	r3, [pc, #680]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a44a:	689b      	ldr	r3, [r3, #8]
 800a44c:	4aa9      	ldr	r2, [pc, #676]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a44e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a452:	6093      	str	r3, [r2, #8]
 800a454:	4ba7      	ldr	r3, [pc, #668]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a456:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a45c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a460:	49a4      	ldr	r1, [pc, #656]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a462:	4313      	orrs	r3, r2
 800a464:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f003 0310 	and.w	r3, r3, #16
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d010      	beq.n	800a494 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a472:	4ba0      	ldr	r3, [pc, #640]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a474:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a478:	4a9e      	ldr	r2, [pc, #632]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a47a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a47e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800a482:	4b9c      	ldr	r3, [pc, #624]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a484:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a48c:	4999      	ldr	r1, [pc, #612]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a48e:	4313      	orrs	r3, r2
 800a490:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d00a      	beq.n	800a4b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a4a0:	4b94      	ldr	r3, [pc, #592]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a4a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a4ae:	4991      	ldr	r1, [pc, #580]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d00a      	beq.n	800a4d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a4c2:	4b8c      	ldr	r3, [pc, #560]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a4c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a4d0:	4988      	ldr	r1, [pc, #544]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a4d2:	4313      	orrs	r3, r2
 800a4d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d00a      	beq.n	800a4fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a4e4:	4b83      	ldr	r3, [pc, #524]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a4e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a4f2:	4980      	ldr	r1, [pc, #512]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a4f4:	4313      	orrs	r3, r2
 800a4f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a502:	2b00      	cmp	r3, #0
 800a504:	d00a      	beq.n	800a51c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a506:	4b7b      	ldr	r3, [pc, #492]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a50c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a514:	4977      	ldr	r1, [pc, #476]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a516:	4313      	orrs	r3, r2
 800a518:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a524:	2b00      	cmp	r3, #0
 800a526:	d00a      	beq.n	800a53e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a528:	4b72      	ldr	r3, [pc, #456]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a52a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a52e:	f023 0203 	bic.w	r2, r3, #3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a536:	496f      	ldr	r1, [pc, #444]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a538:	4313      	orrs	r3, r2
 800a53a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a546:	2b00      	cmp	r3, #0
 800a548:	d00a      	beq.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a54a:	4b6a      	ldr	r3, [pc, #424]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a54c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a550:	f023 020c 	bic.w	r2, r3, #12
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a558:	4966      	ldr	r1, [pc, #408]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a55a:	4313      	orrs	r3, r2
 800a55c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d00a      	beq.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a56c:	4b61      	ldr	r3, [pc, #388]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a56e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a572:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a57a:	495e      	ldr	r1, [pc, #376]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a57c:	4313      	orrs	r3, r2
 800a57e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d00a      	beq.n	800a5a4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a58e:	4b59      	ldr	r3, [pc, #356]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a594:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a59c:	4955      	ldr	r1, [pc, #340]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d00a      	beq.n	800a5c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a5b0:	4b50      	ldr	r3, [pc, #320]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a5b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5be:	494d      	ldr	r1, [pc, #308]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a5c0:	4313      	orrs	r3, r2
 800a5c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d00a      	beq.n	800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800a5d2:	4b48      	ldr	r3, [pc, #288]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a5d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5d8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5e0:	4944      	ldr	r1, [pc, #272]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a5e2:	4313      	orrs	r3, r2
 800a5e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d00a      	beq.n	800a60a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800a5f4:	4b3f      	ldr	r3, [pc, #252]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a5f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5fa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a602:	493c      	ldr	r1, [pc, #240]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a604:	4313      	orrs	r3, r2
 800a606:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a612:	2b00      	cmp	r3, #0
 800a614:	d00a      	beq.n	800a62c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800a616:	4b37      	ldr	r3, [pc, #220]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a618:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a61c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a624:	4933      	ldr	r1, [pc, #204]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a626:	4313      	orrs	r3, r2
 800a628:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a634:	2b00      	cmp	r3, #0
 800a636:	d00a      	beq.n	800a64e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a638:	4b2e      	ldr	r3, [pc, #184]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a63a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a63e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a646:	492b      	ldr	r1, [pc, #172]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a648:	4313      	orrs	r3, r2
 800a64a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a656:	2b00      	cmp	r3, #0
 800a658:	d011      	beq.n	800a67e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a65a:	4b26      	ldr	r3, [pc, #152]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a65c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a660:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a668:	4922      	ldr	r1, [pc, #136]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a66a:	4313      	orrs	r3, r2
 800a66c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a674:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a678:	d101      	bne.n	800a67e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800a67a:	2301      	movs	r3, #1
 800a67c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f003 0308 	and.w	r3, r3, #8
 800a686:	2b00      	cmp	r3, #0
 800a688:	d001      	beq.n	800a68e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800a68a:	2301      	movs	r3, #1
 800a68c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a696:	2b00      	cmp	r3, #0
 800a698:	d00a      	beq.n	800a6b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a69a:	4b16      	ldr	r3, [pc, #88]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a69c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6a0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a6a8:	4912      	ldr	r1, [pc, #72]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d00b      	beq.n	800a6d4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a6bc:	4b0d      	ldr	r3, [pc, #52]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a6be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6c2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a6cc:	4909      	ldr	r1, [pc, #36]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a6d4:	69fb      	ldr	r3, [r7, #28]
 800a6d6:	2b01      	cmp	r3, #1
 800a6d8:	d006      	beq.n	800a6e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	f000 80d9 	beq.w	800a89a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a6e8:	4b02      	ldr	r3, [pc, #8]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	4a01      	ldr	r2, [pc, #4]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a6ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a6f2:	e001      	b.n	800a6f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800a6f4:	40023800 	.word	0x40023800
 800a6f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a6fa:	f7fc f911 	bl	8006920 <HAL_GetTick>
 800a6fe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a700:	e008      	b.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a702:	f7fc f90d 	bl	8006920 <HAL_GetTick>
 800a706:	4602      	mov	r2, r0
 800a708:	697b      	ldr	r3, [r7, #20]
 800a70a:	1ad3      	subs	r3, r2, r3
 800a70c:	2b64      	cmp	r3, #100	; 0x64
 800a70e:	d901      	bls.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a710:	2303      	movs	r3, #3
 800a712:	e194      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a714:	4b6c      	ldr	r3, [pc, #432]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d1f0      	bne.n	800a702 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f003 0301 	and.w	r3, r3, #1
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d021      	beq.n	800a770 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a730:	2b00      	cmp	r3, #0
 800a732:	d11d      	bne.n	800a770 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a734:	4b64      	ldr	r3, [pc, #400]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a736:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a73a:	0c1b      	lsrs	r3, r3, #16
 800a73c:	f003 0303 	and.w	r3, r3, #3
 800a740:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a742:	4b61      	ldr	r3, [pc, #388]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a744:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a748:	0e1b      	lsrs	r3, r3, #24
 800a74a:	f003 030f 	and.w	r3, r3, #15
 800a74e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	685b      	ldr	r3, [r3, #4]
 800a754:	019a      	lsls	r2, r3, #6
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	041b      	lsls	r3, r3, #16
 800a75a:	431a      	orrs	r2, r3
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	061b      	lsls	r3, r3, #24
 800a760:	431a      	orrs	r2, r3
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	689b      	ldr	r3, [r3, #8]
 800a766:	071b      	lsls	r3, r3, #28
 800a768:	4957      	ldr	r1, [pc, #348]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a76a:	4313      	orrs	r3, r2
 800a76c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d004      	beq.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a780:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a784:	d00a      	beq.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d02e      	beq.n	800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a796:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a79a:	d129      	bne.n	800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a79c:	4b4a      	ldr	r3, [pc, #296]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a79e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a7a2:	0c1b      	lsrs	r3, r3, #16
 800a7a4:	f003 0303 	and.w	r3, r3, #3
 800a7a8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a7aa:	4b47      	ldr	r3, [pc, #284]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a7ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a7b0:	0f1b      	lsrs	r3, r3, #28
 800a7b2:	f003 0307 	and.w	r3, r3, #7
 800a7b6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	685b      	ldr	r3, [r3, #4]
 800a7bc:	019a      	lsls	r2, r3, #6
 800a7be:	693b      	ldr	r3, [r7, #16]
 800a7c0:	041b      	lsls	r3, r3, #16
 800a7c2:	431a      	orrs	r2, r3
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	68db      	ldr	r3, [r3, #12]
 800a7c8:	061b      	lsls	r3, r3, #24
 800a7ca:	431a      	orrs	r2, r3
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	071b      	lsls	r3, r3, #28
 800a7d0:	493d      	ldr	r1, [pc, #244]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a7d2:	4313      	orrs	r3, r2
 800a7d4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a7d8:	4b3b      	ldr	r3, [pc, #236]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a7da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a7de:	f023 021f 	bic.w	r2, r3, #31
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7e6:	3b01      	subs	r3, #1
 800a7e8:	4937      	ldr	r1, [pc, #220]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d01d      	beq.n	800a838 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a7fc:	4b32      	ldr	r3, [pc, #200]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a7fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a802:	0e1b      	lsrs	r3, r3, #24
 800a804:	f003 030f 	and.w	r3, r3, #15
 800a808:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a80a:	4b2f      	ldr	r3, [pc, #188]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a80c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a810:	0f1b      	lsrs	r3, r3, #28
 800a812:	f003 0307 	and.w	r3, r3, #7
 800a816:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	685b      	ldr	r3, [r3, #4]
 800a81c:	019a      	lsls	r2, r3, #6
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	691b      	ldr	r3, [r3, #16]
 800a822:	041b      	lsls	r3, r3, #16
 800a824:	431a      	orrs	r2, r3
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	061b      	lsls	r3, r3, #24
 800a82a:	431a      	orrs	r2, r3
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	071b      	lsls	r3, r3, #28
 800a830:	4925      	ldr	r1, [pc, #148]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a832:	4313      	orrs	r3, r2
 800a834:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a840:	2b00      	cmp	r3, #0
 800a842:	d011      	beq.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	685b      	ldr	r3, [r3, #4]
 800a848:	019a      	lsls	r2, r3, #6
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	691b      	ldr	r3, [r3, #16]
 800a84e:	041b      	lsls	r3, r3, #16
 800a850:	431a      	orrs	r2, r3
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	68db      	ldr	r3, [r3, #12]
 800a856:	061b      	lsls	r3, r3, #24
 800a858:	431a      	orrs	r2, r3
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	689b      	ldr	r3, [r3, #8]
 800a85e:	071b      	lsls	r3, r3, #28
 800a860:	4919      	ldr	r1, [pc, #100]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a862:	4313      	orrs	r3, r2
 800a864:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a868:	4b17      	ldr	r3, [pc, #92]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	4a16      	ldr	r2, [pc, #88]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a86e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a872:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a874:	f7fc f854 	bl	8006920 <HAL_GetTick>
 800a878:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a87a:	e008      	b.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a87c:	f7fc f850 	bl	8006920 <HAL_GetTick>
 800a880:	4602      	mov	r2, r0
 800a882:	697b      	ldr	r3, [r7, #20]
 800a884:	1ad3      	subs	r3, r2, r3
 800a886:	2b64      	cmp	r3, #100	; 0x64
 800a888:	d901      	bls.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a88a:	2303      	movs	r3, #3
 800a88c:	e0d7      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a88e:	4b0e      	ldr	r3, [pc, #56]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a896:	2b00      	cmp	r3, #0
 800a898:	d0f0      	beq.n	800a87c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	f040 80cd 	bne.w	800aa3c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a8a2:	4b09      	ldr	r3, [pc, #36]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	4a08      	ldr	r2, [pc, #32]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a8a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a8ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a8ae:	f7fc f837 	bl	8006920 <HAL_GetTick>
 800a8b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a8b4:	e00a      	b.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a8b6:	f7fc f833 	bl	8006920 <HAL_GetTick>
 800a8ba:	4602      	mov	r2, r0
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	1ad3      	subs	r3, r2, r3
 800a8c0:	2b64      	cmp	r3, #100	; 0x64
 800a8c2:	d903      	bls.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a8c4:	2303      	movs	r3, #3
 800a8c6:	e0ba      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800a8c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a8cc:	4b5e      	ldr	r3, [pc, #376]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a8d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a8d8:	d0ed      	beq.n	800a8b6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d003      	beq.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0x682>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d009      	beq.n	800a902 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d02e      	beq.n	800a958 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d12a      	bne.n	800a958 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a902:	4b51      	ldr	r3, [pc, #324]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a908:	0c1b      	lsrs	r3, r3, #16
 800a90a:	f003 0303 	and.w	r3, r3, #3
 800a90e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a910:	4b4d      	ldr	r3, [pc, #308]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a912:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a916:	0f1b      	lsrs	r3, r3, #28
 800a918:	f003 0307 	and.w	r3, r3, #7
 800a91c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	695b      	ldr	r3, [r3, #20]
 800a922:	019a      	lsls	r2, r3, #6
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	041b      	lsls	r3, r3, #16
 800a928:	431a      	orrs	r2, r3
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	699b      	ldr	r3, [r3, #24]
 800a92e:	061b      	lsls	r3, r3, #24
 800a930:	431a      	orrs	r2, r3
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	071b      	lsls	r3, r3, #28
 800a936:	4944      	ldr	r1, [pc, #272]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a938:	4313      	orrs	r3, r2
 800a93a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a93e:	4b42      	ldr	r3, [pc, #264]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a940:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a944:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a94c:	3b01      	subs	r3, #1
 800a94e:	021b      	lsls	r3, r3, #8
 800a950:	493d      	ldr	r1, [pc, #244]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a952:	4313      	orrs	r3, r2
 800a954:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a960:	2b00      	cmp	r3, #0
 800a962:	d022      	beq.n	800a9aa <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a968:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a96c:	d11d      	bne.n	800a9aa <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a96e:	4b36      	ldr	r3, [pc, #216]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a970:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a974:	0e1b      	lsrs	r3, r3, #24
 800a976:	f003 030f 	and.w	r3, r3, #15
 800a97a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a97c:	4b32      	ldr	r3, [pc, #200]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a97e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a982:	0f1b      	lsrs	r3, r3, #28
 800a984:	f003 0307 	and.w	r3, r3, #7
 800a988:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	695b      	ldr	r3, [r3, #20]
 800a98e:	019a      	lsls	r2, r3, #6
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	6a1b      	ldr	r3, [r3, #32]
 800a994:	041b      	lsls	r3, r3, #16
 800a996:	431a      	orrs	r2, r3
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	061b      	lsls	r3, r3, #24
 800a99c:	431a      	orrs	r2, r3
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	071b      	lsls	r3, r3, #28
 800a9a2:	4929      	ldr	r1, [pc, #164]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a9a4:	4313      	orrs	r3, r2
 800a9a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	f003 0308 	and.w	r3, r3, #8
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d028      	beq.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a9b6:	4b24      	ldr	r3, [pc, #144]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a9b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9bc:	0e1b      	lsrs	r3, r3, #24
 800a9be:	f003 030f 	and.w	r3, r3, #15
 800a9c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a9c4:	4b20      	ldr	r3, [pc, #128]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a9c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9ca:	0c1b      	lsrs	r3, r3, #16
 800a9cc:	f003 0303 	and.w	r3, r3, #3
 800a9d0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	695b      	ldr	r3, [r3, #20]
 800a9d6:	019a      	lsls	r2, r3, #6
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	041b      	lsls	r3, r3, #16
 800a9dc:	431a      	orrs	r2, r3
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	061b      	lsls	r3, r3, #24
 800a9e2:	431a      	orrs	r2, r3
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	69db      	ldr	r3, [r3, #28]
 800a9e8:	071b      	lsls	r3, r3, #28
 800a9ea:	4917      	ldr	r1, [pc, #92]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a9f2:	4b15      	ldr	r3, [pc, #84]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a9f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a9f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa00:	4911      	ldr	r1, [pc, #68]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800aa02:	4313      	orrs	r3, r2
 800aa04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800aa08:	4b0f      	ldr	r3, [pc, #60]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	4a0e      	ldr	r2, [pc, #56]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800aa0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aa14:	f7fb ff84 	bl	8006920 <HAL_GetTick>
 800aa18:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800aa1a:	e008      	b.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800aa1c:	f7fb ff80 	bl	8006920 <HAL_GetTick>
 800aa20:	4602      	mov	r2, r0
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	1ad3      	subs	r3, r2, r3
 800aa26:	2b64      	cmp	r3, #100	; 0x64
 800aa28:	d901      	bls.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800aa2a:	2303      	movs	r3, #3
 800aa2c:	e007      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800aa2e:	4b06      	ldr	r3, [pc, #24]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aa36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa3a:	d1ef      	bne.n	800aa1c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800aa3c:	2300      	movs	r3, #0
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3720      	adds	r7, #32
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	40023800 	.word	0x40023800

0800aa4c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b084      	sub	sp, #16
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800aa54:	2301      	movs	r3, #1
 800aa56:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d101      	bne.n	800aa62 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800aa5e:	2301      	movs	r3, #1
 800aa60:	e071      	b.n	800ab46 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	7f5b      	ldrb	r3, [r3, #29]
 800aa66:	b2db      	uxtb	r3, r3
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d105      	bne.n	800aa78 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f7f8 fea6 	bl	80037c4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2202      	movs	r2, #2
 800aa7c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	68db      	ldr	r3, [r3, #12]
 800aa84:	f003 0310 	and.w	r3, r3, #16
 800aa88:	2b10      	cmp	r3, #16
 800aa8a:	d053      	beq.n	800ab34 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	22ca      	movs	r2, #202	; 0xca
 800aa92:	625a      	str	r2, [r3, #36]	; 0x24
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	2253      	movs	r2, #83	; 0x53
 800aa9a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f000 fa4d 	bl	800af3c <RTC_EnterInitMode>
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800aaa6:	7bfb      	ldrb	r3, [r7, #15]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d12a      	bne.n	800ab02 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	6899      	ldr	r1, [r3, #8]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681a      	ldr	r2, [r3, #0]
 800aab6:	4b26      	ldr	r3, [pc, #152]	; (800ab50 <HAL_RTC_Init+0x104>)
 800aab8:	400b      	ands	r3, r1
 800aaba:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	6899      	ldr	r1, [r3, #8]
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	685a      	ldr	r2, [r3, #4]
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	691b      	ldr	r3, [r3, #16]
 800aaca:	431a      	orrs	r2, r3
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	695b      	ldr	r3, [r3, #20]
 800aad0:	431a      	orrs	r2, r3
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	430a      	orrs	r2, r1
 800aad8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	687a      	ldr	r2, [r7, #4]
 800aae0:	68d2      	ldr	r2, [r2, #12]
 800aae2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	6919      	ldr	r1, [r3, #16]
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	041a      	lsls	r2, r3, #16
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	430a      	orrs	r2, r1
 800aaf6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f000 fa56 	bl	800afaa <RTC_ExitInitMode>
 800aafe:	4603      	mov	r3, r0
 800ab00:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800ab02:	7bfb      	ldrb	r3, [r7, #15]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d110      	bne.n	800ab2a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f022 0208 	bic.w	r2, r2, #8
 800ab16:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	699a      	ldr	r2, [r3, #24]
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	430a      	orrs	r2, r1
 800ab28:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	22ff      	movs	r2, #255	; 0xff
 800ab30:	625a      	str	r2, [r3, #36]	; 0x24
 800ab32:	e001      	b.n	800ab38 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800ab34:	2300      	movs	r3, #0
 800ab36:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800ab38:	7bfb      	ldrb	r3, [r7, #15]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d102      	bne.n	800ab44 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2201      	movs	r2, #1
 800ab42:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800ab44:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab46:	4618      	mov	r0, r3
 800ab48:	3710      	adds	r7, #16
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}
 800ab4e:	bf00      	nop
 800ab50:	ff8fffbf 	.word	0xff8fffbf

0800ab54 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800ab54:	b590      	push	{r4, r7, lr}
 800ab56:	b087      	sub	sp, #28
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	60f8      	str	r0, [r7, #12]
 800ab5c:	60b9      	str	r1, [r7, #8]
 800ab5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800ab60:	2300      	movs	r3, #0
 800ab62:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	7f1b      	ldrb	r3, [r3, #28]
 800ab68:	2b01      	cmp	r3, #1
 800ab6a:	d101      	bne.n	800ab70 <HAL_RTC_SetTime+0x1c>
 800ab6c:	2302      	movs	r3, #2
 800ab6e:	e085      	b.n	800ac7c <HAL_RTC_SetTime+0x128>
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	2201      	movs	r2, #1
 800ab74:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	2202      	movs	r2, #2
 800ab7a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d126      	bne.n	800abd0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	689b      	ldr	r3, [r3, #8]
 800ab88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d102      	bne.n	800ab96 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	2200      	movs	r2, #0
 800ab94:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	781b      	ldrb	r3, [r3, #0]
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f000 fa2a 	bl	800aff4 <RTC_ByteToBcd2>
 800aba0:	4603      	mov	r3, r0
 800aba2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	785b      	ldrb	r3, [r3, #1]
 800aba8:	4618      	mov	r0, r3
 800abaa:	f000 fa23 	bl	800aff4 <RTC_ByteToBcd2>
 800abae:	4603      	mov	r3, r0
 800abb0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800abb2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	789b      	ldrb	r3, [r3, #2]
 800abb8:	4618      	mov	r0, r3
 800abba:	f000 fa1b 	bl	800aff4 <RTC_ByteToBcd2>
 800abbe:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800abc0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	78db      	ldrb	r3, [r3, #3]
 800abc8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800abca:	4313      	orrs	r3, r2
 800abcc:	617b      	str	r3, [r7, #20]
 800abce:	e018      	b.n	800ac02 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	689b      	ldr	r3, [r3, #8]
 800abd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d102      	bne.n	800abe4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	2200      	movs	r2, #0
 800abe2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	781b      	ldrb	r3, [r3, #0]
 800abe8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	785b      	ldrb	r3, [r3, #1]
 800abee:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800abf0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800abf2:	68ba      	ldr	r2, [r7, #8]
 800abf4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800abf6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	78db      	ldrb	r3, [r3, #3]
 800abfc:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800abfe:	4313      	orrs	r3, r2
 800ac00:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	22ca      	movs	r2, #202	; 0xca
 800ac08:	625a      	str	r2, [r3, #36]	; 0x24
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	2253      	movs	r2, #83	; 0x53
 800ac10:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800ac12:	68f8      	ldr	r0, [r7, #12]
 800ac14:	f000 f992 	bl	800af3c <RTC_EnterInitMode>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800ac1c:	7cfb      	ldrb	r3, [r7, #19]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d11e      	bne.n	800ac60 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	681a      	ldr	r2, [r3, #0]
 800ac26:	6979      	ldr	r1, [r7, #20]
 800ac28:	4b16      	ldr	r3, [pc, #88]	; (800ac84 <HAL_RTC_SetTime+0x130>)
 800ac2a:	400b      	ands	r3, r1
 800ac2c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	689a      	ldr	r2, [r3, #8]
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ac3c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	6899      	ldr	r1, [r3, #8]
 800ac44:	68bb      	ldr	r3, [r7, #8]
 800ac46:	68da      	ldr	r2, [r3, #12]
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	691b      	ldr	r3, [r3, #16]
 800ac4c:	431a      	orrs	r2, r3
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	430a      	orrs	r2, r1
 800ac54:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800ac56:	68f8      	ldr	r0, [r7, #12]
 800ac58:	f000 f9a7 	bl	800afaa <RTC_ExitInitMode>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800ac60:	7cfb      	ldrb	r3, [r7, #19]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d102      	bne.n	800ac6c <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	2201      	movs	r2, #1
 800ac6a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	22ff      	movs	r2, #255	; 0xff
 800ac72:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	2200      	movs	r2, #0
 800ac78:	771a      	strb	r2, [r3, #28]

  return status;
 800ac7a:	7cfb      	ldrb	r3, [r7, #19]
}
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	371c      	adds	r7, #28
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd90      	pop	{r4, r7, pc}
 800ac84:	007f7f7f 	.word	0x007f7f7f

0800ac88 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b086      	sub	sp, #24
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	60f8      	str	r0, [r7, #12]
 800ac90:	60b9      	str	r1, [r7, #8]
 800ac92:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800ac94:	2300      	movs	r3, #0
 800ac96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	691b      	ldr	r3, [r3, #16]
 800aca8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	681a      	ldr	r2, [r3, #0]
 800acb6:	4b22      	ldr	r3, [pc, #136]	; (800ad40 <HAL_RTC_GetTime+0xb8>)
 800acb8:	4013      	ands	r3, r2
 800acba:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	0c1b      	lsrs	r3, r3, #16
 800acc0:	b2db      	uxtb	r3, r3
 800acc2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800acc6:	b2da      	uxtb	r2, r3
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	0a1b      	lsrs	r3, r3, #8
 800acd0:	b2db      	uxtb	r3, r3
 800acd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acd6:	b2da      	uxtb	r2, r3
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800acdc:	697b      	ldr	r3, [r7, #20]
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ace4:	b2da      	uxtb	r2, r3
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	0d9b      	lsrs	r3, r3, #22
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	f003 0301 	and.w	r3, r3, #1
 800acf4:	b2da      	uxtb	r2, r3
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d11a      	bne.n	800ad36 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	4618      	mov	r0, r3
 800ad06:	f000 f993 	bl	800b030 <RTC_Bcd2ToByte>
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	461a      	mov	r2, r3
 800ad0e:	68bb      	ldr	r3, [r7, #8]
 800ad10:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	785b      	ldrb	r3, [r3, #1]
 800ad16:	4618      	mov	r0, r3
 800ad18:	f000 f98a 	bl	800b030 <RTC_Bcd2ToByte>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	461a      	mov	r2, r3
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	789b      	ldrb	r3, [r3, #2]
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f000 f981 	bl	800b030 <RTC_Bcd2ToByte>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	461a      	mov	r2, r3
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800ad36:	2300      	movs	r3, #0
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3718      	adds	r7, #24
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}
 800ad40:	007f7f7f 	.word	0x007f7f7f

0800ad44 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ad44:	b590      	push	{r4, r7, lr}
 800ad46:	b087      	sub	sp, #28
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	60f8      	str	r0, [r7, #12]
 800ad4c:	60b9      	str	r1, [r7, #8]
 800ad4e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800ad50:	2300      	movs	r3, #0
 800ad52:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	7f1b      	ldrb	r3, [r3, #28]
 800ad58:	2b01      	cmp	r3, #1
 800ad5a:	d101      	bne.n	800ad60 <HAL_RTC_SetDate+0x1c>
 800ad5c:	2302      	movs	r3, #2
 800ad5e:	e06f      	b.n	800ae40 <HAL_RTC_SetDate+0xfc>
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	2201      	movs	r2, #1
 800ad64:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	2202      	movs	r2, #2
 800ad6a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d10e      	bne.n	800ad90 <HAL_RTC_SetDate+0x4c>
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	785b      	ldrb	r3, [r3, #1]
 800ad76:	f003 0310 	and.w	r3, r3, #16
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d008      	beq.n	800ad90 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	785b      	ldrb	r3, [r3, #1]
 800ad82:	f023 0310 	bic.w	r3, r3, #16
 800ad86:	b2db      	uxtb	r3, r3
 800ad88:	330a      	adds	r3, #10
 800ad8a:	b2da      	uxtb	r2, r3
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d11c      	bne.n	800add0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	78db      	ldrb	r3, [r3, #3]
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f000 f92a 	bl	800aff4 <RTC_ByteToBcd2>
 800ada0:	4603      	mov	r3, r0
 800ada2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	785b      	ldrb	r3, [r3, #1]
 800ada8:	4618      	mov	r0, r3
 800adaa:	f000 f923 	bl	800aff4 <RTC_ByteToBcd2>
 800adae:	4603      	mov	r3, r0
 800adb0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800adb2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	789b      	ldrb	r3, [r3, #2]
 800adb8:	4618      	mov	r0, r3
 800adba:	f000 f91b 	bl	800aff4 <RTC_ByteToBcd2>
 800adbe:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800adc0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800adca:	4313      	orrs	r3, r2
 800adcc:	617b      	str	r3, [r7, #20]
 800adce:	e00e      	b.n	800adee <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	78db      	ldrb	r3, [r3, #3]
 800add4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	785b      	ldrb	r3, [r3, #1]
 800adda:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800addc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800adde:	68ba      	ldr	r2, [r7, #8]
 800ade0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800ade2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	781b      	ldrb	r3, [r3, #0]
 800ade8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800adea:	4313      	orrs	r3, r2
 800adec:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	22ca      	movs	r2, #202	; 0xca
 800adf4:	625a      	str	r2, [r3, #36]	; 0x24
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	2253      	movs	r2, #83	; 0x53
 800adfc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800adfe:	68f8      	ldr	r0, [r7, #12]
 800ae00:	f000 f89c 	bl	800af3c <RTC_EnterInitMode>
 800ae04:	4603      	mov	r3, r0
 800ae06:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800ae08:	7cfb      	ldrb	r3, [r7, #19]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d10a      	bne.n	800ae24 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	681a      	ldr	r2, [r3, #0]
 800ae12:	6979      	ldr	r1, [r7, #20]
 800ae14:	4b0c      	ldr	r3, [pc, #48]	; (800ae48 <HAL_RTC_SetDate+0x104>)
 800ae16:	400b      	ands	r3, r1
 800ae18:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800ae1a:	68f8      	ldr	r0, [r7, #12]
 800ae1c:	f000 f8c5 	bl	800afaa <RTC_ExitInitMode>
 800ae20:	4603      	mov	r3, r0
 800ae22:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800ae24:	7cfb      	ldrb	r3, [r7, #19]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d102      	bne.n	800ae30 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2201      	movs	r2, #1
 800ae2e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	22ff      	movs	r2, #255	; 0xff
 800ae36:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	771a      	strb	r2, [r3, #28]

  return status;
 800ae3e:	7cfb      	ldrb	r3, [r7, #19]
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	371c      	adds	r7, #28
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd90      	pop	{r4, r7, pc}
 800ae48:	00ffff3f 	.word	0x00ffff3f

0800ae4c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b086      	sub	sp, #24
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	60f8      	str	r0, [r7, #12]
 800ae54:	60b9      	str	r1, [r7, #8]
 800ae56:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800ae58:	2300      	movs	r3, #0
 800ae5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	685a      	ldr	r2, [r3, #4]
 800ae62:	4b21      	ldr	r3, [pc, #132]	; (800aee8 <HAL_RTC_GetDate+0x9c>)
 800ae64:	4013      	ands	r3, r2
 800ae66:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	0c1b      	lsrs	r3, r3, #16
 800ae6c:	b2da      	uxtb	r2, r3
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	0a1b      	lsrs	r3, r3, #8
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	f003 031f 	and.w	r3, r3, #31
 800ae7c:	b2da      	uxtb	r2, r3
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ae8a:	b2da      	uxtb	r2, r3
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	0b5b      	lsrs	r3, r3, #13
 800ae94:	b2db      	uxtb	r3, r3
 800ae96:	f003 0307 	and.w	r3, r3, #7
 800ae9a:	b2da      	uxtb	r2, r3
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d11a      	bne.n	800aedc <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	78db      	ldrb	r3, [r3, #3]
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f000 f8c0 	bl	800b030 <RTC_Bcd2ToByte>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	461a      	mov	r2, r3
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	785b      	ldrb	r3, [r3, #1]
 800aebc:	4618      	mov	r0, r3
 800aebe:	f000 f8b7 	bl	800b030 <RTC_Bcd2ToByte>
 800aec2:	4603      	mov	r3, r0
 800aec4:	461a      	mov	r2, r3
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	789b      	ldrb	r3, [r3, #2]
 800aece:	4618      	mov	r0, r3
 800aed0:	f000 f8ae 	bl	800b030 <RTC_Bcd2ToByte>
 800aed4:	4603      	mov	r3, r0
 800aed6:	461a      	mov	r2, r3
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800aedc:	2300      	movs	r3, #0
}
 800aede:	4618      	mov	r0, r3
 800aee0:	3718      	adds	r7, #24
 800aee2:	46bd      	mov	sp, r7
 800aee4:	bd80      	pop	{r7, pc}
 800aee6:	bf00      	nop
 800aee8:	00ffff3f 	.word	0x00ffff3f

0800aeec <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800aeec:	b580      	push	{r7, lr}
 800aeee:	b084      	sub	sp, #16
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800aef4:	2300      	movs	r3, #0
 800aef6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	68da      	ldr	r2, [r3, #12]
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800af06:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800af08:	f7fb fd0a 	bl	8006920 <HAL_GetTick>
 800af0c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800af0e:	e009      	b.n	800af24 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800af10:	f7fb fd06 	bl	8006920 <HAL_GetTick>
 800af14:	4602      	mov	r2, r0
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	1ad3      	subs	r3, r2, r3
 800af1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800af1e:	d901      	bls.n	800af24 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800af20:	2303      	movs	r3, #3
 800af22:	e007      	b.n	800af34 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	68db      	ldr	r3, [r3, #12]
 800af2a:	f003 0320 	and.w	r3, r3, #32
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d0ee      	beq.n	800af10 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800af32:	2300      	movs	r3, #0
}
 800af34:	4618      	mov	r0, r3
 800af36:	3710      	adds	r7, #16
 800af38:	46bd      	mov	sp, r7
 800af3a:	bd80      	pop	{r7, pc}

0800af3c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b084      	sub	sp, #16
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800af44:	2300      	movs	r3, #0
 800af46:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800af48:	2300      	movs	r3, #0
 800af4a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	68db      	ldr	r3, [r3, #12]
 800af52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af56:	2b00      	cmp	r3, #0
 800af58:	d122      	bne.n	800afa0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	68da      	ldr	r2, [r3, #12]
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800af68:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800af6a:	f7fb fcd9 	bl	8006920 <HAL_GetTick>
 800af6e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800af70:	e00c      	b.n	800af8c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800af72:	f7fb fcd5 	bl	8006920 <HAL_GetTick>
 800af76:	4602      	mov	r2, r0
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	1ad3      	subs	r3, r2, r3
 800af7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800af80:	d904      	bls.n	800af8c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2204      	movs	r2, #4
 800af86:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800af88:	2301      	movs	r3, #1
 800af8a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	68db      	ldr	r3, [r3, #12]
 800af92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af96:	2b00      	cmp	r3, #0
 800af98:	d102      	bne.n	800afa0 <RTC_EnterInitMode+0x64>
 800af9a:	7bfb      	ldrb	r3, [r7, #15]
 800af9c:	2b01      	cmp	r3, #1
 800af9e:	d1e8      	bne.n	800af72 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800afa0:	7bfb      	ldrb	r3, [r7, #15]
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3710      	adds	r7, #16
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}

0800afaa <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800afaa:	b580      	push	{r7, lr}
 800afac:	b084      	sub	sp, #16
 800afae:	af00      	add	r7, sp, #0
 800afb0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800afb2:	2300      	movs	r3, #0
 800afb4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	68da      	ldr	r2, [r3, #12]
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800afc4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	689b      	ldr	r3, [r3, #8]
 800afcc:	f003 0320 	and.w	r3, r3, #32
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d10a      	bne.n	800afea <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f7ff ff89 	bl	800aeec <HAL_RTC_WaitForSynchro>
 800afda:	4603      	mov	r3, r0
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d004      	beq.n	800afea <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2204      	movs	r2, #4
 800afe4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800afe6:	2301      	movs	r3, #1
 800afe8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800afea:	7bfb      	ldrb	r3, [r7, #15]
}
 800afec:	4618      	mov	r0, r3
 800afee:	3710      	adds	r7, #16
 800aff0:	46bd      	mov	sp, r7
 800aff2:	bd80      	pop	{r7, pc}

0800aff4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800aff4:	b480      	push	{r7}
 800aff6:	b085      	sub	sp, #20
 800aff8:	af00      	add	r7, sp, #0
 800affa:	4603      	mov	r3, r0
 800affc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800affe:	2300      	movs	r3, #0
 800b000:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800b002:	e005      	b.n	800b010 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	3301      	adds	r3, #1
 800b008:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800b00a:	79fb      	ldrb	r3, [r7, #7]
 800b00c:	3b0a      	subs	r3, #10
 800b00e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800b010:	79fb      	ldrb	r3, [r7, #7]
 800b012:	2b09      	cmp	r3, #9
 800b014:	d8f6      	bhi.n	800b004 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	b2db      	uxtb	r3, r3
 800b01a:	011b      	lsls	r3, r3, #4
 800b01c:	b2da      	uxtb	r2, r3
 800b01e:	79fb      	ldrb	r3, [r7, #7]
 800b020:	4313      	orrs	r3, r2
 800b022:	b2db      	uxtb	r3, r3
}
 800b024:	4618      	mov	r0, r3
 800b026:	3714      	adds	r7, #20
 800b028:	46bd      	mov	sp, r7
 800b02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02e:	4770      	bx	lr

0800b030 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800b030:	b480      	push	{r7}
 800b032:	b085      	sub	sp, #20
 800b034:	af00      	add	r7, sp, #0
 800b036:	4603      	mov	r3, r0
 800b038:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800b03a:	2300      	movs	r3, #0
 800b03c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800b03e:	79fb      	ldrb	r3, [r7, #7]
 800b040:	091b      	lsrs	r3, r3, #4
 800b042:	b2db      	uxtb	r3, r3
 800b044:	461a      	mov	r2, r3
 800b046:	4613      	mov	r3, r2
 800b048:	009b      	lsls	r3, r3, #2
 800b04a:	4413      	add	r3, r2
 800b04c:	005b      	lsls	r3, r3, #1
 800b04e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	b2da      	uxtb	r2, r3
 800b054:	79fb      	ldrb	r3, [r7, #7]
 800b056:	f003 030f 	and.w	r3, r3, #15
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	4413      	add	r3, r2
 800b05e:	b2db      	uxtb	r3, r3
}
 800b060:	4618      	mov	r0, r3
 800b062:	3714      	adds	r7, #20
 800b064:	46bd      	mov	sp, r7
 800b066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06a:	4770      	bx	lr

0800b06c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b082      	sub	sp, #8
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d101      	bne.n	800b07e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800b07a:	2301      	movs	r3, #1
 800b07c:	e022      	b.n	800b0c4 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b084:	b2db      	uxtb	r3, r3
 800b086:	2b00      	cmp	r3, #0
 800b088:	d105      	bne.n	800b096 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	2200      	movs	r2, #0
 800b08e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	f7f8 fbe5 	bl	8003860 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2203      	movs	r2, #3
 800b09a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f000 f814 	bl	800b0cc <HAL_SD_InitCard>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d001      	beq.n	800b0ae <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	e00a      	b.n	800b0c4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2201      	movs	r2, #1
 800b0be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b0c2:	2300      	movs	r3, #0
}
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	3708      	adds	r7, #8
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}

0800b0cc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800b0cc:	b5b0      	push	{r4, r5, r7, lr}
 800b0ce:	b08e      	sub	sp, #56	; 0x38
 800b0d0:	af04      	add	r7, sp, #16
 800b0d2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800b0e8:	2376      	movs	r3, #118	; 0x76
 800b0ea:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681d      	ldr	r5, [r3, #0]
 800b0f0:	466c      	mov	r4, sp
 800b0f2:	f107 0314 	add.w	r3, r7, #20
 800b0f6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b0fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b0fe:	f107 0308 	add.w	r3, r7, #8
 800b102:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b104:	4628      	mov	r0, r5
 800b106:	f002 ff0f 	bl	800df28 <SDMMC_Init>
 800b10a:	4603      	mov	r3, r0
 800b10c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800b110:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b114:	2b00      	cmp	r3, #0
 800b116:	d001      	beq.n	800b11c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800b118:	2301      	movs	r3, #1
 800b11a:	e059      	b.n	800b1d0 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	685a      	ldr	r2, [r3, #4]
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b12a:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	4618      	mov	r0, r3
 800b132:	f002 ff43 	bl	800dfbc <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	685a      	ldr	r2, [r3, #4]
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b144:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800b146:	2002      	movs	r0, #2
 800b148:	f7fb fbf6 	bl	8006938 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f000 ff59 	bl	800c004 <SD_PowerON>
 800b152:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b154:	6a3b      	ldr	r3, [r7, #32]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d00b      	beq.n	800b172 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2201      	movs	r2, #1
 800b15e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b166:	6a3b      	ldr	r3, [r7, #32]
 800b168:	431a      	orrs	r2, r3
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b16e:	2301      	movs	r3, #1
 800b170:	e02e      	b.n	800b1d0 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800b172:	6878      	ldr	r0, [r7, #4]
 800b174:	f000 fe78 	bl	800be68 <SD_InitCard>
 800b178:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b17a:	6a3b      	ldr	r3, [r7, #32]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d00b      	beq.n	800b198 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2201      	movs	r2, #1
 800b184:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b18c:	6a3b      	ldr	r3, [r7, #32]
 800b18e:	431a      	orrs	r2, r3
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b194:	2301      	movs	r3, #1
 800b196:	e01b      	b.n	800b1d0 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	f002 ff9d 	bl	800e0e0 <SDMMC_CmdBlockLength>
 800b1a6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b1a8:	6a3b      	ldr	r3, [r7, #32]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d00f      	beq.n	800b1ce <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	4a09      	ldr	r2, [pc, #36]	; (800b1d8 <HAL_SD_InitCard+0x10c>)
 800b1b4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b1ba:	6a3b      	ldr	r3, [r7, #32]
 800b1bc:	431a      	orrs	r2, r3
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2201      	movs	r2, #1
 800b1c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	e000      	b.n	800b1d0 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 800b1ce:	2300      	movs	r3, #0
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3728      	adds	r7, #40	; 0x28
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	bdb0      	pop	{r4, r5, r7, pc}
 800b1d8:	004005ff 	.word	0x004005ff

0800b1dc <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b08c      	sub	sp, #48	; 0x30
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	60b9      	str	r1, [r7, #8]
 800b1e6:	607a      	str	r2, [r7, #4]
 800b1e8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d107      	bne.n	800b204 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1f8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b200:	2301      	movs	r3, #1
 800b202:	e0c3      	b.n	800b38c <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b20a:	b2db      	uxtb	r3, r3
 800b20c:	2b01      	cmp	r3, #1
 800b20e:	f040 80bc 	bne.w	800b38a <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	2200      	movs	r2, #0
 800b216:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b218:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	441a      	add	r2, r3
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b222:	429a      	cmp	r2, r3
 800b224:	d907      	bls.n	800b236 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b22a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800b232:	2301      	movs	r3, #1
 800b234:	e0aa      	b.n	800b38c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	2203      	movs	r2, #3
 800b23a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	2200      	movs	r2, #0
 800b244:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800b254:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b25a:	4a4e      	ldr	r2, [pc, #312]	; (800b394 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800b25c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b262:	4a4d      	ldr	r2, [pc, #308]	; (800b398 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800b264:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b26a:	2200      	movs	r2, #0
 800b26c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b272:	2200      	movs	r2, #0
 800b274:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b286:	689a      	ldr	r2, [r3, #8]
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	430a      	orrs	r2, r1
 800b290:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	3380      	adds	r3, #128	; 0x80
 800b29c:	4619      	mov	r1, r3
 800b29e:	68ba      	ldr	r2, [r7, #8]
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	025b      	lsls	r3, r3, #9
 800b2a4:	089b      	lsrs	r3, r3, #2
 800b2a6:	f7fc f983 	bl	80075b0 <HAL_DMA_Start_IT>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d017      	beq.n	800b2e0 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800b2be:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	4a35      	ldr	r2, [pc, #212]	; (800b39c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800b2c6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2cc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	2201      	movs	r2, #1
 800b2d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	e055      	b.n	800b38c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f042 0208 	orr.w	r2, r2, #8
 800b2ee:	62da      	str	r2, [r3, #44]	; 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2f4:	2b01      	cmp	r3, #1
 800b2f6:	d002      	beq.n	800b2fe <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800b2f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2fa:	025b      	lsls	r3, r3, #9
 800b2fc:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b2fe:	f04f 33ff 	mov.w	r3, #4294967295
 800b302:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	025b      	lsls	r3, r3, #9
 800b308:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800b30a:	2390      	movs	r3, #144	; 0x90
 800b30c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b30e:	2302      	movs	r3, #2
 800b310:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b312:	2300      	movs	r3, #0
 800b314:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800b316:	2301      	movs	r3, #1
 800b318:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	f107 0210 	add.w	r2, r7, #16
 800b322:	4611      	mov	r1, r2
 800b324:	4618      	mov	r0, r3
 800b326:	f002 feaf 	bl	800e088 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	2b01      	cmp	r3, #1
 800b32e:	d90a      	bls.n	800b346 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	2282      	movs	r2, #130	; 0x82
 800b334:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b33c:	4618      	mov	r0, r3
 800b33e:	f002 ff13 	bl	800e168 <SDMMC_CmdReadMultiBlock>
 800b342:	62f8      	str	r0, [r7, #44]	; 0x2c
 800b344:	e009      	b.n	800b35a <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	2281      	movs	r2, #129	; 0x81
 800b34a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b352:	4618      	mov	r0, r3
 800b354:	f002 fee6 	bl	800e124 <SDMMC_CmdReadSingleBlock>
 800b358:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800b35a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d012      	beq.n	800b386 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4a0d      	ldr	r2, [pc, #52]	; (800b39c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800b366:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b36c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b36e:	431a      	orrs	r2, r3
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	2201      	movs	r2, #1
 800b378:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	2200      	movs	r2, #0
 800b380:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800b382:	2301      	movs	r3, #1
 800b384:	e002      	b.n	800b38c <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800b386:	2300      	movs	r3, #0
 800b388:	e000      	b.n	800b38c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800b38a:	2302      	movs	r3, #2
  }
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	3730      	adds	r7, #48	; 0x30
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}
 800b394:	0800bc77 	.word	0x0800bc77
 800b398:	0800bce9 	.word	0x0800bce9
 800b39c:	004005ff 	.word	0x004005ff

0800b3a0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b08c      	sub	sp, #48	; 0x30
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	60b9      	str	r1, [r7, #8]
 800b3aa:	607a      	str	r2, [r7, #4]
 800b3ac:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800b3b2:	68bb      	ldr	r3, [r7, #8]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d107      	bne.n	800b3c8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3bc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	e0c6      	b.n	800b556 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b3ce:	b2db      	uxtb	r3, r3
 800b3d0:	2b01      	cmp	r3, #1
 800b3d2:	f040 80bf 	bne.w	800b554 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	2200      	movs	r2, #0
 800b3da:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b3dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	441a      	add	r2, r3
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b3e6:	429a      	cmp	r2, r3
 800b3e8:	d907      	bls.n	800b3fa <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3ee:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800b3f6:	2301      	movs	r3, #1
 800b3f8:	e0ad      	b.n	800b556 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	2203      	movs	r2, #3
 800b3fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	2200      	movs	r2, #0
 800b408:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f042 021a 	orr.w	r2, r2, #26
 800b418:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b41e:	4a50      	ldr	r2, [pc, #320]	; (800b560 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800b420:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b426:	4a4f      	ldr	r2, [pc, #316]	; (800b564 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800b428:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b42e:	2200      	movs	r2, #0
 800b430:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b436:	2b01      	cmp	r3, #1
 800b438:	d002      	beq.n	800b440 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800b43a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b43c:	025b      	lsls	r3, r3, #9
 800b43e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	2b01      	cmp	r3, #1
 800b444:	d90a      	bls.n	800b45c <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	22a0      	movs	r2, #160	; 0xa0
 800b44a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b452:	4618      	mov	r0, r3
 800b454:	f002 fecc 	bl	800e1f0 <SDMMC_CmdWriteMultiBlock>
 800b458:	62f8      	str	r0, [r7, #44]	; 0x2c
 800b45a:	e009      	b.n	800b470 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2290      	movs	r2, #144	; 0x90
 800b460:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b468:	4618      	mov	r0, r3
 800b46a:	f002 fe9f 	bl	800e1ac <SDMMC_CmdWriteSingleBlock>
 800b46e:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800b470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b472:	2b00      	cmp	r3, #0
 800b474:	d012      	beq.n	800b49c <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	4a3b      	ldr	r2, [pc, #236]	; (800b568 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800b47c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b484:	431a      	orrs	r2, r3
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	2201      	movs	r2, #1
 800b48e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	2200      	movs	r2, #0
 800b496:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b498:	2301      	movs	r3, #1
 800b49a:	e05c      	b.n	800b556 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	f042 0208 	orr.w	r2, r2, #8
 800b4aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4b0:	2240      	movs	r2, #64	; 0x40
 800b4b2:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4c4:	689a      	ldr	r2, [r3, #8]
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	430a      	orrs	r2, r1
 800b4ce:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800b4d4:	68b9      	ldr	r1, [r7, #8]
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	3380      	adds	r3, #128	; 0x80
 800b4dc:	461a      	mov	r2, r3
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	025b      	lsls	r3, r3, #9
 800b4e2:	089b      	lsrs	r3, r3, #2
 800b4e4:	f7fc f864 	bl	80075b0 <HAL_DMA_Start_IT>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d01a      	beq.n	800b524 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f022 021a 	bic.w	r2, r2, #26
 800b4fc:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	4a19      	ldr	r2, [pc, #100]	; (800b568 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800b504:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b50a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	2201      	movs	r2, #1
 800b516:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	2200      	movs	r2, #0
 800b51e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b520:	2301      	movs	r3, #1
 800b522:	e018      	b.n	800b556 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b524:	f04f 33ff 	mov.w	r3, #4294967295
 800b528:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	025b      	lsls	r3, r3, #9
 800b52e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800b530:	2390      	movs	r3, #144	; 0x90
 800b532:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800b534:	2300      	movs	r3, #0
 800b536:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b538:	2300      	movs	r3, #0
 800b53a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800b53c:	2301      	movs	r3, #1
 800b53e:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f107 0210 	add.w	r2, r7, #16
 800b548:	4611      	mov	r1, r2
 800b54a:	4618      	mov	r0, r3
 800b54c:	f002 fd9c 	bl	800e088 <SDMMC_ConfigData>

      return HAL_OK;
 800b550:	2300      	movs	r3, #0
 800b552:	e000      	b.n	800b556 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800b554:	2302      	movs	r3, #2
  }
}
 800b556:	4618      	mov	r0, r3
 800b558:	3730      	adds	r7, #48	; 0x30
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bd80      	pop	{r7, pc}
 800b55e:	bf00      	nop
 800b560:	0800bc4d 	.word	0x0800bc4d
 800b564:	0800bce9 	.word	0x0800bce9
 800b568:	004005ff 	.word	0x004005ff

0800b56c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	b084      	sub	sp, #16
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b578:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b580:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b584:	2b00      	cmp	r3, #0
 800b586:	d008      	beq.n	800b59a <HAL_SD_IRQHandler+0x2e>
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	f003 0308 	and.w	r3, r3, #8
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d003      	beq.n	800b59a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f000 fdec 	bl	800c170 <SD_Read_IT>
 800b598:	e15a      	b.n	800b850 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	f000 808d 	beq.w	800b6c4 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b5b2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681a      	ldr	r2, [r3, #0]
 800b5be:	4b9a      	ldr	r3, [pc, #616]	; (800b828 <HAL_SD_IRQHandler+0x2bc>)
 800b5c0:	400b      	ands	r3, r1
 800b5c2:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	f022 0201 	bic.w	r2, r2, #1
 800b5d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	f003 0308 	and.w	r3, r3, #8
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d039      	beq.n	800b652 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	f003 0302 	and.w	r3, r3, #2
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d104      	bne.n	800b5f2 <HAL_SD_IRQHandler+0x86>
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	f003 0320 	and.w	r3, r3, #32
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d011      	beq.n	800b616 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f002 fe1c 	bl	800e234 <SDMMC_CmdStopTransfer>
 800b5fc:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d008      	beq.n	800b616 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	431a      	orrs	r2, r3
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f000 f921 	bl	800b858 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	f240 523a 	movw	r2, #1338	; 0x53a
 800b61e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2201      	movs	r2, #1
 800b624:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2200      	movs	r2, #0
 800b62c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	f003 0301 	and.w	r3, r3, #1
 800b634:	2b00      	cmp	r3, #0
 800b636:	d104      	bne.n	800b642 <HAL_SD_IRQHandler+0xd6>
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f003 0302 	and.w	r3, r3, #2
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d003      	beq.n	800b64a <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f003 fa3a 	bl	800eabc <HAL_SD_RxCpltCallback>
 800b648:	e102      	b.n	800b850 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f003 fa2c 	bl	800eaa8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b650:	e0fe      	b.n	800b850 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b658:	2b00      	cmp	r3, #0
 800b65a:	f000 80f9 	beq.w	800b850 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	f003 0320 	and.w	r3, r3, #32
 800b664:	2b00      	cmp	r3, #0
 800b666:	d011      	beq.n	800b68c <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	4618      	mov	r0, r3
 800b66e:	f002 fde1 	bl	800e234 <SDMMC_CmdStopTransfer>
 800b672:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b674:	68bb      	ldr	r3, [r7, #8]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d008      	beq.n	800b68c <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	431a      	orrs	r2, r3
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f000 f8e6 	bl	800b858 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	f003 0301 	and.w	r3, r3, #1
 800b692:	2b00      	cmp	r3, #0
 800b694:	f040 80dc 	bne.w	800b850 <HAL_SD_IRQHandler+0x2e4>
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	f003 0302 	and.w	r3, r3, #2
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	f040 80d6 	bne.w	800b850 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f022 0208 	bic.w	r2, r2, #8
 800b6b2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2201      	movs	r2, #1
 800b6b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	f003 f9f3 	bl	800eaa8 <HAL_SD_TxCpltCallback>
}
 800b6c2:	e0c5      	b.n	800b850 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d008      	beq.n	800b6e4 <HAL_SD_IRQHandler+0x178>
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	f003 0308 	and.w	r3, r3, #8
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d003      	beq.n	800b6e4 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	f000 fd98 	bl	800c212 <SD_Write_IT>
 800b6e2:	e0b5      	b.n	800b850 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6ea:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	f000 80ae 	beq.w	800b850 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6fa:	f003 0302 	and.w	r3, r3, #2
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d005      	beq.n	800b70e <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b706:	f043 0202 	orr.w	r2, r3, #2
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b714:	f003 0308 	and.w	r3, r3, #8
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d005      	beq.n	800b728 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b720:	f043 0208 	orr.w	r2, r3, #8
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b72e:	f003 0320 	and.w	r3, r3, #32
 800b732:	2b00      	cmp	r3, #0
 800b734:	d005      	beq.n	800b742 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b73a:	f043 0220 	orr.w	r2, r3, #32
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b748:	f003 0310 	and.w	r3, r3, #16
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d005      	beq.n	800b75c <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b754:	f043 0210 	orr.w	r2, r3, #16
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f240 523a 	movw	r2, #1338	; 0x53a
 800b764:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b774:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	4618      	mov	r0, r3
 800b77c:	f002 fd5a 	bl	800e234 <SDMMC_CmdStopTransfer>
 800b780:	4602      	mov	r2, r0
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b786:	431a      	orrs	r2, r3
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	f003 0308 	and.w	r3, r3, #8
 800b792:	2b00      	cmp	r3, #0
 800b794:	d00a      	beq.n	800b7ac <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2201      	movs	r2, #1
 800b79a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800b7a4:	6878      	ldr	r0, [r7, #4]
 800b7a6:	f000 f857 	bl	800b858 <HAL_SD_ErrorCallback>
}
 800b7aa:	e051      	b.n	800b850 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d04c      	beq.n	800b850 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	f003 0310 	and.w	r3, r3, #16
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d104      	bne.n	800b7ca <HAL_SD_IRQHandler+0x25e>
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f003 0320 	and.w	r3, r3, #32
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d011      	beq.n	800b7ee <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7ce:	4a17      	ldr	r2, [pc, #92]	; (800b82c <HAL_SD_IRQHandler+0x2c0>)
 800b7d0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	f7fb ff4a 	bl	8007670 <HAL_DMA_Abort_IT>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d036      	beq.n	800b850 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	f000 fad0 	bl	800bd8c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b7ec:	e030      	b.n	800b850 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	f003 0301 	and.w	r3, r3, #1
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d104      	bne.n	800b802 <HAL_SD_IRQHandler+0x296>
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	f003 0302 	and.w	r3, r3, #2
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d018      	beq.n	800b834 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b806:	4a0a      	ldr	r2, [pc, #40]	; (800b830 <HAL_SD_IRQHandler+0x2c4>)
 800b808:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b80e:	4618      	mov	r0, r3
 800b810:	f7fb ff2e 	bl	8007670 <HAL_DMA_Abort_IT>
 800b814:	4603      	mov	r3, r0
 800b816:	2b00      	cmp	r3, #0
 800b818:	d01a      	beq.n	800b850 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b81e:	4618      	mov	r0, r3
 800b820:	f000 faeb 	bl	800bdfa <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b824:	e014      	b.n	800b850 <HAL_SD_IRQHandler+0x2e4>
 800b826:	bf00      	nop
 800b828:	ffff3ec5 	.word	0xffff3ec5
 800b82c:	0800bd8d 	.word	0x0800bd8d
 800b830:	0800bdfb 	.word	0x0800bdfb
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2200      	movs	r2, #0
 800b838:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2201      	movs	r2, #1
 800b83e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	2200      	movs	r2, #0
 800b846:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800b848:	6878      	ldr	r0, [r7, #4]
 800b84a:	f003 f923 	bl	800ea94 <HAL_SD_AbortCallback>
}
 800b84e:	e7ff      	b.n	800b850 <HAL_SD_IRQHandler+0x2e4>
 800b850:	bf00      	nop
 800b852:	3710      	adds	r7, #16
 800b854:	46bd      	mov	sp, r7
 800b856:	bd80      	pop	{r7, pc}

0800b858 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800b858:	b480      	push	{r7}
 800b85a:	b083      	sub	sp, #12
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800b860:	bf00      	nop
 800b862:	370c      	adds	r7, #12
 800b864:	46bd      	mov	sp, r7
 800b866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86a:	4770      	bx	lr

0800b86c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b86c:	b480      	push	{r7}
 800b86e:	b083      	sub	sp, #12
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
 800b874:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b87a:	0f9b      	lsrs	r3, r3, #30
 800b87c:	b2da      	uxtb	r2, r3
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b886:	0e9b      	lsrs	r3, r3, #26
 800b888:	b2db      	uxtb	r3, r3
 800b88a:	f003 030f 	and.w	r3, r3, #15
 800b88e:	b2da      	uxtb	r2, r3
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b898:	0e1b      	lsrs	r3, r3, #24
 800b89a:	b2db      	uxtb	r3, r3
 800b89c:	f003 0303 	and.w	r3, r3, #3
 800b8a0:	b2da      	uxtb	r2, r3
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b8aa:	0c1b      	lsrs	r3, r3, #16
 800b8ac:	b2da      	uxtb	r2, r3
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b8b6:	0a1b      	lsrs	r3, r3, #8
 800b8b8:	b2da      	uxtb	r2, r3
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b8c2:	b2da      	uxtb	r2, r3
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b8cc:	0d1b      	lsrs	r3, r3, #20
 800b8ce:	b29a      	uxth	r2, r3
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b8d8:	0c1b      	lsrs	r3, r3, #16
 800b8da:	b2db      	uxtb	r3, r3
 800b8dc:	f003 030f 	and.w	r3, r3, #15
 800b8e0:	b2da      	uxtb	r2, r3
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b8ea:	0bdb      	lsrs	r3, r3, #15
 800b8ec:	b2db      	uxtb	r3, r3
 800b8ee:	f003 0301 	and.w	r3, r3, #1
 800b8f2:	b2da      	uxtb	r2, r3
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b8fc:	0b9b      	lsrs	r3, r3, #14
 800b8fe:	b2db      	uxtb	r3, r3
 800b900:	f003 0301 	and.w	r3, r3, #1
 800b904:	b2da      	uxtb	r2, r3
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b90e:	0b5b      	lsrs	r3, r3, #13
 800b910:	b2db      	uxtb	r3, r3
 800b912:	f003 0301 	and.w	r3, r3, #1
 800b916:	b2da      	uxtb	r2, r3
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b920:	0b1b      	lsrs	r3, r3, #12
 800b922:	b2db      	uxtb	r3, r3
 800b924:	f003 0301 	and.w	r3, r3, #1
 800b928:	b2da      	uxtb	r2, r3
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	2200      	movs	r2, #0
 800b932:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d163      	bne.n	800ba04 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b940:	009a      	lsls	r2, r3, #2
 800b942:	f640 73fc 	movw	r3, #4092	; 0xffc
 800b946:	4013      	ands	r3, r2
 800b948:	687a      	ldr	r2, [r7, #4]
 800b94a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b94c:	0f92      	lsrs	r2, r2, #30
 800b94e:	431a      	orrs	r2, r3
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b958:	0edb      	lsrs	r3, r3, #27
 800b95a:	b2db      	uxtb	r3, r3
 800b95c:	f003 0307 	and.w	r3, r3, #7
 800b960:	b2da      	uxtb	r2, r3
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b96a:	0e1b      	lsrs	r3, r3, #24
 800b96c:	b2db      	uxtb	r3, r3
 800b96e:	f003 0307 	and.w	r3, r3, #7
 800b972:	b2da      	uxtb	r2, r3
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b97c:	0d5b      	lsrs	r3, r3, #21
 800b97e:	b2db      	uxtb	r3, r3
 800b980:	f003 0307 	and.w	r3, r3, #7
 800b984:	b2da      	uxtb	r2, r3
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b98e:	0c9b      	lsrs	r3, r3, #18
 800b990:	b2db      	uxtb	r3, r3
 800b992:	f003 0307 	and.w	r3, r3, #7
 800b996:	b2da      	uxtb	r2, r3
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9a0:	0bdb      	lsrs	r3, r3, #15
 800b9a2:	b2db      	uxtb	r3, r3
 800b9a4:	f003 0307 	and.w	r3, r3, #7
 800b9a8:	b2da      	uxtb	r2, r3
 800b9aa:	683b      	ldr	r3, [r7, #0]
 800b9ac:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	691b      	ldr	r3, [r3, #16]
 800b9b2:	1c5a      	adds	r2, r3, #1
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b9b8:	683b      	ldr	r3, [r7, #0]
 800b9ba:	7e1b      	ldrb	r3, [r3, #24]
 800b9bc:	b2db      	uxtb	r3, r3
 800b9be:	f003 0307 	and.w	r3, r3, #7
 800b9c2:	3302      	adds	r3, #2
 800b9c4:	2201      	movs	r2, #1
 800b9c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b9ca:	687a      	ldr	r2, [r7, #4]
 800b9cc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800b9ce:	fb03 f202 	mul.w	r2, r3, r2
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	7a1b      	ldrb	r3, [r3, #8]
 800b9da:	b2db      	uxtb	r3, r3
 800b9dc:	f003 030f 	and.w	r3, r3, #15
 800b9e0:	2201      	movs	r2, #1
 800b9e2:	409a      	lsls	r2, r3
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9ec:	687a      	ldr	r2, [r7, #4]
 800b9ee:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800b9f0:	0a52      	lsrs	r2, r2, #9
 800b9f2:	fb03 f202 	mul.w	r2, r3, r2
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ba00:	661a      	str	r2, [r3, #96]	; 0x60
 800ba02:	e031      	b.n	800ba68 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba08:	2b01      	cmp	r3, #1
 800ba0a:	d11d      	bne.n	800ba48 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ba10:	041b      	lsls	r3, r3, #16
 800ba12:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba1a:	0c1b      	lsrs	r3, r3, #16
 800ba1c:	431a      	orrs	r2, r3
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800ba22:	683b      	ldr	r3, [r7, #0]
 800ba24:	691b      	ldr	r3, [r3, #16]
 800ba26:	3301      	adds	r3, #1
 800ba28:	029a      	lsls	r2, r3, #10
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ba3c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	661a      	str	r2, [r3, #96]	; 0x60
 800ba46:	e00f      	b.n	800ba68 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	4a58      	ldr	r2, [pc, #352]	; (800bbb0 <HAL_SD_GetCardCSD+0x344>)
 800ba4e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba54:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2201      	movs	r2, #1
 800ba60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800ba64:	2301      	movs	r3, #1
 800ba66:	e09d      	b.n	800bba4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba6c:	0b9b      	lsrs	r3, r3, #14
 800ba6e:	b2db      	uxtb	r3, r3
 800ba70:	f003 0301 	and.w	r3, r3, #1
 800ba74:	b2da      	uxtb	r2, r3
 800ba76:	683b      	ldr	r3, [r7, #0]
 800ba78:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba7e:	09db      	lsrs	r3, r3, #7
 800ba80:	b2db      	uxtb	r3, r3
 800ba82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba86:	b2da      	uxtb	r2, r3
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba90:	b2db      	uxtb	r3, r3
 800ba92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba96:	b2da      	uxtb	r2, r3
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800baa0:	0fdb      	lsrs	r3, r3, #31
 800baa2:	b2da      	uxtb	r2, r3
 800baa4:	683b      	ldr	r3, [r7, #0]
 800baa6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800baac:	0f5b      	lsrs	r3, r3, #29
 800baae:	b2db      	uxtb	r3, r3
 800bab0:	f003 0303 	and.w	r3, r3, #3
 800bab4:	b2da      	uxtb	r2, r3
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800babe:	0e9b      	lsrs	r3, r3, #26
 800bac0:	b2db      	uxtb	r3, r3
 800bac2:	f003 0307 	and.w	r3, r3, #7
 800bac6:	b2da      	uxtb	r2, r3
 800bac8:	683b      	ldr	r3, [r7, #0]
 800baca:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bad0:	0d9b      	lsrs	r3, r3, #22
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	f003 030f 	and.w	r3, r3, #15
 800bad8:	b2da      	uxtb	r2, r3
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bae2:	0d5b      	lsrs	r3, r3, #21
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	f003 0301 	and.w	r3, r3, #1
 800baea:	b2da      	uxtb	r2, r3
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	2200      	movs	r2, #0
 800baf6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bafe:	0c1b      	lsrs	r3, r3, #16
 800bb00:	b2db      	uxtb	r3, r3
 800bb02:	f003 0301 	and.w	r3, r3, #1
 800bb06:	b2da      	uxtb	r2, r3
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb12:	0bdb      	lsrs	r3, r3, #15
 800bb14:	b2db      	uxtb	r3, r3
 800bb16:	f003 0301 	and.w	r3, r3, #1
 800bb1a:	b2da      	uxtb	r2, r3
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb26:	0b9b      	lsrs	r3, r3, #14
 800bb28:	b2db      	uxtb	r3, r3
 800bb2a:	f003 0301 	and.w	r3, r3, #1
 800bb2e:	b2da      	uxtb	r2, r3
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb3a:	0b5b      	lsrs	r3, r3, #13
 800bb3c:	b2db      	uxtb	r3, r3
 800bb3e:	f003 0301 	and.w	r3, r3, #1
 800bb42:	b2da      	uxtb	r2, r3
 800bb44:	683b      	ldr	r3, [r7, #0]
 800bb46:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb4e:	0b1b      	lsrs	r3, r3, #12
 800bb50:	b2db      	uxtb	r3, r3
 800bb52:	f003 0301 	and.w	r3, r3, #1
 800bb56:	b2da      	uxtb	r2, r3
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb62:	0a9b      	lsrs	r3, r3, #10
 800bb64:	b2db      	uxtb	r3, r3
 800bb66:	f003 0303 	and.w	r3, r3, #3
 800bb6a:	b2da      	uxtb	r2, r3
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb76:	0a1b      	lsrs	r3, r3, #8
 800bb78:	b2db      	uxtb	r3, r3
 800bb7a:	f003 0303 	and.w	r3, r3, #3
 800bb7e:	b2da      	uxtb	r2, r3
 800bb80:	683b      	ldr	r3, [r7, #0]
 800bb82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb8a:	085b      	lsrs	r3, r3, #1
 800bb8c:	b2db      	uxtb	r3, r3
 800bb8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb92:	b2da      	uxtb	r2, r3
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	2201      	movs	r2, #1
 800bb9e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800bba2:	2300      	movs	r3, #0
}
 800bba4:	4618      	mov	r0, r3
 800bba6:	370c      	adds	r7, #12
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbae:	4770      	bx	lr
 800bbb0:	004005ff 	.word	0x004005ff

0800bbb4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800bbb4:	b480      	push	{r7}
 800bbb6:	b083      	sub	sp, #12
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
 800bbbc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800bbfe:	2300      	movs	r3, #0
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	370c      	adds	r7, #12
 800bc04:	46bd      	mov	sp, r7
 800bc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0a:	4770      	bx	lr

0800bc0c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b086      	sub	sp, #24
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800bc14:	2300      	movs	r3, #0
 800bc16:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800bc18:	f107 030c 	add.w	r3, r7, #12
 800bc1c:	4619      	mov	r1, r3
 800bc1e:	6878      	ldr	r0, [r7, #4]
 800bc20:	f000 fa7e 	bl	800c120 <SD_SendStatus>
 800bc24:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bc26:	697b      	ldr	r3, [r7, #20]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d005      	beq.n	800bc38 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc30:	697b      	ldr	r3, [r7, #20]
 800bc32:	431a      	orrs	r2, r3
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	0a5b      	lsrs	r3, r3, #9
 800bc3c:	f003 030f 	and.w	r3, r3, #15
 800bc40:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800bc42:	693b      	ldr	r3, [r7, #16]
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	3718      	adds	r7, #24
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}

0800bc4c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bc4c:	b480      	push	{r7}
 800bc4e:	b085      	sub	sp, #20
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc58:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bc68:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800bc6a:	bf00      	nop
 800bc6c:	3714      	adds	r7, #20
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc74:	4770      	bx	lr

0800bc76 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bc76:	b580      	push	{r7, lr}
 800bc78:	b084      	sub	sp, #16
 800bc7a:	af00      	add	r7, sp, #0
 800bc7c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc82:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc88:	2b82      	cmp	r3, #130	; 0x82
 800bc8a:	d111      	bne.n	800bcb0 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	4618      	mov	r0, r3
 800bc92:	f002 facf 	bl	800e234 <SDMMC_CmdStopTransfer>
 800bc96:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d008      	beq.n	800bcb0 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bca2:	68bb      	ldr	r3, [r7, #8]
 800bca4:	431a      	orrs	r2, r3
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800bcaa:	68f8      	ldr	r0, [r7, #12]
 800bcac:	f7ff fdd4 	bl	800b858 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	f022 0208 	bic.w	r2, r2, #8
 800bcbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f240 523a 	movw	r2, #1338	; 0x53a
 800bcc8:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	2201      	movs	r2, #1
 800bcce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800bcd8:	68f8      	ldr	r0, [r7, #12]
 800bcda:	f002 feef 	bl	800eabc <HAL_SD_RxCpltCallback>
#endif
}
 800bcde:	bf00      	nop
 800bce0:	3710      	adds	r7, #16
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}
	...

0800bce8 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b086      	sub	sp, #24
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcf4:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f7fb fe66 	bl	80079c8 <HAL_DMA_GetError>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	2b02      	cmp	r3, #2
 800bd00:	d03e      	beq.n	800bd80 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800bd02:	697b      	ldr	r3, [r7, #20]
 800bd04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd08:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800bd0a:	697b      	ldr	r3, [r7, #20]
 800bd0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd10:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800bd12:	693b      	ldr	r3, [r7, #16]
 800bd14:	2b01      	cmp	r3, #1
 800bd16:	d002      	beq.n	800bd1e <SD_DMAError+0x36>
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	2b01      	cmp	r3, #1
 800bd1c:	d12d      	bne.n	800bd7a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	4a19      	ldr	r2, [pc, #100]	; (800bd88 <SD_DMAError+0xa0>)
 800bd24:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800bd26:	697b      	ldr	r3, [r7, #20]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bd2c:	697b      	ldr	r3, [r7, #20]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800bd34:	63da      	str	r2, [r3, #60]	; 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800bd36:	697b      	ldr	r3, [r7, #20]
 800bd38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd3a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800bd3e:	697b      	ldr	r3, [r7, #20]
 800bd40:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800bd42:	6978      	ldr	r0, [r7, #20]
 800bd44:	f7ff ff62 	bl	800bc0c <HAL_SD_GetCardState>
 800bd48:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800bd4a:	68bb      	ldr	r3, [r7, #8]
 800bd4c:	2b06      	cmp	r3, #6
 800bd4e:	d002      	beq.n	800bd56 <SD_DMAError+0x6e>
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	2b05      	cmp	r3, #5
 800bd54:	d10a      	bne.n	800bd6c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800bd56:	697b      	ldr	r3, [r7, #20]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f002 fa6a 	bl	800e234 <SDMMC_CmdStopTransfer>
 800bd60:	4602      	mov	r2, r0
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd66:	431a      	orrs	r2, r3
 800bd68:	697b      	ldr	r3, [r7, #20]
 800bd6a:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	2201      	movs	r2, #1
 800bd70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800bd74:	697b      	ldr	r3, [r7, #20]
 800bd76:	2200      	movs	r2, #0
 800bd78:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800bd7a:	6978      	ldr	r0, [r7, #20]
 800bd7c:	f7ff fd6c 	bl	800b858 <HAL_SD_ErrorCallback>
#endif
  }
}
 800bd80:	bf00      	nop
 800bd82:	3718      	adds	r7, #24
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}
 800bd88:	004005ff 	.word	0x004005ff

0800bd8c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b084      	sub	sp, #16
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd98:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	f240 523a 	movw	r2, #1338	; 0x53a
 800bda2:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800bda4:	68f8      	ldr	r0, [r7, #12]
 800bda6:	f7ff ff31 	bl	800bc0c <HAL_SD_GetCardState>
 800bdaa:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	2201      	movs	r2, #1
 800bdb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	2b06      	cmp	r3, #6
 800bdbe:	d002      	beq.n	800bdc6 <SD_DMATxAbort+0x3a>
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	2b05      	cmp	r3, #5
 800bdc4:	d10a      	bne.n	800bddc <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f002 fa32 	bl	800e234 <SDMMC_CmdStopTransfer>
 800bdd0:	4602      	mov	r2, r0
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdd6:	431a      	orrs	r2, r3
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d103      	bne.n	800bdec <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800bde4:	68f8      	ldr	r0, [r7, #12]
 800bde6:	f002 fe55 	bl	800ea94 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800bdea:	e002      	b.n	800bdf2 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800bdec:	68f8      	ldr	r0, [r7, #12]
 800bdee:	f7ff fd33 	bl	800b858 <HAL_SD_ErrorCallback>
}
 800bdf2:	bf00      	nop
 800bdf4:	3710      	adds	r7, #16
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	bd80      	pop	{r7, pc}

0800bdfa <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800bdfa:	b580      	push	{r7, lr}
 800bdfc:	b084      	sub	sp, #16
 800bdfe:	af00      	add	r7, sp, #0
 800be00:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be06:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	f240 523a 	movw	r2, #1338	; 0x53a
 800be10:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800be12:	68f8      	ldr	r0, [r7, #12]
 800be14:	f7ff fefa 	bl	800bc0c <HAL_SD_GetCardState>
 800be18:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	2201      	movs	r2, #1
 800be1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	2200      	movs	r2, #0
 800be26:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800be28:	68bb      	ldr	r3, [r7, #8]
 800be2a:	2b06      	cmp	r3, #6
 800be2c:	d002      	beq.n	800be34 <SD_DMARxAbort+0x3a>
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	2b05      	cmp	r3, #5
 800be32:	d10a      	bne.n	800be4a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	4618      	mov	r0, r3
 800be3a:	f002 f9fb 	bl	800e234 <SDMMC_CmdStopTransfer>
 800be3e:	4602      	mov	r2, r0
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be44:	431a      	orrs	r2, r3
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d103      	bne.n	800be5a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800be52:	68f8      	ldr	r0, [r7, #12]
 800be54:	f002 fe1e 	bl	800ea94 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800be58:	e002      	b.n	800be60 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800be5a:	68f8      	ldr	r0, [r7, #12]
 800be5c:	f7ff fcfc 	bl	800b858 <HAL_SD_ErrorCallback>
}
 800be60:	bf00      	nop
 800be62:	3710      	adds	r7, #16
 800be64:	46bd      	mov	sp, r7
 800be66:	bd80      	pop	{r7, pc}

0800be68 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800be68:	b5b0      	push	{r4, r5, r7, lr}
 800be6a:	b094      	sub	sp, #80	; 0x50
 800be6c:	af04      	add	r7, sp, #16
 800be6e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800be70:	2301      	movs	r3, #1
 800be72:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	4618      	mov	r0, r3
 800be7a:	f002 f8ad 	bl	800dfd8 <SDMMC_GetPowerState>
 800be7e:	4603      	mov	r3, r0
 800be80:	2b00      	cmp	r3, #0
 800be82:	d102      	bne.n	800be8a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800be84:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800be88:	e0b8      	b.n	800bffc <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be8e:	2b03      	cmp	r3, #3
 800be90:	d02f      	beq.n	800bef2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	4618      	mov	r0, r3
 800be98:	f002 fa94 	bl	800e3c4 <SDMMC_CmdSendCID>
 800be9c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800be9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d001      	beq.n	800bea8 <SD_InitCard+0x40>
    {
      return errorstate;
 800bea4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bea6:	e0a9      	b.n	800bffc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	2100      	movs	r1, #0
 800beae:	4618      	mov	r0, r3
 800beb0:	f002 f8d7 	bl	800e062 <SDMMC_GetResponse>
 800beb4:	4602      	mov	r2, r0
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	2104      	movs	r1, #4
 800bec0:	4618      	mov	r0, r3
 800bec2:	f002 f8ce 	bl	800e062 <SDMMC_GetResponse>
 800bec6:	4602      	mov	r2, r0
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	2108      	movs	r1, #8
 800bed2:	4618      	mov	r0, r3
 800bed4:	f002 f8c5 	bl	800e062 <SDMMC_GetResponse>
 800bed8:	4602      	mov	r2, r0
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	210c      	movs	r1, #12
 800bee4:	4618      	mov	r0, r3
 800bee6:	f002 f8bc 	bl	800e062 <SDMMC_GetResponse>
 800beea:	4602      	mov	r2, r0
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bef6:	2b03      	cmp	r3, #3
 800bef8:	d00d      	beq.n	800bf16 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	f107 020e 	add.w	r2, r7, #14
 800bf02:	4611      	mov	r1, r2
 800bf04:	4618      	mov	r0, r3
 800bf06:	f002 fa9a 	bl	800e43e <SDMMC_CmdSetRelAdd>
 800bf0a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bf0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d001      	beq.n	800bf16 <SD_InitCard+0xae>
    {
      return errorstate;
 800bf12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf14:	e072      	b.n	800bffc <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf1a:	2b03      	cmp	r3, #3
 800bf1c:	d036      	beq.n	800bf8c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800bf1e:	89fb      	ldrh	r3, [r7, #14]
 800bf20:	461a      	mov	r2, r3
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681a      	ldr	r2, [r3, #0]
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf2e:	041b      	lsls	r3, r3, #16
 800bf30:	4619      	mov	r1, r3
 800bf32:	4610      	mov	r0, r2
 800bf34:	f002 fa64 	bl	800e400 <SDMMC_CmdSendCSD>
 800bf38:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bf3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d001      	beq.n	800bf44 <SD_InitCard+0xdc>
    {
      return errorstate;
 800bf40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf42:	e05b      	b.n	800bffc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	2100      	movs	r1, #0
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	f002 f889 	bl	800e062 <SDMMC_GetResponse>
 800bf50:	4602      	mov	r2, r0
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	2104      	movs	r1, #4
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	f002 f880 	bl	800e062 <SDMMC_GetResponse>
 800bf62:	4602      	mov	r2, r0
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	2108      	movs	r1, #8
 800bf6e:	4618      	mov	r0, r3
 800bf70:	f002 f877 	bl	800e062 <SDMMC_GetResponse>
 800bf74:	4602      	mov	r2, r0
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	210c      	movs	r1, #12
 800bf80:	4618      	mov	r0, r3
 800bf82:	f002 f86e 	bl	800e062 <SDMMC_GetResponse>
 800bf86:	4602      	mov	r2, r0
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	2104      	movs	r1, #4
 800bf92:	4618      	mov	r0, r3
 800bf94:	f002 f865 	bl	800e062 <SDMMC_GetResponse>
 800bf98:	4603      	mov	r3, r0
 800bf9a:	0d1a      	lsrs	r2, r3, #20
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800bfa0:	f107 0310 	add.w	r3, r7, #16
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f7ff fc60 	bl	800b86c <HAL_SD_GetCardCSD>
 800bfac:	4603      	mov	r3, r0
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d002      	beq.n	800bfb8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bfb2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bfb6:	e021      	b.n	800bffc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	6819      	ldr	r1, [r3, #0]
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfc0:	041b      	lsls	r3, r3, #16
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	461c      	mov	r4, r3
 800bfc6:	4615      	mov	r5, r2
 800bfc8:	4622      	mov	r2, r4
 800bfca:	462b      	mov	r3, r5
 800bfcc:	4608      	mov	r0, r1
 800bfce:	f002 f953 	bl	800e278 <SDMMC_CmdSelDesel>
 800bfd2:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800bfd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d001      	beq.n	800bfde <SD_InitCard+0x176>
  {
    return errorstate;
 800bfda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfdc:	e00e      	b.n	800bffc <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681d      	ldr	r5, [r3, #0]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	466c      	mov	r4, sp
 800bfe6:	f103 0210 	add.w	r2, r3, #16
 800bfea:	ca07      	ldmia	r2, {r0, r1, r2}
 800bfec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bff0:	3304      	adds	r3, #4
 800bff2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bff4:	4628      	mov	r0, r5
 800bff6:	f001 ff97 	bl	800df28 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800bffa:	2300      	movs	r3, #0
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	3740      	adds	r7, #64	; 0x40
 800c000:	46bd      	mov	sp, r7
 800c002:	bdb0      	pop	{r4, r5, r7, pc}

0800c004 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b086      	sub	sp, #24
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c00c:	2300      	movs	r3, #0
 800c00e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800c010:	2300      	movs	r3, #0
 800c012:	617b      	str	r3, [r7, #20]
 800c014:	2300      	movs	r3, #0
 800c016:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	4618      	mov	r0, r3
 800c01e:	f002 f94e 	bl	800e2be <SDMMC_CmdGoIdleState>
 800c022:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d001      	beq.n	800c02e <SD_PowerON+0x2a>
  {
    return errorstate;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	e072      	b.n	800c114 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	4618      	mov	r0, r3
 800c034:	f002 f961 	bl	800e2fa <SDMMC_CmdOperCond>
 800c038:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d00d      	beq.n	800c05c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2200      	movs	r2, #0
 800c044:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	4618      	mov	r0, r3
 800c04c:	f002 f937 	bl	800e2be <SDMMC_CmdGoIdleState>
 800c050:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d004      	beq.n	800c062 <SD_PowerON+0x5e>
    {
      return errorstate;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	e05b      	b.n	800c114 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2201      	movs	r2, #1
 800c060:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c066:	2b01      	cmp	r3, #1
 800c068:	d137      	bne.n	800c0da <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	2100      	movs	r1, #0
 800c070:	4618      	mov	r0, r3
 800c072:	f002 f961 	bl	800e338 <SDMMC_CmdAppCommand>
 800c076:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d02d      	beq.n	800c0da <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c07e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c082:	e047      	b.n	800c114 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	2100      	movs	r1, #0
 800c08a:	4618      	mov	r0, r3
 800c08c:	f002 f954 	bl	800e338 <SDMMC_CmdAppCommand>
 800c090:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d001      	beq.n	800c09c <SD_PowerON+0x98>
    {
      return errorstate;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	e03b      	b.n	800c114 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	491e      	ldr	r1, [pc, #120]	; (800c11c <SD_PowerON+0x118>)
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	f002 f96a 	bl	800e37c <SDMMC_CmdAppOperCommand>
 800c0a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d002      	beq.n	800c0b6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c0b0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c0b4:	e02e      	b.n	800c114 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	2100      	movs	r1, #0
 800c0bc:	4618      	mov	r0, r3
 800c0be:	f001 ffd0 	bl	800e062 <SDMMC_GetResponse>
 800c0c2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800c0c4:	697b      	ldr	r3, [r7, #20]
 800c0c6:	0fdb      	lsrs	r3, r3, #31
 800c0c8:	2b01      	cmp	r3, #1
 800c0ca:	d101      	bne.n	800c0d0 <SD_PowerON+0xcc>
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	e000      	b.n	800c0d2 <SD_PowerON+0xce>
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	613b      	str	r3, [r7, #16]

    count++;
 800c0d4:	68bb      	ldr	r3, [r7, #8]
 800c0d6:	3301      	adds	r3, #1
 800c0d8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d802      	bhi.n	800c0ea <SD_PowerON+0xe6>
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d0cc      	beq.n	800c084 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d902      	bls.n	800c0fa <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800c0f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c0f8:	e00c      	b.n	800c114 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800c0fa:	697b      	ldr	r3, [r7, #20]
 800c0fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c100:	2b00      	cmp	r3, #0
 800c102:	d003      	beq.n	800c10c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2201      	movs	r2, #1
 800c108:	645a      	str	r2, [r3, #68]	; 0x44
 800c10a:	e002      	b.n	800c112 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2200      	movs	r2, #0
 800c110:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800c112:	2300      	movs	r3, #0
}
 800c114:	4618      	mov	r0, r3
 800c116:	3718      	adds	r7, #24
 800c118:	46bd      	mov	sp, r7
 800c11a:	bd80      	pop	{r7, pc}
 800c11c:	c1100000 	.word	0xc1100000

0800c120 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b084      	sub	sp, #16
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
 800c128:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800c12a:	683b      	ldr	r3, [r7, #0]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d102      	bne.n	800c136 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800c130:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c134:	e018      	b.n	800c168 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681a      	ldr	r2, [r3, #0]
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c13e:	041b      	lsls	r3, r3, #16
 800c140:	4619      	mov	r1, r3
 800c142:	4610      	mov	r0, r2
 800c144:	f002 f99c 	bl	800e480 <SDMMC_CmdSendStatus>
 800c148:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d001      	beq.n	800c154 <SD_SendStatus+0x34>
  {
    return errorstate;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	e009      	b.n	800c168 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	2100      	movs	r1, #0
 800c15a:	4618      	mov	r0, r3
 800c15c:	f001 ff81 	bl	800e062 <SDMMC_GetResponse>
 800c160:	4602      	mov	r2, r0
 800c162:	683b      	ldr	r3, [r7, #0]
 800c164:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800c166:	2300      	movs	r3, #0
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3710      	adds	r7, #16
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b086      	sub	sp, #24
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c17c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c182:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c184:	693b      	ldr	r3, [r7, #16]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d03f      	beq.n	800c20a <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800c18a:	2300      	movs	r3, #0
 800c18c:	617b      	str	r3, [r7, #20]
 800c18e:	e033      	b.n	800c1f8 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	4618      	mov	r0, r3
 800c196:	f001 fef3 	bl	800df80 <SDMMC_ReadFIFO>
 800c19a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800c19c:	68bb      	ldr	r3, [r7, #8]
 800c19e:	b2da      	uxtb	r2, r3
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	3301      	adds	r3, #1
 800c1a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c1aa:	693b      	ldr	r3, [r7, #16]
 800c1ac:	3b01      	subs	r3, #1
 800c1ae:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	0a1b      	lsrs	r3, r3, #8
 800c1b4:	b2da      	uxtb	r2, r3
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	3301      	adds	r3, #1
 800c1be:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c1c0:	693b      	ldr	r3, [r7, #16]
 800c1c2:	3b01      	subs	r3, #1
 800c1c4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	0c1b      	lsrs	r3, r3, #16
 800c1ca:	b2da      	uxtb	r2, r3
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	3301      	adds	r3, #1
 800c1d4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c1d6:	693b      	ldr	r3, [r7, #16]
 800c1d8:	3b01      	subs	r3, #1
 800c1da:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	0e1b      	lsrs	r3, r3, #24
 800c1e0:	b2da      	uxtb	r2, r3
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	3301      	adds	r3, #1
 800c1ea:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	3b01      	subs	r3, #1
 800c1f0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800c1f2:	697b      	ldr	r3, [r7, #20]
 800c1f4:	3301      	adds	r3, #1
 800c1f6:	617b      	str	r3, [r7, #20]
 800c1f8:	697b      	ldr	r3, [r7, #20]
 800c1fa:	2b07      	cmp	r3, #7
 800c1fc:	d9c8      	bls.n	800c190 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	68fa      	ldr	r2, [r7, #12]
 800c202:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	693a      	ldr	r2, [r7, #16]
 800c208:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800c20a:	bf00      	nop
 800c20c:	3718      	adds	r7, #24
 800c20e:	46bd      	mov	sp, r7
 800c210:	bd80      	pop	{r7, pc}

0800c212 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800c212:	b580      	push	{r7, lr}
 800c214:	b086      	sub	sp, #24
 800c216:	af00      	add	r7, sp, #0
 800c218:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6a1b      	ldr	r3, [r3, #32]
 800c21e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c224:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d043      	beq.n	800c2b4 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800c22c:	2300      	movs	r3, #0
 800c22e:	617b      	str	r3, [r7, #20]
 800c230:	e037      	b.n	800c2a2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	3301      	adds	r3, #1
 800c23c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c23e:	693b      	ldr	r3, [r7, #16]
 800c240:	3b01      	subs	r3, #1
 800c242:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	781b      	ldrb	r3, [r3, #0]
 800c248:	021a      	lsls	r2, r3, #8
 800c24a:	68bb      	ldr	r3, [r7, #8]
 800c24c:	4313      	orrs	r3, r2
 800c24e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	3301      	adds	r3, #1
 800c254:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c256:	693b      	ldr	r3, [r7, #16]
 800c258:	3b01      	subs	r3, #1
 800c25a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	781b      	ldrb	r3, [r3, #0]
 800c260:	041a      	lsls	r2, r3, #16
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	4313      	orrs	r3, r2
 800c266:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	3301      	adds	r3, #1
 800c26c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c26e:	693b      	ldr	r3, [r7, #16]
 800c270:	3b01      	subs	r3, #1
 800c272:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	781b      	ldrb	r3, [r3, #0]
 800c278:	061a      	lsls	r2, r3, #24
 800c27a:	68bb      	ldr	r3, [r7, #8]
 800c27c:	4313      	orrs	r3, r2
 800c27e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	3301      	adds	r3, #1
 800c284:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c286:	693b      	ldr	r3, [r7, #16]
 800c288:	3b01      	subs	r3, #1
 800c28a:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f107 0208 	add.w	r2, r7, #8
 800c294:	4611      	mov	r1, r2
 800c296:	4618      	mov	r0, r3
 800c298:	f001 fe7f 	bl	800df9a <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800c29c:	697b      	ldr	r3, [r7, #20]
 800c29e:	3301      	adds	r3, #1
 800c2a0:	617b      	str	r3, [r7, #20]
 800c2a2:	697b      	ldr	r3, [r7, #20]
 800c2a4:	2b07      	cmp	r3, #7
 800c2a6:	d9c4      	bls.n	800c232 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	68fa      	ldr	r2, [r7, #12]
 800c2ac:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	693a      	ldr	r2, [r7, #16]
 800c2b2:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800c2b4:	bf00      	nop
 800c2b6:	3718      	adds	r7, #24
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	bd80      	pop	{r7, pc}

0800c2bc <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b082      	sub	sp, #8
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
 800c2c4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d101      	bne.n	800c2d0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800c2cc:	2301      	movs	r3, #1
 800c2ce:	e025      	b.n	800c31c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c2d6:	b2db      	uxtb	r3, r3
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d106      	bne.n	800c2ea <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f7f5 f825 	bl	8001334 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2202      	movs	r2, #2
 800c2ee:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681a      	ldr	r2, [r3, #0]
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	3304      	adds	r3, #4
 800c2fa:	4619      	mov	r1, r3
 800c2fc:	4610      	mov	r0, r2
 800c2fe:	f001 fd11 	bl	800dd24 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	6818      	ldr	r0, [r3, #0]
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	685b      	ldr	r3, [r3, #4]
 800c30a:	461a      	mov	r2, r3
 800c30c:	6839      	ldr	r1, [r7, #0]
 800c30e:	f001 fd65 	bl	800dddc <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2201      	movs	r2, #1
 800c316:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800c31a:	2300      	movs	r3, #0
}
 800c31c:	4618      	mov	r0, r3
 800c31e:	3708      	adds	r7, #8
 800c320:	46bd      	mov	sp, r7
 800c322:	bd80      	pop	{r7, pc}

0800c324 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b086      	sub	sp, #24
 800c328:	af00      	add	r7, sp, #0
 800c32a:	60f8      	str	r0, [r7, #12]
 800c32c:	60b9      	str	r1, [r7, #8]
 800c32e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c336:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800c338:	7dfb      	ldrb	r3, [r7, #23]
 800c33a:	2b02      	cmp	r3, #2
 800c33c:	d101      	bne.n	800c342 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800c33e:	2302      	movs	r3, #2
 800c340:	e021      	b.n	800c386 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800c342:	7dfb      	ldrb	r3, [r7, #23]
 800c344:	2b01      	cmp	r3, #1
 800c346:	d002      	beq.n	800c34e <HAL_SDRAM_SendCommand+0x2a>
 800c348:	7dfb      	ldrb	r3, [r7, #23]
 800c34a:	2b05      	cmp	r3, #5
 800c34c:	d118      	bne.n	800c380 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	2202      	movs	r2, #2
 800c352:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	687a      	ldr	r2, [r7, #4]
 800c35c:	68b9      	ldr	r1, [r7, #8]
 800c35e:	4618      	mov	r0, r3
 800c360:	f001 fda6 	bl	800deb0 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	2b02      	cmp	r3, #2
 800c36a:	d104      	bne.n	800c376 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	2205      	movs	r2, #5
 800c370:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800c374:	e006      	b.n	800c384 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	2201      	movs	r2, #1
 800c37a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800c37e:	e001      	b.n	800c384 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800c380:	2301      	movs	r3, #1
 800c382:	e000      	b.n	800c386 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800c384:	2300      	movs	r3, #0
}
 800c386:	4618      	mov	r0, r3
 800c388:	3718      	adds	r7, #24
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}

0800c38e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800c38e:	b580      	push	{r7, lr}
 800c390:	b082      	sub	sp, #8
 800c392:	af00      	add	r7, sp, #0
 800c394:	6078      	str	r0, [r7, #4]
 800c396:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c39e:	b2db      	uxtb	r3, r3
 800c3a0:	2b02      	cmp	r3, #2
 800c3a2:	d101      	bne.n	800c3a8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800c3a4:	2302      	movs	r3, #2
 800c3a6:	e016      	b.n	800c3d6 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c3ae:	b2db      	uxtb	r3, r3
 800c3b0:	2b01      	cmp	r3, #1
 800c3b2:	d10f      	bne.n	800c3d4 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2202      	movs	r2, #2
 800c3b8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	6839      	ldr	r1, [r7, #0]
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f001 fd98 	bl	800def8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2201      	movs	r2, #1
 800c3cc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	e000      	b.n	800c3d6 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800c3d4:	2301      	movs	r3, #1
}
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	3708      	adds	r7, #8
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bd80      	pop	{r7, pc}

0800c3de <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c3de:	b580      	push	{r7, lr}
 800c3e0:	b082      	sub	sp, #8
 800c3e2:	af00      	add	r7, sp, #0
 800c3e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d101      	bne.n	800c3f0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	e049      	b.n	800c484 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c3f6:	b2db      	uxtb	r3, r3
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d106      	bne.n	800c40a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	2200      	movs	r2, #0
 800c400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f7f7 fd95 	bl	8003f34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	2202      	movs	r2, #2
 800c40e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681a      	ldr	r2, [r3, #0]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	3304      	adds	r3, #4
 800c41a:	4619      	mov	r1, r3
 800c41c:	4610      	mov	r0, r2
 800c41e:	f000 fcf9 	bl	800ce14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	2201      	movs	r2, #1
 800c426:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	2201      	movs	r2, #1
 800c42e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	2201      	movs	r2, #1
 800c436:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	2201      	movs	r2, #1
 800c43e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	2201      	movs	r2, #1
 800c446:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	2201      	movs	r2, #1
 800c44e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	2201      	movs	r2, #1
 800c456:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	2201      	movs	r2, #1
 800c45e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	2201      	movs	r2, #1
 800c466:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2201      	movs	r2, #1
 800c46e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	2201      	movs	r2, #1
 800c476:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2201      	movs	r2, #1
 800c47e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c482:	2300      	movs	r3, #0
}
 800c484:	4618      	mov	r0, r3
 800c486:	3708      	adds	r7, #8
 800c488:	46bd      	mov	sp, r7
 800c48a:	bd80      	pop	{r7, pc}

0800c48c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b085      	sub	sp, #20
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c49a:	b2db      	uxtb	r3, r3
 800c49c:	2b01      	cmp	r3, #1
 800c49e:	d001      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	e054      	b.n	800c54e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	2202      	movs	r2, #2
 800c4a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	68da      	ldr	r2, [r3, #12]
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	f042 0201 	orr.w	r2, r2, #1
 800c4ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	4a26      	ldr	r2, [pc, #152]	; (800c55c <HAL_TIM_Base_Start_IT+0xd0>)
 800c4c2:	4293      	cmp	r3, r2
 800c4c4:	d022      	beq.n	800c50c <HAL_TIM_Base_Start_IT+0x80>
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c4ce:	d01d      	beq.n	800c50c <HAL_TIM_Base_Start_IT+0x80>
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	4a22      	ldr	r2, [pc, #136]	; (800c560 <HAL_TIM_Base_Start_IT+0xd4>)
 800c4d6:	4293      	cmp	r3, r2
 800c4d8:	d018      	beq.n	800c50c <HAL_TIM_Base_Start_IT+0x80>
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	4a21      	ldr	r2, [pc, #132]	; (800c564 <HAL_TIM_Base_Start_IT+0xd8>)
 800c4e0:	4293      	cmp	r3, r2
 800c4e2:	d013      	beq.n	800c50c <HAL_TIM_Base_Start_IT+0x80>
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	4a1f      	ldr	r2, [pc, #124]	; (800c568 <HAL_TIM_Base_Start_IT+0xdc>)
 800c4ea:	4293      	cmp	r3, r2
 800c4ec:	d00e      	beq.n	800c50c <HAL_TIM_Base_Start_IT+0x80>
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	4a1e      	ldr	r2, [pc, #120]	; (800c56c <HAL_TIM_Base_Start_IT+0xe0>)
 800c4f4:	4293      	cmp	r3, r2
 800c4f6:	d009      	beq.n	800c50c <HAL_TIM_Base_Start_IT+0x80>
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	4a1c      	ldr	r2, [pc, #112]	; (800c570 <HAL_TIM_Base_Start_IT+0xe4>)
 800c4fe:	4293      	cmp	r3, r2
 800c500:	d004      	beq.n	800c50c <HAL_TIM_Base_Start_IT+0x80>
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	4a1b      	ldr	r2, [pc, #108]	; (800c574 <HAL_TIM_Base_Start_IT+0xe8>)
 800c508:	4293      	cmp	r3, r2
 800c50a:	d115      	bne.n	800c538 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	689a      	ldr	r2, [r3, #8]
 800c512:	4b19      	ldr	r3, [pc, #100]	; (800c578 <HAL_TIM_Base_Start_IT+0xec>)
 800c514:	4013      	ands	r3, r2
 800c516:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	2b06      	cmp	r3, #6
 800c51c:	d015      	beq.n	800c54a <HAL_TIM_Base_Start_IT+0xbe>
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c524:	d011      	beq.n	800c54a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	681a      	ldr	r2, [r3, #0]
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	f042 0201 	orr.w	r2, r2, #1
 800c534:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c536:	e008      	b.n	800c54a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	681a      	ldr	r2, [r3, #0]
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f042 0201 	orr.w	r2, r2, #1
 800c546:	601a      	str	r2, [r3, #0]
 800c548:	e000      	b.n	800c54c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c54a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c54c:	2300      	movs	r3, #0
}
 800c54e:	4618      	mov	r0, r3
 800c550:	3714      	adds	r7, #20
 800c552:	46bd      	mov	sp, r7
 800c554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c558:	4770      	bx	lr
 800c55a:	bf00      	nop
 800c55c:	40010000 	.word	0x40010000
 800c560:	40000400 	.word	0x40000400
 800c564:	40000800 	.word	0x40000800
 800c568:	40000c00 	.word	0x40000c00
 800c56c:	40010400 	.word	0x40010400
 800c570:	40014000 	.word	0x40014000
 800c574:	40001800 	.word	0x40001800
 800c578:	00010007 	.word	0x00010007

0800c57c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b082      	sub	sp, #8
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d101      	bne.n	800c58e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800c58a:	2301      	movs	r3, #1
 800c58c:	e049      	b.n	800c622 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c594:	b2db      	uxtb	r3, r3
 800c596:	2b00      	cmp	r3, #0
 800c598:	d106      	bne.n	800c5a8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	2200      	movs	r2, #0
 800c59e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800c5a2:	6878      	ldr	r0, [r7, #4]
 800c5a4:	f7f7 fc7a 	bl	8003e9c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	2202      	movs	r2, #2
 800c5ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681a      	ldr	r2, [r3, #0]
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	3304      	adds	r3, #4
 800c5b8:	4619      	mov	r1, r3
 800c5ba:	4610      	mov	r0, r2
 800c5bc:	f000 fc2a 	bl	800ce14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2201      	movs	r2, #1
 800c5c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2201      	movs	r2, #1
 800c5d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2201      	movs	r2, #1
 800c5dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2201      	movs	r2, #1
 800c5e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	2201      	movs	r2, #1
 800c5ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	2201      	movs	r2, #1
 800c5f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2201      	movs	r2, #1
 800c5fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	2201      	movs	r2, #1
 800c604:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2201      	movs	r2, #1
 800c60c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2201      	movs	r2, #1
 800c614:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2201      	movs	r2, #1
 800c61c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c620:	2300      	movs	r3, #0
}
 800c622:	4618      	mov	r0, r3
 800c624:	3708      	adds	r7, #8
 800c626:	46bd      	mov	sp, r7
 800c628:	bd80      	pop	{r7, pc}
	...

0800c62c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c62c:	b580      	push	{r7, lr}
 800c62e:	b084      	sub	sp, #16
 800c630:	af00      	add	r7, sp, #0
 800c632:	6078      	str	r0, [r7, #4]
 800c634:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c636:	2300      	movs	r3, #0
 800c638:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d104      	bne.n	800c64a <HAL_TIM_IC_Start_IT+0x1e>
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c646:	b2db      	uxtb	r3, r3
 800c648:	e023      	b.n	800c692 <HAL_TIM_IC_Start_IT+0x66>
 800c64a:	683b      	ldr	r3, [r7, #0]
 800c64c:	2b04      	cmp	r3, #4
 800c64e:	d104      	bne.n	800c65a <HAL_TIM_IC_Start_IT+0x2e>
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c656:	b2db      	uxtb	r3, r3
 800c658:	e01b      	b.n	800c692 <HAL_TIM_IC_Start_IT+0x66>
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	2b08      	cmp	r3, #8
 800c65e:	d104      	bne.n	800c66a <HAL_TIM_IC_Start_IT+0x3e>
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c666:	b2db      	uxtb	r3, r3
 800c668:	e013      	b.n	800c692 <HAL_TIM_IC_Start_IT+0x66>
 800c66a:	683b      	ldr	r3, [r7, #0]
 800c66c:	2b0c      	cmp	r3, #12
 800c66e:	d104      	bne.n	800c67a <HAL_TIM_IC_Start_IT+0x4e>
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c676:	b2db      	uxtb	r3, r3
 800c678:	e00b      	b.n	800c692 <HAL_TIM_IC_Start_IT+0x66>
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	2b10      	cmp	r3, #16
 800c67e:	d104      	bne.n	800c68a <HAL_TIM_IC_Start_IT+0x5e>
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c686:	b2db      	uxtb	r3, r3
 800c688:	e003      	b.n	800c692 <HAL_TIM_IC_Start_IT+0x66>
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c690:	b2db      	uxtb	r3, r3
 800c692:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d104      	bne.n	800c6a4 <HAL_TIM_IC_Start_IT+0x78>
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c6a0:	b2db      	uxtb	r3, r3
 800c6a2:	e013      	b.n	800c6cc <HAL_TIM_IC_Start_IT+0xa0>
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	2b04      	cmp	r3, #4
 800c6a8:	d104      	bne.n	800c6b4 <HAL_TIM_IC_Start_IT+0x88>
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c6b0:	b2db      	uxtb	r3, r3
 800c6b2:	e00b      	b.n	800c6cc <HAL_TIM_IC_Start_IT+0xa0>
 800c6b4:	683b      	ldr	r3, [r7, #0]
 800c6b6:	2b08      	cmp	r3, #8
 800c6b8:	d104      	bne.n	800c6c4 <HAL_TIM_IC_Start_IT+0x98>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c6c0:	b2db      	uxtb	r3, r3
 800c6c2:	e003      	b.n	800c6cc <HAL_TIM_IC_Start_IT+0xa0>
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800c6ca:	b2db      	uxtb	r3, r3
 800c6cc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800c6ce:	7bbb      	ldrb	r3, [r7, #14]
 800c6d0:	2b01      	cmp	r3, #1
 800c6d2:	d102      	bne.n	800c6da <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800c6d4:	7b7b      	ldrb	r3, [r7, #13]
 800c6d6:	2b01      	cmp	r3, #1
 800c6d8:	d001      	beq.n	800c6de <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800c6da:	2301      	movs	r3, #1
 800c6dc:	e0e2      	b.n	800c8a4 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c6de:	683b      	ldr	r3, [r7, #0]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d104      	bne.n	800c6ee <HAL_TIM_IC_Start_IT+0xc2>
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	2202      	movs	r2, #2
 800c6e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c6ec:	e023      	b.n	800c736 <HAL_TIM_IC_Start_IT+0x10a>
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	2b04      	cmp	r3, #4
 800c6f2:	d104      	bne.n	800c6fe <HAL_TIM_IC_Start_IT+0xd2>
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2202      	movs	r2, #2
 800c6f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c6fc:	e01b      	b.n	800c736 <HAL_TIM_IC_Start_IT+0x10a>
 800c6fe:	683b      	ldr	r3, [r7, #0]
 800c700:	2b08      	cmp	r3, #8
 800c702:	d104      	bne.n	800c70e <HAL_TIM_IC_Start_IT+0xe2>
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2202      	movs	r2, #2
 800c708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c70c:	e013      	b.n	800c736 <HAL_TIM_IC_Start_IT+0x10a>
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	2b0c      	cmp	r3, #12
 800c712:	d104      	bne.n	800c71e <HAL_TIM_IC_Start_IT+0xf2>
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	2202      	movs	r2, #2
 800c718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c71c:	e00b      	b.n	800c736 <HAL_TIM_IC_Start_IT+0x10a>
 800c71e:	683b      	ldr	r3, [r7, #0]
 800c720:	2b10      	cmp	r3, #16
 800c722:	d104      	bne.n	800c72e <HAL_TIM_IC_Start_IT+0x102>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	2202      	movs	r2, #2
 800c728:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c72c:	e003      	b.n	800c736 <HAL_TIM_IC_Start_IT+0x10a>
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2202      	movs	r2, #2
 800c732:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d104      	bne.n	800c746 <HAL_TIM_IC_Start_IT+0x11a>
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2202      	movs	r2, #2
 800c740:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c744:	e013      	b.n	800c76e <HAL_TIM_IC_Start_IT+0x142>
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	2b04      	cmp	r3, #4
 800c74a:	d104      	bne.n	800c756 <HAL_TIM_IC_Start_IT+0x12a>
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2202      	movs	r2, #2
 800c750:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c754:	e00b      	b.n	800c76e <HAL_TIM_IC_Start_IT+0x142>
 800c756:	683b      	ldr	r3, [r7, #0]
 800c758:	2b08      	cmp	r3, #8
 800c75a:	d104      	bne.n	800c766 <HAL_TIM_IC_Start_IT+0x13a>
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2202      	movs	r2, #2
 800c760:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c764:	e003      	b.n	800c76e <HAL_TIM_IC_Start_IT+0x142>
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2202      	movs	r2, #2
 800c76a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	2b0c      	cmp	r3, #12
 800c772:	d841      	bhi.n	800c7f8 <HAL_TIM_IC_Start_IT+0x1cc>
 800c774:	a201      	add	r2, pc, #4	; (adr r2, 800c77c <HAL_TIM_IC_Start_IT+0x150>)
 800c776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c77a:	bf00      	nop
 800c77c:	0800c7b1 	.word	0x0800c7b1
 800c780:	0800c7f9 	.word	0x0800c7f9
 800c784:	0800c7f9 	.word	0x0800c7f9
 800c788:	0800c7f9 	.word	0x0800c7f9
 800c78c:	0800c7c3 	.word	0x0800c7c3
 800c790:	0800c7f9 	.word	0x0800c7f9
 800c794:	0800c7f9 	.word	0x0800c7f9
 800c798:	0800c7f9 	.word	0x0800c7f9
 800c79c:	0800c7d5 	.word	0x0800c7d5
 800c7a0:	0800c7f9 	.word	0x0800c7f9
 800c7a4:	0800c7f9 	.word	0x0800c7f9
 800c7a8:	0800c7f9 	.word	0x0800c7f9
 800c7ac:	0800c7e7 	.word	0x0800c7e7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	68da      	ldr	r2, [r3, #12]
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	f042 0202 	orr.w	r2, r2, #2
 800c7be:	60da      	str	r2, [r3, #12]
      break;
 800c7c0:	e01d      	b.n	800c7fe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	68da      	ldr	r2, [r3, #12]
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	f042 0204 	orr.w	r2, r2, #4
 800c7d0:	60da      	str	r2, [r3, #12]
      break;
 800c7d2:	e014      	b.n	800c7fe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	68da      	ldr	r2, [r3, #12]
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	f042 0208 	orr.w	r2, r2, #8
 800c7e2:	60da      	str	r2, [r3, #12]
      break;
 800c7e4:	e00b      	b.n	800c7fe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	68da      	ldr	r2, [r3, #12]
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f042 0210 	orr.w	r2, r2, #16
 800c7f4:	60da      	str	r2, [r3, #12]
      break;
 800c7f6:	e002      	b.n	800c7fe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800c7f8:	2301      	movs	r3, #1
 800c7fa:	73fb      	strb	r3, [r7, #15]
      break;
 800c7fc:	bf00      	nop
  }

  if (status == HAL_OK)
 800c7fe:	7bfb      	ldrb	r3, [r7, #15]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d14e      	bne.n	800c8a2 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	2201      	movs	r2, #1
 800c80a:	6839      	ldr	r1, [r7, #0]
 800c80c:	4618      	mov	r0, r3
 800c80e:	f000 fd65 	bl	800d2dc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	4a25      	ldr	r2, [pc, #148]	; (800c8ac <HAL_TIM_IC_Start_IT+0x280>)
 800c818:	4293      	cmp	r3, r2
 800c81a:	d022      	beq.n	800c862 <HAL_TIM_IC_Start_IT+0x236>
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c824:	d01d      	beq.n	800c862 <HAL_TIM_IC_Start_IT+0x236>
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	4a21      	ldr	r2, [pc, #132]	; (800c8b0 <HAL_TIM_IC_Start_IT+0x284>)
 800c82c:	4293      	cmp	r3, r2
 800c82e:	d018      	beq.n	800c862 <HAL_TIM_IC_Start_IT+0x236>
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	4a1f      	ldr	r2, [pc, #124]	; (800c8b4 <HAL_TIM_IC_Start_IT+0x288>)
 800c836:	4293      	cmp	r3, r2
 800c838:	d013      	beq.n	800c862 <HAL_TIM_IC_Start_IT+0x236>
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	4a1e      	ldr	r2, [pc, #120]	; (800c8b8 <HAL_TIM_IC_Start_IT+0x28c>)
 800c840:	4293      	cmp	r3, r2
 800c842:	d00e      	beq.n	800c862 <HAL_TIM_IC_Start_IT+0x236>
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	4a1c      	ldr	r2, [pc, #112]	; (800c8bc <HAL_TIM_IC_Start_IT+0x290>)
 800c84a:	4293      	cmp	r3, r2
 800c84c:	d009      	beq.n	800c862 <HAL_TIM_IC_Start_IT+0x236>
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	4a1b      	ldr	r2, [pc, #108]	; (800c8c0 <HAL_TIM_IC_Start_IT+0x294>)
 800c854:	4293      	cmp	r3, r2
 800c856:	d004      	beq.n	800c862 <HAL_TIM_IC_Start_IT+0x236>
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	4a19      	ldr	r2, [pc, #100]	; (800c8c4 <HAL_TIM_IC_Start_IT+0x298>)
 800c85e:	4293      	cmp	r3, r2
 800c860:	d115      	bne.n	800c88e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	689a      	ldr	r2, [r3, #8]
 800c868:	4b17      	ldr	r3, [pc, #92]	; (800c8c8 <HAL_TIM_IC_Start_IT+0x29c>)
 800c86a:	4013      	ands	r3, r2
 800c86c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c86e:	68bb      	ldr	r3, [r7, #8]
 800c870:	2b06      	cmp	r3, #6
 800c872:	d015      	beq.n	800c8a0 <HAL_TIM_IC_Start_IT+0x274>
 800c874:	68bb      	ldr	r3, [r7, #8]
 800c876:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c87a:	d011      	beq.n	800c8a0 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	681a      	ldr	r2, [r3, #0]
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	f042 0201 	orr.w	r2, r2, #1
 800c88a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c88c:	e008      	b.n	800c8a0 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	681a      	ldr	r2, [r3, #0]
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	f042 0201 	orr.w	r2, r2, #1
 800c89c:	601a      	str	r2, [r3, #0]
 800c89e:	e000      	b.n	800c8a2 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c8a0:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800c8a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	3710      	adds	r7, #16
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}
 800c8ac:	40010000 	.word	0x40010000
 800c8b0:	40000400 	.word	0x40000400
 800c8b4:	40000800 	.word	0x40000800
 800c8b8:	40000c00 	.word	0x40000c00
 800c8bc:	40010400 	.word	0x40010400
 800c8c0:	40014000 	.word	0x40014000
 800c8c4:	40001800 	.word	0x40001800
 800c8c8:	00010007 	.word	0x00010007

0800c8cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	b082      	sub	sp, #8
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	691b      	ldr	r3, [r3, #16]
 800c8da:	f003 0302 	and.w	r3, r3, #2
 800c8de:	2b02      	cmp	r3, #2
 800c8e0:	d122      	bne.n	800c928 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	68db      	ldr	r3, [r3, #12]
 800c8e8:	f003 0302 	and.w	r3, r3, #2
 800c8ec:	2b02      	cmp	r3, #2
 800c8ee:	d11b      	bne.n	800c928 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	f06f 0202 	mvn.w	r2, #2
 800c8f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	2201      	movs	r2, #1
 800c8fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	699b      	ldr	r3, [r3, #24]
 800c906:	f003 0303 	and.w	r3, r3, #3
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d003      	beq.n	800c916 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c90e:	6878      	ldr	r0, [r7, #4]
 800c910:	f7f6 fd2c 	bl	800336c <HAL_TIM_IC_CaptureCallback>
 800c914:	e005      	b.n	800c922 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c916:	6878      	ldr	r0, [r7, #4]
 800c918:	f000 fa5e 	bl	800cdd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c91c:	6878      	ldr	r0, [r7, #4]
 800c91e:	f000 fa65 	bl	800cdec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2200      	movs	r2, #0
 800c926:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	691b      	ldr	r3, [r3, #16]
 800c92e:	f003 0304 	and.w	r3, r3, #4
 800c932:	2b04      	cmp	r3, #4
 800c934:	d122      	bne.n	800c97c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	68db      	ldr	r3, [r3, #12]
 800c93c:	f003 0304 	and.w	r3, r3, #4
 800c940:	2b04      	cmp	r3, #4
 800c942:	d11b      	bne.n	800c97c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	f06f 0204 	mvn.w	r2, #4
 800c94c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2202      	movs	r2, #2
 800c952:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	699b      	ldr	r3, [r3, #24]
 800c95a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d003      	beq.n	800c96a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	f7f6 fd02 	bl	800336c <HAL_TIM_IC_CaptureCallback>
 800c968:	e005      	b.n	800c976 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c96a:	6878      	ldr	r0, [r7, #4]
 800c96c:	f000 fa34 	bl	800cdd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c970:	6878      	ldr	r0, [r7, #4]
 800c972:	f000 fa3b 	bl	800cdec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	2200      	movs	r2, #0
 800c97a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	691b      	ldr	r3, [r3, #16]
 800c982:	f003 0308 	and.w	r3, r3, #8
 800c986:	2b08      	cmp	r3, #8
 800c988:	d122      	bne.n	800c9d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	68db      	ldr	r3, [r3, #12]
 800c990:	f003 0308 	and.w	r3, r3, #8
 800c994:	2b08      	cmp	r3, #8
 800c996:	d11b      	bne.n	800c9d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	f06f 0208 	mvn.w	r2, #8
 800c9a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2204      	movs	r2, #4
 800c9a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	69db      	ldr	r3, [r3, #28]
 800c9ae:	f003 0303 	and.w	r3, r3, #3
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d003      	beq.n	800c9be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f7f6 fcd8 	bl	800336c <HAL_TIM_IC_CaptureCallback>
 800c9bc:	e005      	b.n	800c9ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f000 fa0a 	bl	800cdd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c9c4:	6878      	ldr	r0, [r7, #4]
 800c9c6:	f000 fa11 	bl	800cdec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	691b      	ldr	r3, [r3, #16]
 800c9d6:	f003 0310 	and.w	r3, r3, #16
 800c9da:	2b10      	cmp	r3, #16
 800c9dc:	d122      	bne.n	800ca24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	68db      	ldr	r3, [r3, #12]
 800c9e4:	f003 0310 	and.w	r3, r3, #16
 800c9e8:	2b10      	cmp	r3, #16
 800c9ea:	d11b      	bne.n	800ca24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	f06f 0210 	mvn.w	r2, #16
 800c9f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2208      	movs	r2, #8
 800c9fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	69db      	ldr	r3, [r3, #28]
 800ca02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d003      	beq.n	800ca12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ca0a:	6878      	ldr	r0, [r7, #4]
 800ca0c:	f7f6 fcae 	bl	800336c <HAL_TIM_IC_CaptureCallback>
 800ca10:	e005      	b.n	800ca1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ca12:	6878      	ldr	r0, [r7, #4]
 800ca14:	f000 f9e0 	bl	800cdd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ca18:	6878      	ldr	r0, [r7, #4]
 800ca1a:	f000 f9e7 	bl	800cdec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	2200      	movs	r2, #0
 800ca22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	691b      	ldr	r3, [r3, #16]
 800ca2a:	f003 0301 	and.w	r3, r3, #1
 800ca2e:	2b01      	cmp	r3, #1
 800ca30:	d10e      	bne.n	800ca50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	68db      	ldr	r3, [r3, #12]
 800ca38:	f003 0301 	and.w	r3, r3, #1
 800ca3c:	2b01      	cmp	r3, #1
 800ca3e:	d107      	bne.n	800ca50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	f06f 0201 	mvn.w	r2, #1
 800ca48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ca4a:	6878      	ldr	r0, [r7, #4]
 800ca4c:	f7f6 fca2 	bl	8003394 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	691b      	ldr	r3, [r3, #16]
 800ca56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca5a:	2b80      	cmp	r3, #128	; 0x80
 800ca5c:	d10e      	bne.n	800ca7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	68db      	ldr	r3, [r3, #12]
 800ca64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca68:	2b80      	cmp	r3, #128	; 0x80
 800ca6a:	d107      	bne.n	800ca7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ca74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f000 fcee 	bl	800d458 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	691b      	ldr	r3, [r3, #16]
 800ca82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca8a:	d10e      	bne.n	800caaa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	68db      	ldr	r3, [r3, #12]
 800ca92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca96:	2b80      	cmp	r3, #128	; 0x80
 800ca98:	d107      	bne.n	800caaa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800caa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800caa4:	6878      	ldr	r0, [r7, #4]
 800caa6:	f000 fce1 	bl	800d46c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	691b      	ldr	r3, [r3, #16]
 800cab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cab4:	2b40      	cmp	r3, #64	; 0x40
 800cab6:	d10e      	bne.n	800cad6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	68db      	ldr	r3, [r3, #12]
 800cabe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cac2:	2b40      	cmp	r3, #64	; 0x40
 800cac4:	d107      	bne.n	800cad6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f000 f995 	bl	800ce00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	691b      	ldr	r3, [r3, #16]
 800cadc:	f003 0320 	and.w	r3, r3, #32
 800cae0:	2b20      	cmp	r3, #32
 800cae2:	d10e      	bne.n	800cb02 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	68db      	ldr	r3, [r3, #12]
 800caea:	f003 0320 	and.w	r3, r3, #32
 800caee:	2b20      	cmp	r3, #32
 800caf0:	d107      	bne.n	800cb02 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f06f 0220 	mvn.w	r2, #32
 800cafa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cafc:	6878      	ldr	r0, [r7, #4]
 800cafe:	f000 fca1 	bl	800d444 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cb02:	bf00      	nop
 800cb04:	3708      	adds	r7, #8
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd80      	pop	{r7, pc}

0800cb0a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800cb0a:	b580      	push	{r7, lr}
 800cb0c:	b086      	sub	sp, #24
 800cb0e:	af00      	add	r7, sp, #0
 800cb10:	60f8      	str	r0, [r7, #12]
 800cb12:	60b9      	str	r1, [r7, #8]
 800cb14:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cb16:	2300      	movs	r3, #0
 800cb18:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cb20:	2b01      	cmp	r3, #1
 800cb22:	d101      	bne.n	800cb28 <HAL_TIM_IC_ConfigChannel+0x1e>
 800cb24:	2302      	movs	r3, #2
 800cb26:	e088      	b.n	800cc3a <HAL_TIM_IC_ConfigChannel+0x130>
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	2201      	movs	r2, #1
 800cb2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d11b      	bne.n	800cb6e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800cb3a:	68bb      	ldr	r3, [r7, #8]
 800cb3c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800cb46:	f000 fa05 	bl	800cf54 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	699a      	ldr	r2, [r3, #24]
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	f022 020c 	bic.w	r2, r2, #12
 800cb58:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	6999      	ldr	r1, [r3, #24]
 800cb60:	68bb      	ldr	r3, [r7, #8]
 800cb62:	689a      	ldr	r2, [r3, #8]
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	430a      	orrs	r2, r1
 800cb6a:	619a      	str	r2, [r3, #24]
 800cb6c:	e060      	b.n	800cc30 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	2b04      	cmp	r3, #4
 800cb72:	d11c      	bne.n	800cbae <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800cb78:	68bb      	ldr	r3, [r7, #8]
 800cb7a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800cb7c:	68bb      	ldr	r3, [r7, #8]
 800cb7e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800cb84:	f000 fa89 	bl	800d09a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	699a      	ldr	r2, [r3, #24]
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800cb96:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	6999      	ldr	r1, [r3, #24]
 800cb9e:	68bb      	ldr	r3, [r7, #8]
 800cba0:	689b      	ldr	r3, [r3, #8]
 800cba2:	021a      	lsls	r2, r3, #8
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	430a      	orrs	r2, r1
 800cbaa:	619a      	str	r2, [r3, #24]
 800cbac:	e040      	b.n	800cc30 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	2b08      	cmp	r3, #8
 800cbb2:	d11b      	bne.n	800cbec <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800cbc0:	68bb      	ldr	r3, [r7, #8]
 800cbc2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800cbc4:	f000 fad6 	bl	800d174 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	69da      	ldr	r2, [r3, #28]
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	f022 020c 	bic.w	r2, r2, #12
 800cbd6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	69d9      	ldr	r1, [r3, #28]
 800cbde:	68bb      	ldr	r3, [r7, #8]
 800cbe0:	689a      	ldr	r2, [r3, #8]
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	430a      	orrs	r2, r1
 800cbe8:	61da      	str	r2, [r3, #28]
 800cbea:	e021      	b.n	800cc30 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2b0c      	cmp	r3, #12
 800cbf0:	d11c      	bne.n	800cc2c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800cbf6:	68bb      	ldr	r3, [r7, #8]
 800cbf8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800cc02:	f000 faf3 	bl	800d1ec <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	69da      	ldr	r2, [r3, #28]
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800cc14:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	69d9      	ldr	r1, [r3, #28]
 800cc1c:	68bb      	ldr	r3, [r7, #8]
 800cc1e:	689b      	ldr	r3, [r3, #8]
 800cc20:	021a      	lsls	r2, r3, #8
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	430a      	orrs	r2, r1
 800cc28:	61da      	str	r2, [r3, #28]
 800cc2a:	e001      	b.n	800cc30 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	2200      	movs	r2, #0
 800cc34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800cc38:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	3718      	adds	r7, #24
 800cc3e:	46bd      	mov	sp, r7
 800cc40:	bd80      	pop	{r7, pc}
	...

0800cc44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b084      	sub	sp, #16
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
 800cc4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cc4e:	2300      	movs	r3, #0
 800cc50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc58:	2b01      	cmp	r3, #1
 800cc5a:	d101      	bne.n	800cc60 <HAL_TIM_ConfigClockSource+0x1c>
 800cc5c:	2302      	movs	r3, #2
 800cc5e:	e0b4      	b.n	800cdca <HAL_TIM_ConfigClockSource+0x186>
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2201      	movs	r2, #1
 800cc64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	2202      	movs	r2, #2
 800cc6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	689b      	ldr	r3, [r3, #8]
 800cc76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cc78:	68ba      	ldr	r2, [r7, #8]
 800cc7a:	4b56      	ldr	r3, [pc, #344]	; (800cdd4 <HAL_TIM_ConfigClockSource+0x190>)
 800cc7c:	4013      	ands	r3, r2
 800cc7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cc80:	68bb      	ldr	r3, [r7, #8]
 800cc82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cc86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	68ba      	ldr	r2, [r7, #8]
 800cc8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc98:	d03e      	beq.n	800cd18 <HAL_TIM_ConfigClockSource+0xd4>
 800cc9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc9e:	f200 8087 	bhi.w	800cdb0 <HAL_TIM_ConfigClockSource+0x16c>
 800cca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cca6:	f000 8086 	beq.w	800cdb6 <HAL_TIM_ConfigClockSource+0x172>
 800ccaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ccae:	d87f      	bhi.n	800cdb0 <HAL_TIM_ConfigClockSource+0x16c>
 800ccb0:	2b70      	cmp	r3, #112	; 0x70
 800ccb2:	d01a      	beq.n	800ccea <HAL_TIM_ConfigClockSource+0xa6>
 800ccb4:	2b70      	cmp	r3, #112	; 0x70
 800ccb6:	d87b      	bhi.n	800cdb0 <HAL_TIM_ConfigClockSource+0x16c>
 800ccb8:	2b60      	cmp	r3, #96	; 0x60
 800ccba:	d050      	beq.n	800cd5e <HAL_TIM_ConfigClockSource+0x11a>
 800ccbc:	2b60      	cmp	r3, #96	; 0x60
 800ccbe:	d877      	bhi.n	800cdb0 <HAL_TIM_ConfigClockSource+0x16c>
 800ccc0:	2b50      	cmp	r3, #80	; 0x50
 800ccc2:	d03c      	beq.n	800cd3e <HAL_TIM_ConfigClockSource+0xfa>
 800ccc4:	2b50      	cmp	r3, #80	; 0x50
 800ccc6:	d873      	bhi.n	800cdb0 <HAL_TIM_ConfigClockSource+0x16c>
 800ccc8:	2b40      	cmp	r3, #64	; 0x40
 800ccca:	d058      	beq.n	800cd7e <HAL_TIM_ConfigClockSource+0x13a>
 800cccc:	2b40      	cmp	r3, #64	; 0x40
 800ccce:	d86f      	bhi.n	800cdb0 <HAL_TIM_ConfigClockSource+0x16c>
 800ccd0:	2b30      	cmp	r3, #48	; 0x30
 800ccd2:	d064      	beq.n	800cd9e <HAL_TIM_ConfigClockSource+0x15a>
 800ccd4:	2b30      	cmp	r3, #48	; 0x30
 800ccd6:	d86b      	bhi.n	800cdb0 <HAL_TIM_ConfigClockSource+0x16c>
 800ccd8:	2b20      	cmp	r3, #32
 800ccda:	d060      	beq.n	800cd9e <HAL_TIM_ConfigClockSource+0x15a>
 800ccdc:	2b20      	cmp	r3, #32
 800ccde:	d867      	bhi.n	800cdb0 <HAL_TIM_ConfigClockSource+0x16c>
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d05c      	beq.n	800cd9e <HAL_TIM_ConfigClockSource+0x15a>
 800cce4:	2b10      	cmp	r3, #16
 800cce6:	d05a      	beq.n	800cd9e <HAL_TIM_ConfigClockSource+0x15a>
 800cce8:	e062      	b.n	800cdb0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ccf6:	683b      	ldr	r3, [r7, #0]
 800ccf8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ccfa:	f000 facf 	bl	800d29c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	689b      	ldr	r3, [r3, #8]
 800cd04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cd06:	68bb      	ldr	r3, [r7, #8]
 800cd08:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cd0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	68ba      	ldr	r2, [r7, #8]
 800cd14:	609a      	str	r2, [r3, #8]
      break;
 800cd16:	e04f      	b.n	800cdb8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cd20:	683b      	ldr	r3, [r7, #0]
 800cd22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cd24:	683b      	ldr	r3, [r7, #0]
 800cd26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cd28:	f000 fab8 	bl	800d29c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	689a      	ldr	r2, [r3, #8]
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cd3a:	609a      	str	r2, [r3, #8]
      break;
 800cd3c:	e03c      	b.n	800cdb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cd46:	683b      	ldr	r3, [r7, #0]
 800cd48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cd4a:	461a      	mov	r2, r3
 800cd4c:	f000 f976 	bl	800d03c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	2150      	movs	r1, #80	; 0x50
 800cd56:	4618      	mov	r0, r3
 800cd58:	f000 fa85 	bl	800d266 <TIM_ITRx_SetConfig>
      break;
 800cd5c:	e02c      	b.n	800cdb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cd6a:	461a      	mov	r2, r3
 800cd6c:	f000 f9d2 	bl	800d114 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	2160      	movs	r1, #96	; 0x60
 800cd76:	4618      	mov	r0, r3
 800cd78:	f000 fa75 	bl	800d266 <TIM_ITRx_SetConfig>
      break;
 800cd7c:	e01c      	b.n	800cdb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cd82:	683b      	ldr	r3, [r7, #0]
 800cd84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cd8a:	461a      	mov	r2, r3
 800cd8c:	f000 f956 	bl	800d03c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	2140      	movs	r1, #64	; 0x40
 800cd96:	4618      	mov	r0, r3
 800cd98:	f000 fa65 	bl	800d266 <TIM_ITRx_SetConfig>
      break;
 800cd9c:	e00c      	b.n	800cdb8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681a      	ldr	r2, [r3, #0]
 800cda2:	683b      	ldr	r3, [r7, #0]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	4619      	mov	r1, r3
 800cda8:	4610      	mov	r0, r2
 800cdaa:	f000 fa5c 	bl	800d266 <TIM_ITRx_SetConfig>
      break;
 800cdae:	e003      	b.n	800cdb8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	73fb      	strb	r3, [r7, #15]
      break;
 800cdb4:	e000      	b.n	800cdb8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800cdb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	2201      	movs	r2, #1
 800cdbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800cdc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdca:	4618      	mov	r0, r3
 800cdcc:	3710      	adds	r7, #16
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	bd80      	pop	{r7, pc}
 800cdd2:	bf00      	nop
 800cdd4:	fffeff88 	.word	0xfffeff88

0800cdd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cdd8:	b480      	push	{r7}
 800cdda:	b083      	sub	sp, #12
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cde0:	bf00      	nop
 800cde2:	370c      	adds	r7, #12
 800cde4:	46bd      	mov	sp, r7
 800cde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdea:	4770      	bx	lr

0800cdec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cdec:	b480      	push	{r7}
 800cdee:	b083      	sub	sp, #12
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cdf4:	bf00      	nop
 800cdf6:	370c      	adds	r7, #12
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfe:	4770      	bx	lr

0800ce00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ce00:	b480      	push	{r7}
 800ce02:	b083      	sub	sp, #12
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ce08:	bf00      	nop
 800ce0a:	370c      	adds	r7, #12
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce12:	4770      	bx	lr

0800ce14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b085      	sub	sp, #20
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
 800ce1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	4a40      	ldr	r2, [pc, #256]	; (800cf28 <TIM_Base_SetConfig+0x114>)
 800ce28:	4293      	cmp	r3, r2
 800ce2a:	d013      	beq.n	800ce54 <TIM_Base_SetConfig+0x40>
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce32:	d00f      	beq.n	800ce54 <TIM_Base_SetConfig+0x40>
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	4a3d      	ldr	r2, [pc, #244]	; (800cf2c <TIM_Base_SetConfig+0x118>)
 800ce38:	4293      	cmp	r3, r2
 800ce3a:	d00b      	beq.n	800ce54 <TIM_Base_SetConfig+0x40>
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	4a3c      	ldr	r2, [pc, #240]	; (800cf30 <TIM_Base_SetConfig+0x11c>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d007      	beq.n	800ce54 <TIM_Base_SetConfig+0x40>
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	4a3b      	ldr	r2, [pc, #236]	; (800cf34 <TIM_Base_SetConfig+0x120>)
 800ce48:	4293      	cmp	r3, r2
 800ce4a:	d003      	beq.n	800ce54 <TIM_Base_SetConfig+0x40>
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	4a3a      	ldr	r2, [pc, #232]	; (800cf38 <TIM_Base_SetConfig+0x124>)
 800ce50:	4293      	cmp	r3, r2
 800ce52:	d108      	bne.n	800ce66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	685b      	ldr	r3, [r3, #4]
 800ce60:	68fa      	ldr	r2, [r7, #12]
 800ce62:	4313      	orrs	r3, r2
 800ce64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	4a2f      	ldr	r2, [pc, #188]	; (800cf28 <TIM_Base_SetConfig+0x114>)
 800ce6a:	4293      	cmp	r3, r2
 800ce6c:	d02b      	beq.n	800cec6 <TIM_Base_SetConfig+0xb2>
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce74:	d027      	beq.n	800cec6 <TIM_Base_SetConfig+0xb2>
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	4a2c      	ldr	r2, [pc, #176]	; (800cf2c <TIM_Base_SetConfig+0x118>)
 800ce7a:	4293      	cmp	r3, r2
 800ce7c:	d023      	beq.n	800cec6 <TIM_Base_SetConfig+0xb2>
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	4a2b      	ldr	r2, [pc, #172]	; (800cf30 <TIM_Base_SetConfig+0x11c>)
 800ce82:	4293      	cmp	r3, r2
 800ce84:	d01f      	beq.n	800cec6 <TIM_Base_SetConfig+0xb2>
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	4a2a      	ldr	r2, [pc, #168]	; (800cf34 <TIM_Base_SetConfig+0x120>)
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d01b      	beq.n	800cec6 <TIM_Base_SetConfig+0xb2>
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	4a29      	ldr	r2, [pc, #164]	; (800cf38 <TIM_Base_SetConfig+0x124>)
 800ce92:	4293      	cmp	r3, r2
 800ce94:	d017      	beq.n	800cec6 <TIM_Base_SetConfig+0xb2>
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	4a28      	ldr	r2, [pc, #160]	; (800cf3c <TIM_Base_SetConfig+0x128>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d013      	beq.n	800cec6 <TIM_Base_SetConfig+0xb2>
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	4a27      	ldr	r2, [pc, #156]	; (800cf40 <TIM_Base_SetConfig+0x12c>)
 800cea2:	4293      	cmp	r3, r2
 800cea4:	d00f      	beq.n	800cec6 <TIM_Base_SetConfig+0xb2>
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	4a26      	ldr	r2, [pc, #152]	; (800cf44 <TIM_Base_SetConfig+0x130>)
 800ceaa:	4293      	cmp	r3, r2
 800ceac:	d00b      	beq.n	800cec6 <TIM_Base_SetConfig+0xb2>
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	4a25      	ldr	r2, [pc, #148]	; (800cf48 <TIM_Base_SetConfig+0x134>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d007      	beq.n	800cec6 <TIM_Base_SetConfig+0xb2>
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	4a24      	ldr	r2, [pc, #144]	; (800cf4c <TIM_Base_SetConfig+0x138>)
 800ceba:	4293      	cmp	r3, r2
 800cebc:	d003      	beq.n	800cec6 <TIM_Base_SetConfig+0xb2>
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	4a23      	ldr	r2, [pc, #140]	; (800cf50 <TIM_Base_SetConfig+0x13c>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	d108      	bne.n	800ced8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cecc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	68db      	ldr	r3, [r3, #12]
 800ced2:	68fa      	ldr	r2, [r7, #12]
 800ced4:	4313      	orrs	r3, r2
 800ced6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	695b      	ldr	r3, [r3, #20]
 800cee2:	4313      	orrs	r3, r2
 800cee4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	68fa      	ldr	r2, [r7, #12]
 800ceea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ceec:	683b      	ldr	r3, [r7, #0]
 800ceee:	689a      	ldr	r2, [r3, #8]
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	681a      	ldr	r2, [r3, #0]
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	4a0a      	ldr	r2, [pc, #40]	; (800cf28 <TIM_Base_SetConfig+0x114>)
 800cf00:	4293      	cmp	r3, r2
 800cf02:	d003      	beq.n	800cf0c <TIM_Base_SetConfig+0xf8>
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	4a0c      	ldr	r2, [pc, #48]	; (800cf38 <TIM_Base_SetConfig+0x124>)
 800cf08:	4293      	cmp	r3, r2
 800cf0a:	d103      	bne.n	800cf14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	691a      	ldr	r2, [r3, #16]
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2201      	movs	r2, #1
 800cf18:	615a      	str	r2, [r3, #20]
}
 800cf1a:	bf00      	nop
 800cf1c:	3714      	adds	r7, #20
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf24:	4770      	bx	lr
 800cf26:	bf00      	nop
 800cf28:	40010000 	.word	0x40010000
 800cf2c:	40000400 	.word	0x40000400
 800cf30:	40000800 	.word	0x40000800
 800cf34:	40000c00 	.word	0x40000c00
 800cf38:	40010400 	.word	0x40010400
 800cf3c:	40014000 	.word	0x40014000
 800cf40:	40014400 	.word	0x40014400
 800cf44:	40014800 	.word	0x40014800
 800cf48:	40001800 	.word	0x40001800
 800cf4c:	40001c00 	.word	0x40001c00
 800cf50:	40002000 	.word	0x40002000

0800cf54 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800cf54:	b480      	push	{r7}
 800cf56:	b087      	sub	sp, #28
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	60f8      	str	r0, [r7, #12]
 800cf5c:	60b9      	str	r1, [r7, #8]
 800cf5e:	607a      	str	r2, [r7, #4]
 800cf60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	6a1b      	ldr	r3, [r3, #32]
 800cf66:	f023 0201 	bic.w	r2, r3, #1
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	699b      	ldr	r3, [r3, #24]
 800cf72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	6a1b      	ldr	r3, [r3, #32]
 800cf78:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	4a28      	ldr	r2, [pc, #160]	; (800d020 <TIM_TI1_SetConfig+0xcc>)
 800cf7e:	4293      	cmp	r3, r2
 800cf80:	d01b      	beq.n	800cfba <TIM_TI1_SetConfig+0x66>
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cf88:	d017      	beq.n	800cfba <TIM_TI1_SetConfig+0x66>
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	4a25      	ldr	r2, [pc, #148]	; (800d024 <TIM_TI1_SetConfig+0xd0>)
 800cf8e:	4293      	cmp	r3, r2
 800cf90:	d013      	beq.n	800cfba <TIM_TI1_SetConfig+0x66>
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	4a24      	ldr	r2, [pc, #144]	; (800d028 <TIM_TI1_SetConfig+0xd4>)
 800cf96:	4293      	cmp	r3, r2
 800cf98:	d00f      	beq.n	800cfba <TIM_TI1_SetConfig+0x66>
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	4a23      	ldr	r2, [pc, #140]	; (800d02c <TIM_TI1_SetConfig+0xd8>)
 800cf9e:	4293      	cmp	r3, r2
 800cfa0:	d00b      	beq.n	800cfba <TIM_TI1_SetConfig+0x66>
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	4a22      	ldr	r2, [pc, #136]	; (800d030 <TIM_TI1_SetConfig+0xdc>)
 800cfa6:	4293      	cmp	r3, r2
 800cfa8:	d007      	beq.n	800cfba <TIM_TI1_SetConfig+0x66>
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	4a21      	ldr	r2, [pc, #132]	; (800d034 <TIM_TI1_SetConfig+0xe0>)
 800cfae:	4293      	cmp	r3, r2
 800cfb0:	d003      	beq.n	800cfba <TIM_TI1_SetConfig+0x66>
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	4a20      	ldr	r2, [pc, #128]	; (800d038 <TIM_TI1_SetConfig+0xe4>)
 800cfb6:	4293      	cmp	r3, r2
 800cfb8:	d101      	bne.n	800cfbe <TIM_TI1_SetConfig+0x6a>
 800cfba:	2301      	movs	r3, #1
 800cfbc:	e000      	b.n	800cfc0 <TIM_TI1_SetConfig+0x6c>
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d008      	beq.n	800cfd6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800cfc4:	697b      	ldr	r3, [r7, #20]
 800cfc6:	f023 0303 	bic.w	r3, r3, #3
 800cfca:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800cfcc:	697a      	ldr	r2, [r7, #20]
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	4313      	orrs	r3, r2
 800cfd2:	617b      	str	r3, [r7, #20]
 800cfd4:	e003      	b.n	800cfde <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800cfd6:	697b      	ldr	r3, [r7, #20]
 800cfd8:	f043 0301 	orr.w	r3, r3, #1
 800cfdc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cfde:	697b      	ldr	r3, [r7, #20]
 800cfe0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cfe4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	011b      	lsls	r3, r3, #4
 800cfea:	b2db      	uxtb	r3, r3
 800cfec:	697a      	ldr	r2, [r7, #20]
 800cfee:	4313      	orrs	r3, r2
 800cff0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cff2:	693b      	ldr	r3, [r7, #16]
 800cff4:	f023 030a 	bic.w	r3, r3, #10
 800cff8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800cffa:	68bb      	ldr	r3, [r7, #8]
 800cffc:	f003 030a 	and.w	r3, r3, #10
 800d000:	693a      	ldr	r2, [r7, #16]
 800d002:	4313      	orrs	r3, r2
 800d004:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	697a      	ldr	r2, [r7, #20]
 800d00a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	693a      	ldr	r2, [r7, #16]
 800d010:	621a      	str	r2, [r3, #32]
}
 800d012:	bf00      	nop
 800d014:	371c      	adds	r7, #28
 800d016:	46bd      	mov	sp, r7
 800d018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01c:	4770      	bx	lr
 800d01e:	bf00      	nop
 800d020:	40010000 	.word	0x40010000
 800d024:	40000400 	.word	0x40000400
 800d028:	40000800 	.word	0x40000800
 800d02c:	40000c00 	.word	0x40000c00
 800d030:	40010400 	.word	0x40010400
 800d034:	40014000 	.word	0x40014000
 800d038:	40001800 	.word	0x40001800

0800d03c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d03c:	b480      	push	{r7}
 800d03e:	b087      	sub	sp, #28
 800d040:	af00      	add	r7, sp, #0
 800d042:	60f8      	str	r0, [r7, #12]
 800d044:	60b9      	str	r1, [r7, #8]
 800d046:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	6a1b      	ldr	r3, [r3, #32]
 800d04c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	6a1b      	ldr	r3, [r3, #32]
 800d052:	f023 0201 	bic.w	r2, r3, #1
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	699b      	ldr	r3, [r3, #24]
 800d05e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d060:	693b      	ldr	r3, [r7, #16]
 800d062:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d066:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	011b      	lsls	r3, r3, #4
 800d06c:	693a      	ldr	r2, [r7, #16]
 800d06e:	4313      	orrs	r3, r2
 800d070:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d072:	697b      	ldr	r3, [r7, #20]
 800d074:	f023 030a 	bic.w	r3, r3, #10
 800d078:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d07a:	697a      	ldr	r2, [r7, #20]
 800d07c:	68bb      	ldr	r3, [r7, #8]
 800d07e:	4313      	orrs	r3, r2
 800d080:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	693a      	ldr	r2, [r7, #16]
 800d086:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	697a      	ldr	r2, [r7, #20]
 800d08c:	621a      	str	r2, [r3, #32]
}
 800d08e:	bf00      	nop
 800d090:	371c      	adds	r7, #28
 800d092:	46bd      	mov	sp, r7
 800d094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d098:	4770      	bx	lr

0800d09a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d09a:	b480      	push	{r7}
 800d09c:	b087      	sub	sp, #28
 800d09e:	af00      	add	r7, sp, #0
 800d0a0:	60f8      	str	r0, [r7, #12]
 800d0a2:	60b9      	str	r1, [r7, #8]
 800d0a4:	607a      	str	r2, [r7, #4]
 800d0a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	6a1b      	ldr	r3, [r3, #32]
 800d0ac:	f023 0210 	bic.w	r2, r3, #16
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	699b      	ldr	r3, [r3, #24]
 800d0b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	6a1b      	ldr	r3, [r3, #32]
 800d0be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d0c0:	697b      	ldr	r3, [r7, #20]
 800d0c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d0c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	021b      	lsls	r3, r3, #8
 800d0cc:	697a      	ldr	r2, [r7, #20]
 800d0ce:	4313      	orrs	r3, r2
 800d0d0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d0d2:	697b      	ldr	r3, [r7, #20]
 800d0d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d0d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d0da:	683b      	ldr	r3, [r7, #0]
 800d0dc:	031b      	lsls	r3, r3, #12
 800d0de:	b29b      	uxth	r3, r3
 800d0e0:	697a      	ldr	r2, [r7, #20]
 800d0e2:	4313      	orrs	r3, r2
 800d0e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d0ec:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	011b      	lsls	r3, r3, #4
 800d0f2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800d0f6:	693a      	ldr	r2, [r7, #16]
 800d0f8:	4313      	orrs	r3, r2
 800d0fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	697a      	ldr	r2, [r7, #20]
 800d100:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	693a      	ldr	r2, [r7, #16]
 800d106:	621a      	str	r2, [r3, #32]
}
 800d108:	bf00      	nop
 800d10a:	371c      	adds	r7, #28
 800d10c:	46bd      	mov	sp, r7
 800d10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d112:	4770      	bx	lr

0800d114 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d114:	b480      	push	{r7}
 800d116:	b087      	sub	sp, #28
 800d118:	af00      	add	r7, sp, #0
 800d11a:	60f8      	str	r0, [r7, #12]
 800d11c:	60b9      	str	r1, [r7, #8]
 800d11e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	6a1b      	ldr	r3, [r3, #32]
 800d124:	f023 0210 	bic.w	r2, r3, #16
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	699b      	ldr	r3, [r3, #24]
 800d130:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	6a1b      	ldr	r3, [r3, #32]
 800d136:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d138:	697b      	ldr	r3, [r7, #20]
 800d13a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d13e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	031b      	lsls	r3, r3, #12
 800d144:	697a      	ldr	r2, [r7, #20]
 800d146:	4313      	orrs	r3, r2
 800d148:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d14a:	693b      	ldr	r3, [r7, #16]
 800d14c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d150:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d152:	68bb      	ldr	r3, [r7, #8]
 800d154:	011b      	lsls	r3, r3, #4
 800d156:	693a      	ldr	r2, [r7, #16]
 800d158:	4313      	orrs	r3, r2
 800d15a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	697a      	ldr	r2, [r7, #20]
 800d160:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	693a      	ldr	r2, [r7, #16]
 800d166:	621a      	str	r2, [r3, #32]
}
 800d168:	bf00      	nop
 800d16a:	371c      	adds	r7, #28
 800d16c:	46bd      	mov	sp, r7
 800d16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d172:	4770      	bx	lr

0800d174 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d174:	b480      	push	{r7}
 800d176:	b087      	sub	sp, #28
 800d178:	af00      	add	r7, sp, #0
 800d17a:	60f8      	str	r0, [r7, #12]
 800d17c:	60b9      	str	r1, [r7, #8]
 800d17e:	607a      	str	r2, [r7, #4]
 800d180:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	6a1b      	ldr	r3, [r3, #32]
 800d186:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	69db      	ldr	r3, [r3, #28]
 800d192:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	6a1b      	ldr	r3, [r3, #32]
 800d198:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d19a:	697b      	ldr	r3, [r7, #20]
 800d19c:	f023 0303 	bic.w	r3, r3, #3
 800d1a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800d1a2:	697a      	ldr	r2, [r7, #20]
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	4313      	orrs	r3, r2
 800d1a8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d1aa:	697b      	ldr	r3, [r7, #20]
 800d1ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d1b0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d1b2:	683b      	ldr	r3, [r7, #0]
 800d1b4:	011b      	lsls	r3, r3, #4
 800d1b6:	b2db      	uxtb	r3, r3
 800d1b8:	697a      	ldr	r2, [r7, #20]
 800d1ba:	4313      	orrs	r3, r2
 800d1bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d1be:	693b      	ldr	r3, [r7, #16]
 800d1c0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800d1c4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d1c6:	68bb      	ldr	r3, [r7, #8]
 800d1c8:	021b      	lsls	r3, r3, #8
 800d1ca:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800d1ce:	693a      	ldr	r2, [r7, #16]
 800d1d0:	4313      	orrs	r3, r2
 800d1d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	697a      	ldr	r2, [r7, #20]
 800d1d8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	693a      	ldr	r2, [r7, #16]
 800d1de:	621a      	str	r2, [r3, #32]
}
 800d1e0:	bf00      	nop
 800d1e2:	371c      	adds	r7, #28
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ea:	4770      	bx	lr

0800d1ec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d1ec:	b480      	push	{r7}
 800d1ee:	b087      	sub	sp, #28
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	60f8      	str	r0, [r7, #12]
 800d1f4:	60b9      	str	r1, [r7, #8]
 800d1f6:	607a      	str	r2, [r7, #4]
 800d1f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	6a1b      	ldr	r3, [r3, #32]
 800d1fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	69db      	ldr	r3, [r3, #28]
 800d20a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	6a1b      	ldr	r3, [r3, #32]
 800d210:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d212:	697b      	ldr	r3, [r7, #20]
 800d214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d218:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	021b      	lsls	r3, r3, #8
 800d21e:	697a      	ldr	r2, [r7, #20]
 800d220:	4313      	orrs	r3, r2
 800d222:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d224:	697b      	ldr	r3, [r7, #20]
 800d226:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d22a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	031b      	lsls	r3, r3, #12
 800d230:	b29b      	uxth	r3, r3
 800d232:	697a      	ldr	r2, [r7, #20]
 800d234:	4313      	orrs	r3, r2
 800d236:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d238:	693b      	ldr	r3, [r7, #16]
 800d23a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800d23e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d240:	68bb      	ldr	r3, [r7, #8]
 800d242:	031b      	lsls	r3, r3, #12
 800d244:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800d248:	693a      	ldr	r2, [r7, #16]
 800d24a:	4313      	orrs	r3, r2
 800d24c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	697a      	ldr	r2, [r7, #20]
 800d252:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	693a      	ldr	r2, [r7, #16]
 800d258:	621a      	str	r2, [r3, #32]
}
 800d25a:	bf00      	nop
 800d25c:	371c      	adds	r7, #28
 800d25e:	46bd      	mov	sp, r7
 800d260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d264:	4770      	bx	lr

0800d266 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d266:	b480      	push	{r7}
 800d268:	b085      	sub	sp, #20
 800d26a:	af00      	add	r7, sp, #0
 800d26c:	6078      	str	r0, [r7, #4]
 800d26e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	689b      	ldr	r3, [r3, #8]
 800d274:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d27c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d27e:	683a      	ldr	r2, [r7, #0]
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	4313      	orrs	r3, r2
 800d284:	f043 0307 	orr.w	r3, r3, #7
 800d288:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	68fa      	ldr	r2, [r7, #12]
 800d28e:	609a      	str	r2, [r3, #8]
}
 800d290:	bf00      	nop
 800d292:	3714      	adds	r7, #20
 800d294:	46bd      	mov	sp, r7
 800d296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d29a:	4770      	bx	lr

0800d29c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d29c:	b480      	push	{r7}
 800d29e:	b087      	sub	sp, #28
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	60f8      	str	r0, [r7, #12]
 800d2a4:	60b9      	str	r1, [r7, #8]
 800d2a6:	607a      	str	r2, [r7, #4]
 800d2a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	689b      	ldr	r3, [r3, #8]
 800d2ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d2b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	021a      	lsls	r2, r3, #8
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	431a      	orrs	r2, r3
 800d2c0:	68bb      	ldr	r3, [r7, #8]
 800d2c2:	4313      	orrs	r3, r2
 800d2c4:	697a      	ldr	r2, [r7, #20]
 800d2c6:	4313      	orrs	r3, r2
 800d2c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	697a      	ldr	r2, [r7, #20]
 800d2ce:	609a      	str	r2, [r3, #8]
}
 800d2d0:	bf00      	nop
 800d2d2:	371c      	adds	r7, #28
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2da:	4770      	bx	lr

0800d2dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d2dc:	b480      	push	{r7}
 800d2de:	b087      	sub	sp, #28
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	60f8      	str	r0, [r7, #12]
 800d2e4:	60b9      	str	r1, [r7, #8]
 800d2e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d2e8:	68bb      	ldr	r3, [r7, #8]
 800d2ea:	f003 031f 	and.w	r3, r3, #31
 800d2ee:	2201      	movs	r2, #1
 800d2f0:	fa02 f303 	lsl.w	r3, r2, r3
 800d2f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	6a1a      	ldr	r2, [r3, #32]
 800d2fa:	697b      	ldr	r3, [r7, #20]
 800d2fc:	43db      	mvns	r3, r3
 800d2fe:	401a      	ands	r2, r3
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	6a1a      	ldr	r2, [r3, #32]
 800d308:	68bb      	ldr	r3, [r7, #8]
 800d30a:	f003 031f 	and.w	r3, r3, #31
 800d30e:	6879      	ldr	r1, [r7, #4]
 800d310:	fa01 f303 	lsl.w	r3, r1, r3
 800d314:	431a      	orrs	r2, r3
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	621a      	str	r2, [r3, #32]
}
 800d31a:	bf00      	nop
 800d31c:	371c      	adds	r7, #28
 800d31e:	46bd      	mov	sp, r7
 800d320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d324:	4770      	bx	lr
	...

0800d328 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d328:	b480      	push	{r7}
 800d32a:	b085      	sub	sp, #20
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
 800d330:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d338:	2b01      	cmp	r3, #1
 800d33a:	d101      	bne.n	800d340 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d33c:	2302      	movs	r3, #2
 800d33e:	e06d      	b.n	800d41c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2201      	movs	r2, #1
 800d344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	2202      	movs	r2, #2
 800d34c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	685b      	ldr	r3, [r3, #4]
 800d356:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	689b      	ldr	r3, [r3, #8]
 800d35e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	4a30      	ldr	r2, [pc, #192]	; (800d428 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d366:	4293      	cmp	r3, r2
 800d368:	d004      	beq.n	800d374 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	4a2f      	ldr	r2, [pc, #188]	; (800d42c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d370:	4293      	cmp	r3, r2
 800d372:	d108      	bne.n	800d386 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d37a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	685b      	ldr	r3, [r3, #4]
 800d380:	68fa      	ldr	r2, [r7, #12]
 800d382:	4313      	orrs	r3, r2
 800d384:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d38c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	68fa      	ldr	r2, [r7, #12]
 800d394:	4313      	orrs	r3, r2
 800d396:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	68fa      	ldr	r2, [r7, #12]
 800d39e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	4a20      	ldr	r2, [pc, #128]	; (800d428 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d022      	beq.n	800d3f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3b2:	d01d      	beq.n	800d3f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	4a1d      	ldr	r2, [pc, #116]	; (800d430 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d3ba:	4293      	cmp	r3, r2
 800d3bc:	d018      	beq.n	800d3f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	4a1c      	ldr	r2, [pc, #112]	; (800d434 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d3c4:	4293      	cmp	r3, r2
 800d3c6:	d013      	beq.n	800d3f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	4a1a      	ldr	r2, [pc, #104]	; (800d438 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d3ce:	4293      	cmp	r3, r2
 800d3d0:	d00e      	beq.n	800d3f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	4a15      	ldr	r2, [pc, #84]	; (800d42c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d3d8:	4293      	cmp	r3, r2
 800d3da:	d009      	beq.n	800d3f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	4a16      	ldr	r2, [pc, #88]	; (800d43c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d3e2:	4293      	cmp	r3, r2
 800d3e4:	d004      	beq.n	800d3f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	4a15      	ldr	r2, [pc, #84]	; (800d440 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d3ec:	4293      	cmp	r3, r2
 800d3ee:	d10c      	bne.n	800d40a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d3f6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d3f8:	683b      	ldr	r3, [r7, #0]
 800d3fa:	689b      	ldr	r3, [r3, #8]
 800d3fc:	68ba      	ldr	r2, [r7, #8]
 800d3fe:	4313      	orrs	r3, r2
 800d400:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	68ba      	ldr	r2, [r7, #8]
 800d408:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	2201      	movs	r2, #1
 800d40e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	2200      	movs	r2, #0
 800d416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d41a:	2300      	movs	r3, #0
}
 800d41c:	4618      	mov	r0, r3
 800d41e:	3714      	adds	r7, #20
 800d420:	46bd      	mov	sp, r7
 800d422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d426:	4770      	bx	lr
 800d428:	40010000 	.word	0x40010000
 800d42c:	40010400 	.word	0x40010400
 800d430:	40000400 	.word	0x40000400
 800d434:	40000800 	.word	0x40000800
 800d438:	40000c00 	.word	0x40000c00
 800d43c:	40014000 	.word	0x40014000
 800d440:	40001800 	.word	0x40001800

0800d444 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d444:	b480      	push	{r7}
 800d446:	b083      	sub	sp, #12
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d44c:	bf00      	nop
 800d44e:	370c      	adds	r7, #12
 800d450:	46bd      	mov	sp, r7
 800d452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d456:	4770      	bx	lr

0800d458 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d458:	b480      	push	{r7}
 800d45a:	b083      	sub	sp, #12
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d460:	bf00      	nop
 800d462:	370c      	adds	r7, #12
 800d464:	46bd      	mov	sp, r7
 800d466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46a:	4770      	bx	lr

0800d46c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d46c:	b480      	push	{r7}
 800d46e:	b083      	sub	sp, #12
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d474:	bf00      	nop
 800d476:	370c      	adds	r7, #12
 800d478:	46bd      	mov	sp, r7
 800d47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47e:	4770      	bx	lr

0800d480 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d480:	b580      	push	{r7, lr}
 800d482:	b082      	sub	sp, #8
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d101      	bne.n	800d492 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d48e:	2301      	movs	r3, #1
 800d490:	e040      	b.n	800d514 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d496:	2b00      	cmp	r3, #0
 800d498:	d106      	bne.n	800d4a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2200      	movs	r2, #0
 800d49e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d4a2:	6878      	ldr	r0, [r7, #4]
 800d4a4:	f7f6 fdc0 	bl	8004028 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2224      	movs	r2, #36	; 0x24
 800d4ac:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	681a      	ldr	r2, [r3, #0]
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	f022 0201 	bic.w	r2, r2, #1
 800d4bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d4be:	6878      	ldr	r0, [r7, #4]
 800d4c0:	f000 f82c 	bl	800d51c <UART_SetConfig>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	2b01      	cmp	r3, #1
 800d4c8:	d101      	bne.n	800d4ce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	e022      	b.n	800d514 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d002      	beq.n	800d4dc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800d4d6:	6878      	ldr	r0, [r7, #4]
 800d4d8:	f000 fa84 	bl	800d9e4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	685a      	ldr	r2, [r3, #4]
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d4ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	689a      	ldr	r2, [r3, #8]
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d4fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	681a      	ldr	r2, [r3, #0]
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	f042 0201 	orr.w	r2, r2, #1
 800d50a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d50c:	6878      	ldr	r0, [r7, #4]
 800d50e:	f000 fb0b 	bl	800db28 <UART_CheckIdleState>
 800d512:	4603      	mov	r3, r0
}
 800d514:	4618      	mov	r0, r3
 800d516:	3708      	adds	r7, #8
 800d518:	46bd      	mov	sp, r7
 800d51a:	bd80      	pop	{r7, pc}

0800d51c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	b088      	sub	sp, #32
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d524:	2300      	movs	r3, #0
 800d526:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	689a      	ldr	r2, [r3, #8]
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	691b      	ldr	r3, [r3, #16]
 800d530:	431a      	orrs	r2, r3
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	695b      	ldr	r3, [r3, #20]
 800d536:	431a      	orrs	r2, r3
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	69db      	ldr	r3, [r3, #28]
 800d53c:	4313      	orrs	r3, r2
 800d53e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	681a      	ldr	r2, [r3, #0]
 800d546:	4ba6      	ldr	r3, [pc, #664]	; (800d7e0 <UART_SetConfig+0x2c4>)
 800d548:	4013      	ands	r3, r2
 800d54a:	687a      	ldr	r2, [r7, #4]
 800d54c:	6812      	ldr	r2, [r2, #0]
 800d54e:	6979      	ldr	r1, [r7, #20]
 800d550:	430b      	orrs	r3, r1
 800d552:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	685b      	ldr	r3, [r3, #4]
 800d55a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	68da      	ldr	r2, [r3, #12]
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	430a      	orrs	r2, r1
 800d568:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	699b      	ldr	r3, [r3, #24]
 800d56e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	6a1b      	ldr	r3, [r3, #32]
 800d574:	697a      	ldr	r2, [r7, #20]
 800d576:	4313      	orrs	r3, r2
 800d578:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	689b      	ldr	r3, [r3, #8]
 800d580:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	697a      	ldr	r2, [r7, #20]
 800d58a:	430a      	orrs	r2, r1
 800d58c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	4a94      	ldr	r2, [pc, #592]	; (800d7e4 <UART_SetConfig+0x2c8>)
 800d594:	4293      	cmp	r3, r2
 800d596:	d120      	bne.n	800d5da <UART_SetConfig+0xbe>
 800d598:	4b93      	ldr	r3, [pc, #588]	; (800d7e8 <UART_SetConfig+0x2cc>)
 800d59a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d59e:	f003 0303 	and.w	r3, r3, #3
 800d5a2:	2b03      	cmp	r3, #3
 800d5a4:	d816      	bhi.n	800d5d4 <UART_SetConfig+0xb8>
 800d5a6:	a201      	add	r2, pc, #4	; (adr r2, 800d5ac <UART_SetConfig+0x90>)
 800d5a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5ac:	0800d5bd 	.word	0x0800d5bd
 800d5b0:	0800d5c9 	.word	0x0800d5c9
 800d5b4:	0800d5c3 	.word	0x0800d5c3
 800d5b8:	0800d5cf 	.word	0x0800d5cf
 800d5bc:	2301      	movs	r3, #1
 800d5be:	77fb      	strb	r3, [r7, #31]
 800d5c0:	e150      	b.n	800d864 <UART_SetConfig+0x348>
 800d5c2:	2302      	movs	r3, #2
 800d5c4:	77fb      	strb	r3, [r7, #31]
 800d5c6:	e14d      	b.n	800d864 <UART_SetConfig+0x348>
 800d5c8:	2304      	movs	r3, #4
 800d5ca:	77fb      	strb	r3, [r7, #31]
 800d5cc:	e14a      	b.n	800d864 <UART_SetConfig+0x348>
 800d5ce:	2308      	movs	r3, #8
 800d5d0:	77fb      	strb	r3, [r7, #31]
 800d5d2:	e147      	b.n	800d864 <UART_SetConfig+0x348>
 800d5d4:	2310      	movs	r3, #16
 800d5d6:	77fb      	strb	r3, [r7, #31]
 800d5d8:	e144      	b.n	800d864 <UART_SetConfig+0x348>
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	4a83      	ldr	r2, [pc, #524]	; (800d7ec <UART_SetConfig+0x2d0>)
 800d5e0:	4293      	cmp	r3, r2
 800d5e2:	d132      	bne.n	800d64a <UART_SetConfig+0x12e>
 800d5e4:	4b80      	ldr	r3, [pc, #512]	; (800d7e8 <UART_SetConfig+0x2cc>)
 800d5e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d5ea:	f003 030c 	and.w	r3, r3, #12
 800d5ee:	2b0c      	cmp	r3, #12
 800d5f0:	d828      	bhi.n	800d644 <UART_SetConfig+0x128>
 800d5f2:	a201      	add	r2, pc, #4	; (adr r2, 800d5f8 <UART_SetConfig+0xdc>)
 800d5f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5f8:	0800d62d 	.word	0x0800d62d
 800d5fc:	0800d645 	.word	0x0800d645
 800d600:	0800d645 	.word	0x0800d645
 800d604:	0800d645 	.word	0x0800d645
 800d608:	0800d639 	.word	0x0800d639
 800d60c:	0800d645 	.word	0x0800d645
 800d610:	0800d645 	.word	0x0800d645
 800d614:	0800d645 	.word	0x0800d645
 800d618:	0800d633 	.word	0x0800d633
 800d61c:	0800d645 	.word	0x0800d645
 800d620:	0800d645 	.word	0x0800d645
 800d624:	0800d645 	.word	0x0800d645
 800d628:	0800d63f 	.word	0x0800d63f
 800d62c:	2300      	movs	r3, #0
 800d62e:	77fb      	strb	r3, [r7, #31]
 800d630:	e118      	b.n	800d864 <UART_SetConfig+0x348>
 800d632:	2302      	movs	r3, #2
 800d634:	77fb      	strb	r3, [r7, #31]
 800d636:	e115      	b.n	800d864 <UART_SetConfig+0x348>
 800d638:	2304      	movs	r3, #4
 800d63a:	77fb      	strb	r3, [r7, #31]
 800d63c:	e112      	b.n	800d864 <UART_SetConfig+0x348>
 800d63e:	2308      	movs	r3, #8
 800d640:	77fb      	strb	r3, [r7, #31]
 800d642:	e10f      	b.n	800d864 <UART_SetConfig+0x348>
 800d644:	2310      	movs	r3, #16
 800d646:	77fb      	strb	r3, [r7, #31]
 800d648:	e10c      	b.n	800d864 <UART_SetConfig+0x348>
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	4a68      	ldr	r2, [pc, #416]	; (800d7f0 <UART_SetConfig+0x2d4>)
 800d650:	4293      	cmp	r3, r2
 800d652:	d120      	bne.n	800d696 <UART_SetConfig+0x17a>
 800d654:	4b64      	ldr	r3, [pc, #400]	; (800d7e8 <UART_SetConfig+0x2cc>)
 800d656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d65a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800d65e:	2b30      	cmp	r3, #48	; 0x30
 800d660:	d013      	beq.n	800d68a <UART_SetConfig+0x16e>
 800d662:	2b30      	cmp	r3, #48	; 0x30
 800d664:	d814      	bhi.n	800d690 <UART_SetConfig+0x174>
 800d666:	2b20      	cmp	r3, #32
 800d668:	d009      	beq.n	800d67e <UART_SetConfig+0x162>
 800d66a:	2b20      	cmp	r3, #32
 800d66c:	d810      	bhi.n	800d690 <UART_SetConfig+0x174>
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d002      	beq.n	800d678 <UART_SetConfig+0x15c>
 800d672:	2b10      	cmp	r3, #16
 800d674:	d006      	beq.n	800d684 <UART_SetConfig+0x168>
 800d676:	e00b      	b.n	800d690 <UART_SetConfig+0x174>
 800d678:	2300      	movs	r3, #0
 800d67a:	77fb      	strb	r3, [r7, #31]
 800d67c:	e0f2      	b.n	800d864 <UART_SetConfig+0x348>
 800d67e:	2302      	movs	r3, #2
 800d680:	77fb      	strb	r3, [r7, #31]
 800d682:	e0ef      	b.n	800d864 <UART_SetConfig+0x348>
 800d684:	2304      	movs	r3, #4
 800d686:	77fb      	strb	r3, [r7, #31]
 800d688:	e0ec      	b.n	800d864 <UART_SetConfig+0x348>
 800d68a:	2308      	movs	r3, #8
 800d68c:	77fb      	strb	r3, [r7, #31]
 800d68e:	e0e9      	b.n	800d864 <UART_SetConfig+0x348>
 800d690:	2310      	movs	r3, #16
 800d692:	77fb      	strb	r3, [r7, #31]
 800d694:	e0e6      	b.n	800d864 <UART_SetConfig+0x348>
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	4a56      	ldr	r2, [pc, #344]	; (800d7f4 <UART_SetConfig+0x2d8>)
 800d69c:	4293      	cmp	r3, r2
 800d69e:	d120      	bne.n	800d6e2 <UART_SetConfig+0x1c6>
 800d6a0:	4b51      	ldr	r3, [pc, #324]	; (800d7e8 <UART_SetConfig+0x2cc>)
 800d6a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d6a6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800d6aa:	2bc0      	cmp	r3, #192	; 0xc0
 800d6ac:	d013      	beq.n	800d6d6 <UART_SetConfig+0x1ba>
 800d6ae:	2bc0      	cmp	r3, #192	; 0xc0
 800d6b0:	d814      	bhi.n	800d6dc <UART_SetConfig+0x1c0>
 800d6b2:	2b80      	cmp	r3, #128	; 0x80
 800d6b4:	d009      	beq.n	800d6ca <UART_SetConfig+0x1ae>
 800d6b6:	2b80      	cmp	r3, #128	; 0x80
 800d6b8:	d810      	bhi.n	800d6dc <UART_SetConfig+0x1c0>
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d002      	beq.n	800d6c4 <UART_SetConfig+0x1a8>
 800d6be:	2b40      	cmp	r3, #64	; 0x40
 800d6c0:	d006      	beq.n	800d6d0 <UART_SetConfig+0x1b4>
 800d6c2:	e00b      	b.n	800d6dc <UART_SetConfig+0x1c0>
 800d6c4:	2300      	movs	r3, #0
 800d6c6:	77fb      	strb	r3, [r7, #31]
 800d6c8:	e0cc      	b.n	800d864 <UART_SetConfig+0x348>
 800d6ca:	2302      	movs	r3, #2
 800d6cc:	77fb      	strb	r3, [r7, #31]
 800d6ce:	e0c9      	b.n	800d864 <UART_SetConfig+0x348>
 800d6d0:	2304      	movs	r3, #4
 800d6d2:	77fb      	strb	r3, [r7, #31]
 800d6d4:	e0c6      	b.n	800d864 <UART_SetConfig+0x348>
 800d6d6:	2308      	movs	r3, #8
 800d6d8:	77fb      	strb	r3, [r7, #31]
 800d6da:	e0c3      	b.n	800d864 <UART_SetConfig+0x348>
 800d6dc:	2310      	movs	r3, #16
 800d6de:	77fb      	strb	r3, [r7, #31]
 800d6e0:	e0c0      	b.n	800d864 <UART_SetConfig+0x348>
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	4a44      	ldr	r2, [pc, #272]	; (800d7f8 <UART_SetConfig+0x2dc>)
 800d6e8:	4293      	cmp	r3, r2
 800d6ea:	d125      	bne.n	800d738 <UART_SetConfig+0x21c>
 800d6ec:	4b3e      	ldr	r3, [pc, #248]	; (800d7e8 <UART_SetConfig+0x2cc>)
 800d6ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d6f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d6f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d6fa:	d017      	beq.n	800d72c <UART_SetConfig+0x210>
 800d6fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d700:	d817      	bhi.n	800d732 <UART_SetConfig+0x216>
 800d702:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d706:	d00b      	beq.n	800d720 <UART_SetConfig+0x204>
 800d708:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d70c:	d811      	bhi.n	800d732 <UART_SetConfig+0x216>
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d003      	beq.n	800d71a <UART_SetConfig+0x1fe>
 800d712:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d716:	d006      	beq.n	800d726 <UART_SetConfig+0x20a>
 800d718:	e00b      	b.n	800d732 <UART_SetConfig+0x216>
 800d71a:	2300      	movs	r3, #0
 800d71c:	77fb      	strb	r3, [r7, #31]
 800d71e:	e0a1      	b.n	800d864 <UART_SetConfig+0x348>
 800d720:	2302      	movs	r3, #2
 800d722:	77fb      	strb	r3, [r7, #31]
 800d724:	e09e      	b.n	800d864 <UART_SetConfig+0x348>
 800d726:	2304      	movs	r3, #4
 800d728:	77fb      	strb	r3, [r7, #31]
 800d72a:	e09b      	b.n	800d864 <UART_SetConfig+0x348>
 800d72c:	2308      	movs	r3, #8
 800d72e:	77fb      	strb	r3, [r7, #31]
 800d730:	e098      	b.n	800d864 <UART_SetConfig+0x348>
 800d732:	2310      	movs	r3, #16
 800d734:	77fb      	strb	r3, [r7, #31]
 800d736:	e095      	b.n	800d864 <UART_SetConfig+0x348>
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	4a2f      	ldr	r2, [pc, #188]	; (800d7fc <UART_SetConfig+0x2e0>)
 800d73e:	4293      	cmp	r3, r2
 800d740:	d125      	bne.n	800d78e <UART_SetConfig+0x272>
 800d742:	4b29      	ldr	r3, [pc, #164]	; (800d7e8 <UART_SetConfig+0x2cc>)
 800d744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d748:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800d74c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d750:	d017      	beq.n	800d782 <UART_SetConfig+0x266>
 800d752:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d756:	d817      	bhi.n	800d788 <UART_SetConfig+0x26c>
 800d758:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d75c:	d00b      	beq.n	800d776 <UART_SetConfig+0x25a>
 800d75e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d762:	d811      	bhi.n	800d788 <UART_SetConfig+0x26c>
 800d764:	2b00      	cmp	r3, #0
 800d766:	d003      	beq.n	800d770 <UART_SetConfig+0x254>
 800d768:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d76c:	d006      	beq.n	800d77c <UART_SetConfig+0x260>
 800d76e:	e00b      	b.n	800d788 <UART_SetConfig+0x26c>
 800d770:	2301      	movs	r3, #1
 800d772:	77fb      	strb	r3, [r7, #31]
 800d774:	e076      	b.n	800d864 <UART_SetConfig+0x348>
 800d776:	2302      	movs	r3, #2
 800d778:	77fb      	strb	r3, [r7, #31]
 800d77a:	e073      	b.n	800d864 <UART_SetConfig+0x348>
 800d77c:	2304      	movs	r3, #4
 800d77e:	77fb      	strb	r3, [r7, #31]
 800d780:	e070      	b.n	800d864 <UART_SetConfig+0x348>
 800d782:	2308      	movs	r3, #8
 800d784:	77fb      	strb	r3, [r7, #31]
 800d786:	e06d      	b.n	800d864 <UART_SetConfig+0x348>
 800d788:	2310      	movs	r3, #16
 800d78a:	77fb      	strb	r3, [r7, #31]
 800d78c:	e06a      	b.n	800d864 <UART_SetConfig+0x348>
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	4a1b      	ldr	r2, [pc, #108]	; (800d800 <UART_SetConfig+0x2e4>)
 800d794:	4293      	cmp	r3, r2
 800d796:	d138      	bne.n	800d80a <UART_SetConfig+0x2ee>
 800d798:	4b13      	ldr	r3, [pc, #76]	; (800d7e8 <UART_SetConfig+0x2cc>)
 800d79a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d79e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800d7a2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800d7a6:	d017      	beq.n	800d7d8 <UART_SetConfig+0x2bc>
 800d7a8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800d7ac:	d82a      	bhi.n	800d804 <UART_SetConfig+0x2e8>
 800d7ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d7b2:	d00b      	beq.n	800d7cc <UART_SetConfig+0x2b0>
 800d7b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d7b8:	d824      	bhi.n	800d804 <UART_SetConfig+0x2e8>
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d003      	beq.n	800d7c6 <UART_SetConfig+0x2aa>
 800d7be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d7c2:	d006      	beq.n	800d7d2 <UART_SetConfig+0x2b6>
 800d7c4:	e01e      	b.n	800d804 <UART_SetConfig+0x2e8>
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	77fb      	strb	r3, [r7, #31]
 800d7ca:	e04b      	b.n	800d864 <UART_SetConfig+0x348>
 800d7cc:	2302      	movs	r3, #2
 800d7ce:	77fb      	strb	r3, [r7, #31]
 800d7d0:	e048      	b.n	800d864 <UART_SetConfig+0x348>
 800d7d2:	2304      	movs	r3, #4
 800d7d4:	77fb      	strb	r3, [r7, #31]
 800d7d6:	e045      	b.n	800d864 <UART_SetConfig+0x348>
 800d7d8:	2308      	movs	r3, #8
 800d7da:	77fb      	strb	r3, [r7, #31]
 800d7dc:	e042      	b.n	800d864 <UART_SetConfig+0x348>
 800d7de:	bf00      	nop
 800d7e0:	efff69f3 	.word	0xefff69f3
 800d7e4:	40011000 	.word	0x40011000
 800d7e8:	40023800 	.word	0x40023800
 800d7ec:	40004400 	.word	0x40004400
 800d7f0:	40004800 	.word	0x40004800
 800d7f4:	40004c00 	.word	0x40004c00
 800d7f8:	40005000 	.word	0x40005000
 800d7fc:	40011400 	.word	0x40011400
 800d800:	40007800 	.word	0x40007800
 800d804:	2310      	movs	r3, #16
 800d806:	77fb      	strb	r3, [r7, #31]
 800d808:	e02c      	b.n	800d864 <UART_SetConfig+0x348>
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	4a72      	ldr	r2, [pc, #456]	; (800d9d8 <UART_SetConfig+0x4bc>)
 800d810:	4293      	cmp	r3, r2
 800d812:	d125      	bne.n	800d860 <UART_SetConfig+0x344>
 800d814:	4b71      	ldr	r3, [pc, #452]	; (800d9dc <UART_SetConfig+0x4c0>)
 800d816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d81a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800d81e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800d822:	d017      	beq.n	800d854 <UART_SetConfig+0x338>
 800d824:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800d828:	d817      	bhi.n	800d85a <UART_SetConfig+0x33e>
 800d82a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d82e:	d00b      	beq.n	800d848 <UART_SetConfig+0x32c>
 800d830:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d834:	d811      	bhi.n	800d85a <UART_SetConfig+0x33e>
 800d836:	2b00      	cmp	r3, #0
 800d838:	d003      	beq.n	800d842 <UART_SetConfig+0x326>
 800d83a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d83e:	d006      	beq.n	800d84e <UART_SetConfig+0x332>
 800d840:	e00b      	b.n	800d85a <UART_SetConfig+0x33e>
 800d842:	2300      	movs	r3, #0
 800d844:	77fb      	strb	r3, [r7, #31]
 800d846:	e00d      	b.n	800d864 <UART_SetConfig+0x348>
 800d848:	2302      	movs	r3, #2
 800d84a:	77fb      	strb	r3, [r7, #31]
 800d84c:	e00a      	b.n	800d864 <UART_SetConfig+0x348>
 800d84e:	2304      	movs	r3, #4
 800d850:	77fb      	strb	r3, [r7, #31]
 800d852:	e007      	b.n	800d864 <UART_SetConfig+0x348>
 800d854:	2308      	movs	r3, #8
 800d856:	77fb      	strb	r3, [r7, #31]
 800d858:	e004      	b.n	800d864 <UART_SetConfig+0x348>
 800d85a:	2310      	movs	r3, #16
 800d85c:	77fb      	strb	r3, [r7, #31]
 800d85e:	e001      	b.n	800d864 <UART_SetConfig+0x348>
 800d860:	2310      	movs	r3, #16
 800d862:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	69db      	ldr	r3, [r3, #28]
 800d868:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d86c:	d15b      	bne.n	800d926 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800d86e:	7ffb      	ldrb	r3, [r7, #31]
 800d870:	2b08      	cmp	r3, #8
 800d872:	d828      	bhi.n	800d8c6 <UART_SetConfig+0x3aa>
 800d874:	a201      	add	r2, pc, #4	; (adr r2, 800d87c <UART_SetConfig+0x360>)
 800d876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d87a:	bf00      	nop
 800d87c:	0800d8a1 	.word	0x0800d8a1
 800d880:	0800d8a9 	.word	0x0800d8a9
 800d884:	0800d8b1 	.word	0x0800d8b1
 800d888:	0800d8c7 	.word	0x0800d8c7
 800d88c:	0800d8b7 	.word	0x0800d8b7
 800d890:	0800d8c7 	.word	0x0800d8c7
 800d894:	0800d8c7 	.word	0x0800d8c7
 800d898:	0800d8c7 	.word	0x0800d8c7
 800d89c:	0800d8bf 	.word	0x0800d8bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d8a0:	f7fc fcbc 	bl	800a21c <HAL_RCC_GetPCLK1Freq>
 800d8a4:	61b8      	str	r0, [r7, #24]
        break;
 800d8a6:	e013      	b.n	800d8d0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d8a8:	f7fc fccc 	bl	800a244 <HAL_RCC_GetPCLK2Freq>
 800d8ac:	61b8      	str	r0, [r7, #24]
        break;
 800d8ae:	e00f      	b.n	800d8d0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d8b0:	4b4b      	ldr	r3, [pc, #300]	; (800d9e0 <UART_SetConfig+0x4c4>)
 800d8b2:	61bb      	str	r3, [r7, #24]
        break;
 800d8b4:	e00c      	b.n	800d8d0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d8b6:	f7fc fbdf 	bl	800a078 <HAL_RCC_GetSysClockFreq>
 800d8ba:	61b8      	str	r0, [r7, #24]
        break;
 800d8bc:	e008      	b.n	800d8d0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d8be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d8c2:	61bb      	str	r3, [r7, #24]
        break;
 800d8c4:	e004      	b.n	800d8d0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800d8ca:	2301      	movs	r3, #1
 800d8cc:	77bb      	strb	r3, [r7, #30]
        break;
 800d8ce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d8d0:	69bb      	ldr	r3, [r7, #24]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d074      	beq.n	800d9c0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d8d6:	69bb      	ldr	r3, [r7, #24]
 800d8d8:	005a      	lsls	r2, r3, #1
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	685b      	ldr	r3, [r3, #4]
 800d8de:	085b      	lsrs	r3, r3, #1
 800d8e0:	441a      	add	r2, r3
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	685b      	ldr	r3, [r3, #4]
 800d8e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d8ea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	2b0f      	cmp	r3, #15
 800d8f0:	d916      	bls.n	800d920 <UART_SetConfig+0x404>
 800d8f2:	693b      	ldr	r3, [r7, #16]
 800d8f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d8f8:	d212      	bcs.n	800d920 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d8fa:	693b      	ldr	r3, [r7, #16]
 800d8fc:	b29b      	uxth	r3, r3
 800d8fe:	f023 030f 	bic.w	r3, r3, #15
 800d902:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d904:	693b      	ldr	r3, [r7, #16]
 800d906:	085b      	lsrs	r3, r3, #1
 800d908:	b29b      	uxth	r3, r3
 800d90a:	f003 0307 	and.w	r3, r3, #7
 800d90e:	b29a      	uxth	r2, r3
 800d910:	89fb      	ldrh	r3, [r7, #14]
 800d912:	4313      	orrs	r3, r2
 800d914:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	89fa      	ldrh	r2, [r7, #14]
 800d91c:	60da      	str	r2, [r3, #12]
 800d91e:	e04f      	b.n	800d9c0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800d920:	2301      	movs	r3, #1
 800d922:	77bb      	strb	r3, [r7, #30]
 800d924:	e04c      	b.n	800d9c0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d926:	7ffb      	ldrb	r3, [r7, #31]
 800d928:	2b08      	cmp	r3, #8
 800d92a:	d828      	bhi.n	800d97e <UART_SetConfig+0x462>
 800d92c:	a201      	add	r2, pc, #4	; (adr r2, 800d934 <UART_SetConfig+0x418>)
 800d92e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d932:	bf00      	nop
 800d934:	0800d959 	.word	0x0800d959
 800d938:	0800d961 	.word	0x0800d961
 800d93c:	0800d969 	.word	0x0800d969
 800d940:	0800d97f 	.word	0x0800d97f
 800d944:	0800d96f 	.word	0x0800d96f
 800d948:	0800d97f 	.word	0x0800d97f
 800d94c:	0800d97f 	.word	0x0800d97f
 800d950:	0800d97f 	.word	0x0800d97f
 800d954:	0800d977 	.word	0x0800d977
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d958:	f7fc fc60 	bl	800a21c <HAL_RCC_GetPCLK1Freq>
 800d95c:	61b8      	str	r0, [r7, #24]
        break;
 800d95e:	e013      	b.n	800d988 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d960:	f7fc fc70 	bl	800a244 <HAL_RCC_GetPCLK2Freq>
 800d964:	61b8      	str	r0, [r7, #24]
        break;
 800d966:	e00f      	b.n	800d988 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d968:	4b1d      	ldr	r3, [pc, #116]	; (800d9e0 <UART_SetConfig+0x4c4>)
 800d96a:	61bb      	str	r3, [r7, #24]
        break;
 800d96c:	e00c      	b.n	800d988 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d96e:	f7fc fb83 	bl	800a078 <HAL_RCC_GetSysClockFreq>
 800d972:	61b8      	str	r0, [r7, #24]
        break;
 800d974:	e008      	b.n	800d988 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d976:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d97a:	61bb      	str	r3, [r7, #24]
        break;
 800d97c:	e004      	b.n	800d988 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800d97e:	2300      	movs	r3, #0
 800d980:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800d982:	2301      	movs	r3, #1
 800d984:	77bb      	strb	r3, [r7, #30]
        break;
 800d986:	bf00      	nop
    }

    if (pclk != 0U)
 800d988:	69bb      	ldr	r3, [r7, #24]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d018      	beq.n	800d9c0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	685b      	ldr	r3, [r3, #4]
 800d992:	085a      	lsrs	r2, r3, #1
 800d994:	69bb      	ldr	r3, [r7, #24]
 800d996:	441a      	add	r2, r3
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	685b      	ldr	r3, [r3, #4]
 800d99c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9a0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d9a2:	693b      	ldr	r3, [r7, #16]
 800d9a4:	2b0f      	cmp	r3, #15
 800d9a6:	d909      	bls.n	800d9bc <UART_SetConfig+0x4a0>
 800d9a8:	693b      	ldr	r3, [r7, #16]
 800d9aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d9ae:	d205      	bcs.n	800d9bc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d9b0:	693b      	ldr	r3, [r7, #16]
 800d9b2:	b29a      	uxth	r2, r3
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	60da      	str	r2, [r3, #12]
 800d9ba:	e001      	b.n	800d9c0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800d9bc:	2301      	movs	r3, #1
 800d9be:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800d9cc:	7fbb      	ldrb	r3, [r7, #30]
}
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	3720      	adds	r7, #32
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	bd80      	pop	{r7, pc}
 800d9d6:	bf00      	nop
 800d9d8:	40007c00 	.word	0x40007c00
 800d9dc:	40023800 	.word	0x40023800
 800d9e0:	00f42400 	.word	0x00f42400

0800d9e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d9e4:	b480      	push	{r7}
 800d9e6:	b083      	sub	sp, #12
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9f0:	f003 0301 	and.w	r3, r3, #1
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d00a      	beq.n	800da0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	685b      	ldr	r3, [r3, #4]
 800d9fe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	430a      	orrs	r2, r1
 800da0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da12:	f003 0302 	and.w	r3, r3, #2
 800da16:	2b00      	cmp	r3, #0
 800da18:	d00a      	beq.n	800da30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	685b      	ldr	r3, [r3, #4]
 800da20:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	430a      	orrs	r2, r1
 800da2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da34:	f003 0304 	and.w	r3, r3, #4
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d00a      	beq.n	800da52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	685b      	ldr	r3, [r3, #4]
 800da42:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	430a      	orrs	r2, r1
 800da50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da56:	f003 0308 	and.w	r3, r3, #8
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d00a      	beq.n	800da74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	685b      	ldr	r3, [r3, #4]
 800da64:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	430a      	orrs	r2, r1
 800da72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da78:	f003 0310 	and.w	r3, r3, #16
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d00a      	beq.n	800da96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	689b      	ldr	r3, [r3, #8]
 800da86:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	430a      	orrs	r2, r1
 800da94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da9a:	f003 0320 	and.w	r3, r3, #32
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d00a      	beq.n	800dab8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	689b      	ldr	r3, [r3, #8]
 800daa8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	430a      	orrs	r2, r1
 800dab6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dabc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d01a      	beq.n	800dafa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	685b      	ldr	r3, [r3, #4]
 800daca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	430a      	orrs	r2, r1
 800dad8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dade:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dae2:	d10a      	bne.n	800dafa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	685b      	ldr	r3, [r3, #4]
 800daea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	430a      	orrs	r2, r1
 800daf8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dafe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db02:	2b00      	cmp	r3, #0
 800db04:	d00a      	beq.n	800db1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	685b      	ldr	r3, [r3, #4]
 800db0c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	430a      	orrs	r2, r1
 800db1a:	605a      	str	r2, [r3, #4]
  }
}
 800db1c:	bf00      	nop
 800db1e:	370c      	adds	r7, #12
 800db20:	46bd      	mov	sp, r7
 800db22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db26:	4770      	bx	lr

0800db28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b086      	sub	sp, #24
 800db2c:	af02      	add	r7, sp, #8
 800db2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2200      	movs	r2, #0
 800db34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800db38:	f7f8 fef2 	bl	8006920 <HAL_GetTick>
 800db3c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	f003 0308 	and.w	r3, r3, #8
 800db48:	2b08      	cmp	r3, #8
 800db4a:	d10e      	bne.n	800db6a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800db4c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800db50:	9300      	str	r3, [sp, #0]
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	2200      	movs	r2, #0
 800db56:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800db5a:	6878      	ldr	r0, [r7, #4]
 800db5c:	f000 f81b 	bl	800db96 <UART_WaitOnFlagUntilTimeout>
 800db60:	4603      	mov	r3, r0
 800db62:	2b00      	cmp	r3, #0
 800db64:	d001      	beq.n	800db6a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800db66:	2303      	movs	r3, #3
 800db68:	e011      	b.n	800db8e <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	2220      	movs	r2, #32
 800db6e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	2220      	movs	r2, #32
 800db74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	2200      	movs	r2, #0
 800db7c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	2200      	movs	r2, #0
 800db82:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2200      	movs	r2, #0
 800db88:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800db8c:	2300      	movs	r3, #0
}
 800db8e:	4618      	mov	r0, r3
 800db90:	3710      	adds	r7, #16
 800db92:	46bd      	mov	sp, r7
 800db94:	bd80      	pop	{r7, pc}

0800db96 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800db96:	b580      	push	{r7, lr}
 800db98:	b09c      	sub	sp, #112	; 0x70
 800db9a:	af00      	add	r7, sp, #0
 800db9c:	60f8      	str	r0, [r7, #12]
 800db9e:	60b9      	str	r1, [r7, #8]
 800dba0:	603b      	str	r3, [r7, #0]
 800dba2:	4613      	mov	r3, r2
 800dba4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dba6:	e0a7      	b.n	800dcf8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dba8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dbaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbae:	f000 80a3 	beq.w	800dcf8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dbb2:	f7f8 feb5 	bl	8006920 <HAL_GetTick>
 800dbb6:	4602      	mov	r2, r0
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	1ad3      	subs	r3, r2, r3
 800dbbc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800dbbe:	429a      	cmp	r2, r3
 800dbc0:	d302      	bcc.n	800dbc8 <UART_WaitOnFlagUntilTimeout+0x32>
 800dbc2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d13f      	bne.n	800dc48 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dbd0:	e853 3f00 	ldrex	r3, [r3]
 800dbd4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800dbd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dbd8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800dbdc:	667b      	str	r3, [r7, #100]	; 0x64
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	461a      	mov	r2, r3
 800dbe4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dbe6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800dbe8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dbec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800dbee:	e841 2300 	strex	r3, r2, [r1]
 800dbf2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800dbf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d1e6      	bne.n	800dbc8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	3308      	adds	r3, #8
 800dc00:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc04:	e853 3f00 	ldrex	r3, [r3]
 800dc08:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800dc0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc0c:	f023 0301 	bic.w	r3, r3, #1
 800dc10:	663b      	str	r3, [r7, #96]	; 0x60
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	3308      	adds	r3, #8
 800dc18:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800dc1a:	64ba      	str	r2, [r7, #72]	; 0x48
 800dc1c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc1e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dc20:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dc22:	e841 2300 	strex	r3, r2, [r1]
 800dc26:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800dc28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d1e5      	bne.n	800dbfa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	2220      	movs	r2, #32
 800dc32:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	2220      	movs	r2, #32
 800dc38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	2200      	movs	r2, #0
 800dc40:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800dc44:	2303      	movs	r3, #3
 800dc46:	e068      	b.n	800dd1a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	f003 0304 	and.w	r3, r3, #4
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d050      	beq.n	800dcf8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	69db      	ldr	r3, [r3, #28]
 800dc5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dc60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dc64:	d148      	bne.n	800dcf8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dc6e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc78:	e853 3f00 	ldrex	r3, [r3]
 800dc7c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800dc7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc80:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800dc84:	66fb      	str	r3, [r7, #108]	; 0x6c
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	461a      	mov	r2, r3
 800dc8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc8e:	637b      	str	r3, [r7, #52]	; 0x34
 800dc90:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800dc94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dc96:	e841 2300 	strex	r3, r2, [r1]
 800dc9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800dc9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d1e6      	bne.n	800dc70 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	3308      	adds	r3, #8
 800dca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcaa:	697b      	ldr	r3, [r7, #20]
 800dcac:	e853 3f00 	ldrex	r3, [r3]
 800dcb0:	613b      	str	r3, [r7, #16]
   return(result);
 800dcb2:	693b      	ldr	r3, [r7, #16]
 800dcb4:	f023 0301 	bic.w	r3, r3, #1
 800dcb8:	66bb      	str	r3, [r7, #104]	; 0x68
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	3308      	adds	r3, #8
 800dcc0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800dcc2:	623a      	str	r2, [r7, #32]
 800dcc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcc6:	69f9      	ldr	r1, [r7, #28]
 800dcc8:	6a3a      	ldr	r2, [r7, #32]
 800dcca:	e841 2300 	strex	r3, r2, [r1]
 800dcce:	61bb      	str	r3, [r7, #24]
   return(result);
 800dcd0:	69bb      	ldr	r3, [r7, #24]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d1e5      	bne.n	800dca2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	2220      	movs	r2, #32
 800dcda:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	2220      	movs	r2, #32
 800dce0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	2220      	movs	r2, #32
 800dce8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	2200      	movs	r2, #0
 800dcf0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800dcf4:	2303      	movs	r3, #3
 800dcf6:	e010      	b.n	800dd1a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	69da      	ldr	r2, [r3, #28]
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	4013      	ands	r3, r2
 800dd02:	68ba      	ldr	r2, [r7, #8]
 800dd04:	429a      	cmp	r2, r3
 800dd06:	bf0c      	ite	eq
 800dd08:	2301      	moveq	r3, #1
 800dd0a:	2300      	movne	r3, #0
 800dd0c:	b2db      	uxtb	r3, r3
 800dd0e:	461a      	mov	r2, r3
 800dd10:	79fb      	ldrb	r3, [r7, #7]
 800dd12:	429a      	cmp	r2, r3
 800dd14:	f43f af48 	beq.w	800dba8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800dd18:	2300      	movs	r3, #0
}
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	3770      	adds	r7, #112	; 0x70
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	bd80      	pop	{r7, pc}
	...

0800dd24 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800dd24:	b480      	push	{r7}
 800dd26:	b083      	sub	sp, #12
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
 800dd2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800dd2e:	683b      	ldr	r3, [r7, #0]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d121      	bne.n	800dd7a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	681a      	ldr	r2, [r3, #0]
 800dd3a:	4b27      	ldr	r3, [pc, #156]	; (800ddd8 <FMC_SDRAM_Init+0xb4>)
 800dd3c:	4013      	ands	r3, r2
 800dd3e:	683a      	ldr	r2, [r7, #0]
 800dd40:	6851      	ldr	r1, [r2, #4]
 800dd42:	683a      	ldr	r2, [r7, #0]
 800dd44:	6892      	ldr	r2, [r2, #8]
 800dd46:	4311      	orrs	r1, r2
 800dd48:	683a      	ldr	r2, [r7, #0]
 800dd4a:	68d2      	ldr	r2, [r2, #12]
 800dd4c:	4311      	orrs	r1, r2
 800dd4e:	683a      	ldr	r2, [r7, #0]
 800dd50:	6912      	ldr	r2, [r2, #16]
 800dd52:	4311      	orrs	r1, r2
 800dd54:	683a      	ldr	r2, [r7, #0]
 800dd56:	6952      	ldr	r2, [r2, #20]
 800dd58:	4311      	orrs	r1, r2
 800dd5a:	683a      	ldr	r2, [r7, #0]
 800dd5c:	6992      	ldr	r2, [r2, #24]
 800dd5e:	4311      	orrs	r1, r2
 800dd60:	683a      	ldr	r2, [r7, #0]
 800dd62:	69d2      	ldr	r2, [r2, #28]
 800dd64:	4311      	orrs	r1, r2
 800dd66:	683a      	ldr	r2, [r7, #0]
 800dd68:	6a12      	ldr	r2, [r2, #32]
 800dd6a:	4311      	orrs	r1, r2
 800dd6c:	683a      	ldr	r2, [r7, #0]
 800dd6e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800dd70:	430a      	orrs	r2, r1
 800dd72:	431a      	orrs	r2, r3
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	601a      	str	r2, [r3, #0]
 800dd78:	e026      	b.n	800ddc8 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800dd82:	683b      	ldr	r3, [r7, #0]
 800dd84:	69d9      	ldr	r1, [r3, #28]
 800dd86:	683b      	ldr	r3, [r7, #0]
 800dd88:	6a1b      	ldr	r3, [r3, #32]
 800dd8a:	4319      	orrs	r1, r3
 800dd8c:	683b      	ldr	r3, [r7, #0]
 800dd8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd90:	430b      	orrs	r3, r1
 800dd92:	431a      	orrs	r2, r3
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	685a      	ldr	r2, [r3, #4]
 800dd9c:	4b0e      	ldr	r3, [pc, #56]	; (800ddd8 <FMC_SDRAM_Init+0xb4>)
 800dd9e:	4013      	ands	r3, r2
 800dda0:	683a      	ldr	r2, [r7, #0]
 800dda2:	6851      	ldr	r1, [r2, #4]
 800dda4:	683a      	ldr	r2, [r7, #0]
 800dda6:	6892      	ldr	r2, [r2, #8]
 800dda8:	4311      	orrs	r1, r2
 800ddaa:	683a      	ldr	r2, [r7, #0]
 800ddac:	68d2      	ldr	r2, [r2, #12]
 800ddae:	4311      	orrs	r1, r2
 800ddb0:	683a      	ldr	r2, [r7, #0]
 800ddb2:	6912      	ldr	r2, [r2, #16]
 800ddb4:	4311      	orrs	r1, r2
 800ddb6:	683a      	ldr	r2, [r7, #0]
 800ddb8:	6952      	ldr	r2, [r2, #20]
 800ddba:	4311      	orrs	r1, r2
 800ddbc:	683a      	ldr	r2, [r7, #0]
 800ddbe:	6992      	ldr	r2, [r2, #24]
 800ddc0:	430a      	orrs	r2, r1
 800ddc2:	431a      	orrs	r2, r3
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800ddc8:	2300      	movs	r3, #0
}
 800ddca:	4618      	mov	r0, r3
 800ddcc:	370c      	adds	r7, #12
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd4:	4770      	bx	lr
 800ddd6:	bf00      	nop
 800ddd8:	ffff8000 	.word	0xffff8000

0800dddc <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800dddc:	b480      	push	{r7}
 800ddde:	b085      	sub	sp, #20
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	60f8      	str	r0, [r7, #12]
 800dde4:	60b9      	str	r1, [r7, #8]
 800dde6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d128      	bne.n	800de40 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	689b      	ldr	r3, [r3, #8]
 800ddf2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800ddf6:	68bb      	ldr	r3, [r7, #8]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	1e59      	subs	r1, r3, #1
 800ddfc:	68bb      	ldr	r3, [r7, #8]
 800ddfe:	685b      	ldr	r3, [r3, #4]
 800de00:	3b01      	subs	r3, #1
 800de02:	011b      	lsls	r3, r3, #4
 800de04:	4319      	orrs	r1, r3
 800de06:	68bb      	ldr	r3, [r7, #8]
 800de08:	689b      	ldr	r3, [r3, #8]
 800de0a:	3b01      	subs	r3, #1
 800de0c:	021b      	lsls	r3, r3, #8
 800de0e:	4319      	orrs	r1, r3
 800de10:	68bb      	ldr	r3, [r7, #8]
 800de12:	68db      	ldr	r3, [r3, #12]
 800de14:	3b01      	subs	r3, #1
 800de16:	031b      	lsls	r3, r3, #12
 800de18:	4319      	orrs	r1, r3
 800de1a:	68bb      	ldr	r3, [r7, #8]
 800de1c:	691b      	ldr	r3, [r3, #16]
 800de1e:	3b01      	subs	r3, #1
 800de20:	041b      	lsls	r3, r3, #16
 800de22:	4319      	orrs	r1, r3
 800de24:	68bb      	ldr	r3, [r7, #8]
 800de26:	695b      	ldr	r3, [r3, #20]
 800de28:	3b01      	subs	r3, #1
 800de2a:	051b      	lsls	r3, r3, #20
 800de2c:	4319      	orrs	r1, r3
 800de2e:	68bb      	ldr	r3, [r7, #8]
 800de30:	699b      	ldr	r3, [r3, #24]
 800de32:	3b01      	subs	r3, #1
 800de34:	061b      	lsls	r3, r3, #24
 800de36:	430b      	orrs	r3, r1
 800de38:	431a      	orrs	r2, r3
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	609a      	str	r2, [r3, #8]
 800de3e:	e02d      	b.n	800de9c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	689a      	ldr	r2, [r3, #8]
 800de44:	4b19      	ldr	r3, [pc, #100]	; (800deac <FMC_SDRAM_Timing_Init+0xd0>)
 800de46:	4013      	ands	r3, r2
 800de48:	68ba      	ldr	r2, [r7, #8]
 800de4a:	68d2      	ldr	r2, [r2, #12]
 800de4c:	3a01      	subs	r2, #1
 800de4e:	0311      	lsls	r1, r2, #12
 800de50:	68ba      	ldr	r2, [r7, #8]
 800de52:	6952      	ldr	r2, [r2, #20]
 800de54:	3a01      	subs	r2, #1
 800de56:	0512      	lsls	r2, r2, #20
 800de58:	430a      	orrs	r2, r1
 800de5a:	431a      	orrs	r2, r3
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	68db      	ldr	r3, [r3, #12]
 800de64:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800de68:	68bb      	ldr	r3, [r7, #8]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	1e59      	subs	r1, r3, #1
 800de6e:	68bb      	ldr	r3, [r7, #8]
 800de70:	685b      	ldr	r3, [r3, #4]
 800de72:	3b01      	subs	r3, #1
 800de74:	011b      	lsls	r3, r3, #4
 800de76:	4319      	orrs	r1, r3
 800de78:	68bb      	ldr	r3, [r7, #8]
 800de7a:	689b      	ldr	r3, [r3, #8]
 800de7c:	3b01      	subs	r3, #1
 800de7e:	021b      	lsls	r3, r3, #8
 800de80:	4319      	orrs	r1, r3
 800de82:	68bb      	ldr	r3, [r7, #8]
 800de84:	691b      	ldr	r3, [r3, #16]
 800de86:	3b01      	subs	r3, #1
 800de88:	041b      	lsls	r3, r3, #16
 800de8a:	4319      	orrs	r1, r3
 800de8c:	68bb      	ldr	r3, [r7, #8]
 800de8e:	699b      	ldr	r3, [r3, #24]
 800de90:	3b01      	subs	r3, #1
 800de92:	061b      	lsls	r3, r3, #24
 800de94:	430b      	orrs	r3, r1
 800de96:	431a      	orrs	r2, r3
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800de9c:	2300      	movs	r3, #0
}
 800de9e:	4618      	mov	r0, r3
 800dea0:	3714      	adds	r7, #20
 800dea2:	46bd      	mov	sp, r7
 800dea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea8:	4770      	bx	lr
 800deaa:	bf00      	nop
 800deac:	ff0f0fff 	.word	0xff0f0fff

0800deb0 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800deb0:	b480      	push	{r7}
 800deb2:	b085      	sub	sp, #20
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	60f8      	str	r0, [r7, #12]
 800deb8:	60b9      	str	r1, [r7, #8]
 800deba:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	691a      	ldr	r2, [r3, #16]
 800dec0:	4b0c      	ldr	r3, [pc, #48]	; (800def4 <FMC_SDRAM_SendCommand+0x44>)
 800dec2:	4013      	ands	r3, r2
 800dec4:	68ba      	ldr	r2, [r7, #8]
 800dec6:	6811      	ldr	r1, [r2, #0]
 800dec8:	68ba      	ldr	r2, [r7, #8]
 800deca:	6852      	ldr	r2, [r2, #4]
 800decc:	4311      	orrs	r1, r2
 800dece:	68ba      	ldr	r2, [r7, #8]
 800ded0:	6892      	ldr	r2, [r2, #8]
 800ded2:	3a01      	subs	r2, #1
 800ded4:	0152      	lsls	r2, r2, #5
 800ded6:	4311      	orrs	r1, r2
 800ded8:	68ba      	ldr	r2, [r7, #8]
 800deda:	68d2      	ldr	r2, [r2, #12]
 800dedc:	0252      	lsls	r2, r2, #9
 800dede:	430a      	orrs	r2, r1
 800dee0:	431a      	orrs	r2, r3
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800dee6:	2300      	movs	r3, #0
}
 800dee8:	4618      	mov	r0, r3
 800deea:	3714      	adds	r7, #20
 800deec:	46bd      	mov	sp, r7
 800deee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def2:	4770      	bx	lr
 800def4:	ffc00000 	.word	0xffc00000

0800def8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800def8:	b480      	push	{r7}
 800defa:	b083      	sub	sp, #12
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
 800df00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	695a      	ldr	r2, [r3, #20]
 800df06:	4b07      	ldr	r3, [pc, #28]	; (800df24 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800df08:	4013      	ands	r3, r2
 800df0a:	683a      	ldr	r2, [r7, #0]
 800df0c:	0052      	lsls	r2, r2, #1
 800df0e:	431a      	orrs	r2, r3
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800df14:	2300      	movs	r3, #0
}
 800df16:	4618      	mov	r0, r3
 800df18:	370c      	adds	r7, #12
 800df1a:	46bd      	mov	sp, r7
 800df1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df20:	4770      	bx	lr
 800df22:	bf00      	nop
 800df24:	ffffc001 	.word	0xffffc001

0800df28 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800df28:	b084      	sub	sp, #16
 800df2a:	b480      	push	{r7}
 800df2c:	b085      	sub	sp, #20
 800df2e:	af00      	add	r7, sp, #0
 800df30:	6078      	str	r0, [r7, #4]
 800df32:	f107 001c 	add.w	r0, r7, #28
 800df36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800df3a:	2300      	movs	r3, #0
 800df3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800df3e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800df40:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800df42:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800df44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800df46:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800df48:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800df4a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800df4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800df4e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800df50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800df52:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800df54:	68fa      	ldr	r2, [r7, #12]
 800df56:	4313      	orrs	r3, r2
 800df58:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	685a      	ldr	r2, [r3, #4]
 800df5e:	4b07      	ldr	r3, [pc, #28]	; (800df7c <SDMMC_Init+0x54>)
 800df60:	4013      	ands	r3, r2
 800df62:	68fa      	ldr	r2, [r7, #12]
 800df64:	431a      	orrs	r2, r3
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800df6a:	2300      	movs	r3, #0
}
 800df6c:	4618      	mov	r0, r3
 800df6e:	3714      	adds	r7, #20
 800df70:	46bd      	mov	sp, r7
 800df72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df76:	b004      	add	sp, #16
 800df78:	4770      	bx	lr
 800df7a:	bf00      	nop
 800df7c:	ffff8100 	.word	0xffff8100

0800df80 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800df80:	b480      	push	{r7}
 800df82:	b083      	sub	sp, #12
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800df8e:	4618      	mov	r0, r3
 800df90:	370c      	adds	r7, #12
 800df92:	46bd      	mov	sp, r7
 800df94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df98:	4770      	bx	lr

0800df9a <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800df9a:	b480      	push	{r7}
 800df9c:	b083      	sub	sp, #12
 800df9e:	af00      	add	r7, sp, #0
 800dfa0:	6078      	str	r0, [r7, #4]
 800dfa2:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	681a      	ldr	r2, [r3, #0]
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800dfae:	2300      	movs	r3, #0
}
 800dfb0:	4618      	mov	r0, r3
 800dfb2:	370c      	adds	r7, #12
 800dfb4:	46bd      	mov	sp, r7
 800dfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfba:	4770      	bx	lr

0800dfbc <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800dfbc:	b480      	push	{r7}
 800dfbe:	b083      	sub	sp, #12
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2203      	movs	r2, #3
 800dfc8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800dfca:	2300      	movs	r3, #0
}
 800dfcc:	4618      	mov	r0, r3
 800dfce:	370c      	adds	r7, #12
 800dfd0:	46bd      	mov	sp, r7
 800dfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd6:	4770      	bx	lr

0800dfd8 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800dfd8:	b480      	push	{r7}
 800dfda:	b083      	sub	sp, #12
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	f003 0303 	and.w	r3, r3, #3
}
 800dfe8:	4618      	mov	r0, r3
 800dfea:	370c      	adds	r7, #12
 800dfec:	46bd      	mov	sp, r7
 800dfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff2:	4770      	bx	lr

0800dff4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800dff4:	b480      	push	{r7}
 800dff6:	b085      	sub	sp, #20
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
 800dffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800dffe:	2300      	movs	r3, #0
 800e000:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	681a      	ldr	r2, [r3, #0]
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e012:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800e014:	683b      	ldr	r3, [r7, #0]
 800e016:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800e018:	431a      	orrs	r2, r3
                       Command->CPSM);
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800e01e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e020:	68fa      	ldr	r2, [r7, #12]
 800e022:	4313      	orrs	r3, r2
 800e024:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	68da      	ldr	r2, [r3, #12]
 800e02a:	4b06      	ldr	r3, [pc, #24]	; (800e044 <SDMMC_SendCommand+0x50>)
 800e02c:	4013      	ands	r3, r2
 800e02e:	68fa      	ldr	r2, [r7, #12]
 800e030:	431a      	orrs	r2, r3
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800e036:	2300      	movs	r3, #0
}
 800e038:	4618      	mov	r0, r3
 800e03a:	3714      	adds	r7, #20
 800e03c:	46bd      	mov	sp, r7
 800e03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e042:	4770      	bx	lr
 800e044:	fffff000 	.word	0xfffff000

0800e048 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800e048:	b480      	push	{r7}
 800e04a:	b083      	sub	sp, #12
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	691b      	ldr	r3, [r3, #16]
 800e054:	b2db      	uxtb	r3, r3
}
 800e056:	4618      	mov	r0, r3
 800e058:	370c      	adds	r7, #12
 800e05a:	46bd      	mov	sp, r7
 800e05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e060:	4770      	bx	lr

0800e062 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800e062:	b480      	push	{r7}
 800e064:	b085      	sub	sp, #20
 800e066:	af00      	add	r7, sp, #0
 800e068:	6078      	str	r0, [r7, #4]
 800e06a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	3314      	adds	r3, #20
 800e070:	461a      	mov	r2, r3
 800e072:	683b      	ldr	r3, [r7, #0]
 800e074:	4413      	add	r3, r2
 800e076:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	681b      	ldr	r3, [r3, #0]
}  
 800e07c:	4618      	mov	r0, r3
 800e07e:	3714      	adds	r7, #20
 800e080:	46bd      	mov	sp, r7
 800e082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e086:	4770      	bx	lr

0800e088 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800e088:	b480      	push	{r7}
 800e08a:	b085      	sub	sp, #20
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]
 800e090:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e092:	2300      	movs	r3, #0
 800e094:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	681a      	ldr	r2, [r3, #0]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	685a      	ldr	r2, [r3, #4]
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e0a6:	683b      	ldr	r3, [r7, #0]
 800e0a8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e0ae:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800e0b0:	683b      	ldr	r3, [r7, #0]
 800e0b2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800e0b4:	431a      	orrs	r2, r3
                       Data->DPSM);
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800e0ba:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e0bc:	68fa      	ldr	r2, [r7, #12]
 800e0be:	4313      	orrs	r3, r2
 800e0c0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0c6:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	431a      	orrs	r2, r3
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800e0d2:	2300      	movs	r3, #0

}
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	3714      	adds	r7, #20
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0de:	4770      	bx	lr

0800e0e0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800e0e0:	b580      	push	{r7, lr}
 800e0e2:	b088      	sub	sp, #32
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
 800e0e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800e0ea:	683b      	ldr	r3, [r7, #0]
 800e0ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800e0ee:	2310      	movs	r3, #16
 800e0f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e0f2:	2340      	movs	r3, #64	; 0x40
 800e0f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e0fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e0fe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e100:	f107 0308 	add.w	r3, r7, #8
 800e104:	4619      	mov	r1, r3
 800e106:	6878      	ldr	r0, [r7, #4]
 800e108:	f7ff ff74 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800e10c:	f241 3288 	movw	r2, #5000	; 0x1388
 800e110:	2110      	movs	r1, #16
 800e112:	6878      	ldr	r0, [r7, #4]
 800e114:	f000 f9d6 	bl	800e4c4 <SDMMC_GetCmdResp1>
 800e118:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e11a:	69fb      	ldr	r3, [r7, #28]
}
 800e11c:	4618      	mov	r0, r3
 800e11e:	3720      	adds	r7, #32
 800e120:	46bd      	mov	sp, r7
 800e122:	bd80      	pop	{r7, pc}

0800e124 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800e124:	b580      	push	{r7, lr}
 800e126:	b088      	sub	sp, #32
 800e128:	af00      	add	r7, sp, #0
 800e12a:	6078      	str	r0, [r7, #4]
 800e12c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e12e:	683b      	ldr	r3, [r7, #0]
 800e130:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800e132:	2311      	movs	r3, #17
 800e134:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e136:	2340      	movs	r3, #64	; 0x40
 800e138:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e13a:	2300      	movs	r3, #0
 800e13c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e13e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e142:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e144:	f107 0308 	add.w	r3, r7, #8
 800e148:	4619      	mov	r1, r3
 800e14a:	6878      	ldr	r0, [r7, #4]
 800e14c:	f7ff ff52 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800e150:	f241 3288 	movw	r2, #5000	; 0x1388
 800e154:	2111      	movs	r1, #17
 800e156:	6878      	ldr	r0, [r7, #4]
 800e158:	f000 f9b4 	bl	800e4c4 <SDMMC_GetCmdResp1>
 800e15c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e15e:	69fb      	ldr	r3, [r7, #28]
}
 800e160:	4618      	mov	r0, r3
 800e162:	3720      	adds	r7, #32
 800e164:	46bd      	mov	sp, r7
 800e166:	bd80      	pop	{r7, pc}

0800e168 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b088      	sub	sp, #32
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	6078      	str	r0, [r7, #4]
 800e170:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800e176:	2312      	movs	r3, #18
 800e178:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e17a:	2340      	movs	r3, #64	; 0x40
 800e17c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e17e:	2300      	movs	r3, #0
 800e180:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e182:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e186:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e188:	f107 0308 	add.w	r3, r7, #8
 800e18c:	4619      	mov	r1, r3
 800e18e:	6878      	ldr	r0, [r7, #4]
 800e190:	f7ff ff30 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800e194:	f241 3288 	movw	r2, #5000	; 0x1388
 800e198:	2112      	movs	r1, #18
 800e19a:	6878      	ldr	r0, [r7, #4]
 800e19c:	f000 f992 	bl	800e4c4 <SDMMC_GetCmdResp1>
 800e1a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e1a2:	69fb      	ldr	r3, [r7, #28]
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3720      	adds	r7, #32
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	bd80      	pop	{r7, pc}

0800e1ac <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800e1ac:	b580      	push	{r7, lr}
 800e1ae:	b088      	sub	sp, #32
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	6078      	str	r0, [r7, #4]
 800e1b4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800e1ba:	2318      	movs	r3, #24
 800e1bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e1be:	2340      	movs	r3, #64	; 0x40
 800e1c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e1c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e1ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e1cc:	f107 0308 	add.w	r3, r7, #8
 800e1d0:	4619      	mov	r1, r3
 800e1d2:	6878      	ldr	r0, [r7, #4]
 800e1d4:	f7ff ff0e 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800e1d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800e1dc:	2118      	movs	r1, #24
 800e1de:	6878      	ldr	r0, [r7, #4]
 800e1e0:	f000 f970 	bl	800e4c4 <SDMMC_GetCmdResp1>
 800e1e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e1e6:	69fb      	ldr	r3, [r7, #28]
}
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	3720      	adds	r7, #32
 800e1ec:	46bd      	mov	sp, r7
 800e1ee:	bd80      	pop	{r7, pc}

0800e1f0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b088      	sub	sp, #32
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
 800e1f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e1fa:	683b      	ldr	r3, [r7, #0]
 800e1fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800e1fe:	2319      	movs	r3, #25
 800e200:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e202:	2340      	movs	r3, #64	; 0x40
 800e204:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e206:	2300      	movs	r3, #0
 800e208:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e20a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e20e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e210:	f107 0308 	add.w	r3, r7, #8
 800e214:	4619      	mov	r1, r3
 800e216:	6878      	ldr	r0, [r7, #4]
 800e218:	f7ff feec 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800e21c:	f241 3288 	movw	r2, #5000	; 0x1388
 800e220:	2119      	movs	r1, #25
 800e222:	6878      	ldr	r0, [r7, #4]
 800e224:	f000 f94e 	bl	800e4c4 <SDMMC_GetCmdResp1>
 800e228:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e22a:	69fb      	ldr	r3, [r7, #28]
}
 800e22c:	4618      	mov	r0, r3
 800e22e:	3720      	adds	r7, #32
 800e230:	46bd      	mov	sp, r7
 800e232:	bd80      	pop	{r7, pc}

0800e234 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b088      	sub	sp, #32
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800e23c:	2300      	movs	r3, #0
 800e23e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800e240:	230c      	movs	r3, #12
 800e242:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e244:	2340      	movs	r3, #64	; 0x40
 800e246:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e248:	2300      	movs	r3, #0
 800e24a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e24c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e250:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e252:	f107 0308 	add.w	r3, r7, #8
 800e256:	4619      	mov	r1, r3
 800e258:	6878      	ldr	r0, [r7, #4]
 800e25a:	f7ff fecb 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800e25e:	4a05      	ldr	r2, [pc, #20]	; (800e274 <SDMMC_CmdStopTransfer+0x40>)
 800e260:	210c      	movs	r1, #12
 800e262:	6878      	ldr	r0, [r7, #4]
 800e264:	f000 f92e 	bl	800e4c4 <SDMMC_GetCmdResp1>
 800e268:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e26a:	69fb      	ldr	r3, [r7, #28]
}
 800e26c:	4618      	mov	r0, r3
 800e26e:	3720      	adds	r7, #32
 800e270:	46bd      	mov	sp, r7
 800e272:	bd80      	pop	{r7, pc}
 800e274:	05f5e100 	.word	0x05f5e100

0800e278 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b08a      	sub	sp, #40	; 0x28
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	60f8      	str	r0, [r7, #12]
 800e280:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800e288:	2307      	movs	r3, #7
 800e28a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e28c:	2340      	movs	r3, #64	; 0x40
 800e28e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e290:	2300      	movs	r3, #0
 800e292:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e294:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e298:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e29a:	f107 0310 	add.w	r3, r7, #16
 800e29e:	4619      	mov	r1, r3
 800e2a0:	68f8      	ldr	r0, [r7, #12]
 800e2a2:	f7ff fea7 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800e2a6:	f241 3288 	movw	r2, #5000	; 0x1388
 800e2aa:	2107      	movs	r1, #7
 800e2ac:	68f8      	ldr	r0, [r7, #12]
 800e2ae:	f000 f909 	bl	800e4c4 <SDMMC_GetCmdResp1>
 800e2b2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800e2b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e2b6:	4618      	mov	r0, r3
 800e2b8:	3728      	adds	r7, #40	; 0x28
 800e2ba:	46bd      	mov	sp, r7
 800e2bc:	bd80      	pop	{r7, pc}

0800e2be <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800e2be:	b580      	push	{r7, lr}
 800e2c0:	b088      	sub	sp, #32
 800e2c2:	af00      	add	r7, sp, #0
 800e2c4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e2d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2da:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e2dc:	f107 0308 	add.w	r3, r7, #8
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	6878      	ldr	r0, [r7, #4]
 800e2e4:	f7ff fe86 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800e2e8:	6878      	ldr	r0, [r7, #4]
 800e2ea:	f000 fb23 	bl	800e934 <SDMMC_GetCmdError>
 800e2ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e2f0:	69fb      	ldr	r3, [r7, #28]
}
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	3720      	adds	r7, #32
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}

0800e2fa <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800e2fa:	b580      	push	{r7, lr}
 800e2fc:	b088      	sub	sp, #32
 800e2fe:	af00      	add	r7, sp, #0
 800e300:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800e302:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800e306:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800e308:	2308      	movs	r3, #8
 800e30a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e30c:	2340      	movs	r3, #64	; 0x40
 800e30e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e310:	2300      	movs	r3, #0
 800e312:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e314:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e318:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e31a:	f107 0308 	add.w	r3, r7, #8
 800e31e:	4619      	mov	r1, r3
 800e320:	6878      	ldr	r0, [r7, #4]
 800e322:	f7ff fe67 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f000 fab6 	bl	800e898 <SDMMC_GetCmdResp7>
 800e32c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e32e:	69fb      	ldr	r3, [r7, #28]
}
 800e330:	4618      	mov	r0, r3
 800e332:	3720      	adds	r7, #32
 800e334:	46bd      	mov	sp, r7
 800e336:	bd80      	pop	{r7, pc}

0800e338 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b088      	sub	sp, #32
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
 800e340:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800e342:	683b      	ldr	r3, [r7, #0]
 800e344:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800e346:	2337      	movs	r3, #55	; 0x37
 800e348:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e34a:	2340      	movs	r3, #64	; 0x40
 800e34c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e34e:	2300      	movs	r3, #0
 800e350:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e356:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e358:	f107 0308 	add.w	r3, r7, #8
 800e35c:	4619      	mov	r1, r3
 800e35e:	6878      	ldr	r0, [r7, #4]
 800e360:	f7ff fe48 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800e364:	f241 3288 	movw	r2, #5000	; 0x1388
 800e368:	2137      	movs	r1, #55	; 0x37
 800e36a:	6878      	ldr	r0, [r7, #4]
 800e36c:	f000 f8aa 	bl	800e4c4 <SDMMC_GetCmdResp1>
 800e370:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e372:	69fb      	ldr	r3, [r7, #28]
}
 800e374:	4618      	mov	r0, r3
 800e376:	3720      	adds	r7, #32
 800e378:	46bd      	mov	sp, r7
 800e37a:	bd80      	pop	{r7, pc}

0800e37c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b088      	sub	sp, #32
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
 800e384:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800e386:	683a      	ldr	r2, [r7, #0]
 800e388:	4b0d      	ldr	r3, [pc, #52]	; (800e3c0 <SDMMC_CmdAppOperCommand+0x44>)
 800e38a:	4313      	orrs	r3, r2
 800e38c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800e38e:	2329      	movs	r3, #41	; 0x29
 800e390:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e392:	2340      	movs	r3, #64	; 0x40
 800e394:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e396:	2300      	movs	r3, #0
 800e398:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e39a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e39e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e3a0:	f107 0308 	add.w	r3, r7, #8
 800e3a4:	4619      	mov	r1, r3
 800e3a6:	6878      	ldr	r0, [r7, #4]
 800e3a8:	f7ff fe24 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800e3ac:	6878      	ldr	r0, [r7, #4]
 800e3ae:	f000 f9bf 	bl	800e730 <SDMMC_GetCmdResp3>
 800e3b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e3b4:	69fb      	ldr	r3, [r7, #28]
}
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	3720      	adds	r7, #32
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}
 800e3be:	bf00      	nop
 800e3c0:	80100000 	.word	0x80100000

0800e3c4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800e3c4:	b580      	push	{r7, lr}
 800e3c6:	b088      	sub	sp, #32
 800e3c8:	af00      	add	r7, sp, #0
 800e3ca:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800e3d0:	2302      	movs	r3, #2
 800e3d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e3d4:	23c0      	movs	r3, #192	; 0xc0
 800e3d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e3d8:	2300      	movs	r3, #0
 800e3da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e3dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e3e0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e3e2:	f107 0308 	add.w	r3, r7, #8
 800e3e6:	4619      	mov	r1, r3
 800e3e8:	6878      	ldr	r0, [r7, #4]
 800e3ea:	f7ff fe03 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e3ee:	6878      	ldr	r0, [r7, #4]
 800e3f0:	f000 f956 	bl	800e6a0 <SDMMC_GetCmdResp2>
 800e3f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e3f6:	69fb      	ldr	r3, [r7, #28]
}
 800e3f8:	4618      	mov	r0, r3
 800e3fa:	3720      	adds	r7, #32
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	bd80      	pop	{r7, pc}

0800e400 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b088      	sub	sp, #32
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
 800e408:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800e40e:	2309      	movs	r3, #9
 800e410:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e412:	23c0      	movs	r3, #192	; 0xc0
 800e414:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e416:	2300      	movs	r3, #0
 800e418:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e41a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e41e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e420:	f107 0308 	add.w	r3, r7, #8
 800e424:	4619      	mov	r1, r3
 800e426:	6878      	ldr	r0, [r7, #4]
 800e428:	f7ff fde4 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e42c:	6878      	ldr	r0, [r7, #4]
 800e42e:	f000 f937 	bl	800e6a0 <SDMMC_GetCmdResp2>
 800e432:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e434:	69fb      	ldr	r3, [r7, #28]
}
 800e436:	4618      	mov	r0, r3
 800e438:	3720      	adds	r7, #32
 800e43a:	46bd      	mov	sp, r7
 800e43c:	bd80      	pop	{r7, pc}

0800e43e <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800e43e:	b580      	push	{r7, lr}
 800e440:	b088      	sub	sp, #32
 800e442:	af00      	add	r7, sp, #0
 800e444:	6078      	str	r0, [r7, #4]
 800e446:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e448:	2300      	movs	r3, #0
 800e44a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e44c:	2303      	movs	r3, #3
 800e44e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e450:	2340      	movs	r3, #64	; 0x40
 800e452:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e454:	2300      	movs	r3, #0
 800e456:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e458:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e45c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e45e:	f107 0308 	add.w	r3, r7, #8
 800e462:	4619      	mov	r1, r3
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f7ff fdc5 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e46a:	683a      	ldr	r2, [r7, #0]
 800e46c:	2103      	movs	r1, #3
 800e46e:	6878      	ldr	r0, [r7, #4]
 800e470:	f000 f99c 	bl	800e7ac <SDMMC_GetCmdResp6>
 800e474:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e476:	69fb      	ldr	r3, [r7, #28]
}
 800e478:	4618      	mov	r0, r3
 800e47a:	3720      	adds	r7, #32
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}

0800e480 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b088      	sub	sp, #32
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
 800e488:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800e48a:	683b      	ldr	r3, [r7, #0]
 800e48c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e48e:	230d      	movs	r3, #13
 800e490:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e492:	2340      	movs	r3, #64	; 0x40
 800e494:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e496:	2300      	movs	r3, #0
 800e498:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e49a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e49e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e4a0:	f107 0308 	add.w	r3, r7, #8
 800e4a4:	4619      	mov	r1, r3
 800e4a6:	6878      	ldr	r0, [r7, #4]
 800e4a8:	f7ff fda4 	bl	800dff4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800e4ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800e4b0:	210d      	movs	r1, #13
 800e4b2:	6878      	ldr	r0, [r7, #4]
 800e4b4:	f000 f806 	bl	800e4c4 <SDMMC_GetCmdResp1>
 800e4b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e4ba:	69fb      	ldr	r3, [r7, #28]
}
 800e4bc:	4618      	mov	r0, r3
 800e4be:	3720      	adds	r7, #32
 800e4c0:	46bd      	mov	sp, r7
 800e4c2:	bd80      	pop	{r7, pc}

0800e4c4 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e4c4:	b580      	push	{r7, lr}
 800e4c6:	b088      	sub	sp, #32
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	60f8      	str	r0, [r7, #12]
 800e4cc:	460b      	mov	r3, r1
 800e4ce:	607a      	str	r2, [r7, #4]
 800e4d0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800e4d2:	4b70      	ldr	r3, [pc, #448]	; (800e694 <SDMMC_GetCmdResp1+0x1d0>)
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	4a70      	ldr	r2, [pc, #448]	; (800e698 <SDMMC_GetCmdResp1+0x1d4>)
 800e4d8:	fba2 2303 	umull	r2, r3, r2, r3
 800e4dc:	0a5a      	lsrs	r2, r3, #9
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	fb02 f303 	mul.w	r3, r2, r3
 800e4e4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800e4e6:	69fb      	ldr	r3, [r7, #28]
 800e4e8:	1e5a      	subs	r2, r3, #1
 800e4ea:	61fa      	str	r2, [r7, #28]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d102      	bne.n	800e4f6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e4f0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e4f4:	e0c9      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e4fa:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e4fc:	69bb      	ldr	r3, [r7, #24]
 800e4fe:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800e502:	2b00      	cmp	r3, #0
 800e504:	d0ef      	beq.n	800e4e6 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e506:	69bb      	ldr	r3, [r7, #24]
 800e508:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d1ea      	bne.n	800e4e6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e514:	f003 0304 	and.w	r3, r3, #4
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d004      	beq.n	800e526 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	2204      	movs	r2, #4
 800e520:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e522:	2304      	movs	r3, #4
 800e524:	e0b1      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e52a:	f003 0301 	and.w	r3, r3, #1
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d004      	beq.n	800e53c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	2201      	movs	r2, #1
 800e536:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e538:	2301      	movs	r3, #1
 800e53a:	e0a6      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	22c5      	movs	r2, #197	; 0xc5
 800e540:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e542:	68f8      	ldr	r0, [r7, #12]
 800e544:	f7ff fd80 	bl	800e048 <SDMMC_GetCommandResponse>
 800e548:	4603      	mov	r3, r0
 800e54a:	461a      	mov	r2, r3
 800e54c:	7afb      	ldrb	r3, [r7, #11]
 800e54e:	4293      	cmp	r3, r2
 800e550:	d001      	beq.n	800e556 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e552:	2301      	movs	r3, #1
 800e554:	e099      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e556:	2100      	movs	r1, #0
 800e558:	68f8      	ldr	r0, [r7, #12]
 800e55a:	f7ff fd82 	bl	800e062 <SDMMC_GetResponse>
 800e55e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e560:	697a      	ldr	r2, [r7, #20]
 800e562:	4b4e      	ldr	r3, [pc, #312]	; (800e69c <SDMMC_GetCmdResp1+0x1d8>)
 800e564:	4013      	ands	r3, r2
 800e566:	2b00      	cmp	r3, #0
 800e568:	d101      	bne.n	800e56e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800e56a:	2300      	movs	r3, #0
 800e56c:	e08d      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e56e:	697b      	ldr	r3, [r7, #20]
 800e570:	2b00      	cmp	r3, #0
 800e572:	da02      	bge.n	800e57a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800e574:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800e578:	e087      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800e57a:	697b      	ldr	r3, [r7, #20]
 800e57c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e580:	2b00      	cmp	r3, #0
 800e582:	d001      	beq.n	800e588 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800e584:	2340      	movs	r3, #64	; 0x40
 800e586:	e080      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800e588:	697b      	ldr	r3, [r7, #20]
 800e58a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d001      	beq.n	800e596 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800e592:	2380      	movs	r3, #128	; 0x80
 800e594:	e079      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800e596:	697b      	ldr	r3, [r7, #20]
 800e598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d002      	beq.n	800e5a6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800e5a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e5a4:	e071      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800e5a6:	697b      	ldr	r3, [r7, #20]
 800e5a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d002      	beq.n	800e5b6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800e5b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e5b4:	e069      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800e5b6:	697b      	ldr	r3, [r7, #20]
 800e5b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d002      	beq.n	800e5c6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800e5c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e5c4:	e061      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800e5c6:	697b      	ldr	r3, [r7, #20]
 800e5c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d002      	beq.n	800e5d6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800e5d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e5d4:	e059      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800e5d6:	697b      	ldr	r3, [r7, #20]
 800e5d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d002      	beq.n	800e5e6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e5e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e5e4:	e051      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800e5e6:	697b      	ldr	r3, [r7, #20]
 800e5e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d002      	beq.n	800e5f6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e5f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e5f4:	e049      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800e5f6:	697b      	ldr	r3, [r7, #20]
 800e5f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d002      	beq.n	800e606 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e600:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800e604:	e041      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e606:	697b      	ldr	r3, [r7, #20]
 800e608:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d002      	beq.n	800e616 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800e610:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e614:	e039      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e616:	697b      	ldr	r3, [r7, #20]
 800e618:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d002      	beq.n	800e626 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e620:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800e624:	e031      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e626:	697b      	ldr	r3, [r7, #20]
 800e628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d002      	beq.n	800e636 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e630:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e634:	e029      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e636:	697b      	ldr	r3, [r7, #20]
 800e638:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d002      	beq.n	800e646 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e640:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e644:	e021      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e646:	697b      	ldr	r3, [r7, #20]
 800e648:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d002      	beq.n	800e656 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e650:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800e654:	e019      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e656:	697b      	ldr	r3, [r7, #20]
 800e658:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d002      	beq.n	800e666 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e660:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800e664:	e011      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e666:	697b      	ldr	r3, [r7, #20]
 800e668:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d002      	beq.n	800e676 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e670:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800e674:	e009      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e676:	697b      	ldr	r3, [r7, #20]
 800e678:	f003 0308 	and.w	r3, r3, #8
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d002      	beq.n	800e686 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e680:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800e684:	e001      	b.n	800e68a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e686:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800e68a:	4618      	mov	r0, r3
 800e68c:	3720      	adds	r7, #32
 800e68e:	46bd      	mov	sp, r7
 800e690:	bd80      	pop	{r7, pc}
 800e692:	bf00      	nop
 800e694:	20000080 	.word	0x20000080
 800e698:	10624dd3 	.word	0x10624dd3
 800e69c:	fdffe008 	.word	0xfdffe008

0800e6a0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800e6a0:	b480      	push	{r7}
 800e6a2:	b085      	sub	sp, #20
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e6a8:	4b1f      	ldr	r3, [pc, #124]	; (800e728 <SDMMC_GetCmdResp2+0x88>)
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	4a1f      	ldr	r2, [pc, #124]	; (800e72c <SDMMC_GetCmdResp2+0x8c>)
 800e6ae:	fba2 2303 	umull	r2, r3, r2, r3
 800e6b2:	0a5b      	lsrs	r3, r3, #9
 800e6b4:	f241 3288 	movw	r2, #5000	; 0x1388
 800e6b8:	fb02 f303 	mul.w	r3, r2, r3
 800e6bc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	1e5a      	subs	r2, r3, #1
 800e6c2:	60fa      	str	r2, [r7, #12]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d102      	bne.n	800e6ce <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e6c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e6cc:	e026      	b.n	800e71c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6d2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e6d4:	68bb      	ldr	r3, [r7, #8]
 800e6d6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d0ef      	beq.n	800e6be <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e6de:	68bb      	ldr	r3, [r7, #8]
 800e6e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d1ea      	bne.n	800e6be <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6ec:	f003 0304 	and.w	r3, r3, #4
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d004      	beq.n	800e6fe <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	2204      	movs	r2, #4
 800e6f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e6fa:	2304      	movs	r3, #4
 800e6fc:	e00e      	b.n	800e71c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e702:	f003 0301 	and.w	r3, r3, #1
 800e706:	2b00      	cmp	r3, #0
 800e708:	d004      	beq.n	800e714 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	2201      	movs	r2, #1
 800e70e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e710:	2301      	movs	r3, #1
 800e712:	e003      	b.n	800e71c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	22c5      	movs	r2, #197	; 0xc5
 800e718:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800e71a:	2300      	movs	r3, #0
}
 800e71c:	4618      	mov	r0, r3
 800e71e:	3714      	adds	r7, #20
 800e720:	46bd      	mov	sp, r7
 800e722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e726:	4770      	bx	lr
 800e728:	20000080 	.word	0x20000080
 800e72c:	10624dd3 	.word	0x10624dd3

0800e730 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800e730:	b480      	push	{r7}
 800e732:	b085      	sub	sp, #20
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e738:	4b1a      	ldr	r3, [pc, #104]	; (800e7a4 <SDMMC_GetCmdResp3+0x74>)
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	4a1a      	ldr	r2, [pc, #104]	; (800e7a8 <SDMMC_GetCmdResp3+0x78>)
 800e73e:	fba2 2303 	umull	r2, r3, r2, r3
 800e742:	0a5b      	lsrs	r3, r3, #9
 800e744:	f241 3288 	movw	r2, #5000	; 0x1388
 800e748:	fb02 f303 	mul.w	r3, r2, r3
 800e74c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	1e5a      	subs	r2, r3, #1
 800e752:	60fa      	str	r2, [r7, #12]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d102      	bne.n	800e75e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e758:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e75c:	e01b      	b.n	800e796 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e762:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e764:	68bb      	ldr	r3, [r7, #8]
 800e766:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d0ef      	beq.n	800e74e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e76e:	68bb      	ldr	r3, [r7, #8]
 800e770:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e774:	2b00      	cmp	r3, #0
 800e776:	d1ea      	bne.n	800e74e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e77c:	f003 0304 	and.w	r3, r3, #4
 800e780:	2b00      	cmp	r3, #0
 800e782:	d004      	beq.n	800e78e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	2204      	movs	r2, #4
 800e788:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e78a:	2304      	movs	r3, #4
 800e78c:	e003      	b.n	800e796 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	22c5      	movs	r2, #197	; 0xc5
 800e792:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e794:	2300      	movs	r3, #0
}
 800e796:	4618      	mov	r0, r3
 800e798:	3714      	adds	r7, #20
 800e79a:	46bd      	mov	sp, r7
 800e79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a0:	4770      	bx	lr
 800e7a2:	bf00      	nop
 800e7a4:	20000080 	.word	0x20000080
 800e7a8:	10624dd3 	.word	0x10624dd3

0800e7ac <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	b088      	sub	sp, #32
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	60f8      	str	r0, [r7, #12]
 800e7b4:	460b      	mov	r3, r1
 800e7b6:	607a      	str	r2, [r7, #4]
 800e7b8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e7ba:	4b35      	ldr	r3, [pc, #212]	; (800e890 <SDMMC_GetCmdResp6+0xe4>)
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	4a35      	ldr	r2, [pc, #212]	; (800e894 <SDMMC_GetCmdResp6+0xe8>)
 800e7c0:	fba2 2303 	umull	r2, r3, r2, r3
 800e7c4:	0a5b      	lsrs	r3, r3, #9
 800e7c6:	f241 3288 	movw	r2, #5000	; 0x1388
 800e7ca:	fb02 f303 	mul.w	r3, r2, r3
 800e7ce:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800e7d0:	69fb      	ldr	r3, [r7, #28]
 800e7d2:	1e5a      	subs	r2, r3, #1
 800e7d4:	61fa      	str	r2, [r7, #28]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d102      	bne.n	800e7e0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e7da:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e7de:	e052      	b.n	800e886 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e7e4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e7e6:	69bb      	ldr	r3, [r7, #24]
 800e7e8:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d0ef      	beq.n	800e7d0 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e7f0:	69bb      	ldr	r3, [r7, #24]
 800e7f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d1ea      	bne.n	800e7d0 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e7fe:	f003 0304 	and.w	r3, r3, #4
 800e802:	2b00      	cmp	r3, #0
 800e804:	d004      	beq.n	800e810 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	2204      	movs	r2, #4
 800e80a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e80c:	2304      	movs	r3, #4
 800e80e:	e03a      	b.n	800e886 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e814:	f003 0301 	and.w	r3, r3, #1
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d004      	beq.n	800e826 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	2201      	movs	r2, #1
 800e820:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e822:	2301      	movs	r3, #1
 800e824:	e02f      	b.n	800e886 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e826:	68f8      	ldr	r0, [r7, #12]
 800e828:	f7ff fc0e 	bl	800e048 <SDMMC_GetCommandResponse>
 800e82c:	4603      	mov	r3, r0
 800e82e:	461a      	mov	r2, r3
 800e830:	7afb      	ldrb	r3, [r7, #11]
 800e832:	4293      	cmp	r3, r2
 800e834:	d001      	beq.n	800e83a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e836:	2301      	movs	r3, #1
 800e838:	e025      	b.n	800e886 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	22c5      	movs	r2, #197	; 0xc5
 800e83e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e840:	2100      	movs	r1, #0
 800e842:	68f8      	ldr	r0, [r7, #12]
 800e844:	f7ff fc0d 	bl	800e062 <SDMMC_GetResponse>
 800e848:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800e84a:	697b      	ldr	r3, [r7, #20]
 800e84c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e850:	2b00      	cmp	r3, #0
 800e852:	d106      	bne.n	800e862 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800e854:	697b      	ldr	r3, [r7, #20]
 800e856:	0c1b      	lsrs	r3, r3, #16
 800e858:	b29a      	uxth	r2, r3
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800e85e:	2300      	movs	r3, #0
 800e860:	e011      	b.n	800e886 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800e862:	697b      	ldr	r3, [r7, #20]
 800e864:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d002      	beq.n	800e872 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e86c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e870:	e009      	b.n	800e886 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800e872:	697b      	ldr	r3, [r7, #20]
 800e874:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d002      	beq.n	800e882 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e87c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e880:	e001      	b.n	800e886 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e882:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800e886:	4618      	mov	r0, r3
 800e888:	3720      	adds	r7, #32
 800e88a:	46bd      	mov	sp, r7
 800e88c:	bd80      	pop	{r7, pc}
 800e88e:	bf00      	nop
 800e890:	20000080 	.word	0x20000080
 800e894:	10624dd3 	.word	0x10624dd3

0800e898 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800e898:	b480      	push	{r7}
 800e89a:	b085      	sub	sp, #20
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e8a0:	4b22      	ldr	r3, [pc, #136]	; (800e92c <SDMMC_GetCmdResp7+0x94>)
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	4a22      	ldr	r2, [pc, #136]	; (800e930 <SDMMC_GetCmdResp7+0x98>)
 800e8a6:	fba2 2303 	umull	r2, r3, r2, r3
 800e8aa:	0a5b      	lsrs	r3, r3, #9
 800e8ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800e8b0:	fb02 f303 	mul.w	r3, r2, r3
 800e8b4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	1e5a      	subs	r2, r3, #1
 800e8ba:	60fa      	str	r2, [r7, #12]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d102      	bne.n	800e8c6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e8c0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e8c4:	e02c      	b.n	800e920 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8ca:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d0ef      	beq.n	800e8b6 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e8d6:	68bb      	ldr	r3, [r7, #8]
 800e8d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d1ea      	bne.n	800e8b6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8e4:	f003 0304 	and.w	r3, r3, #4
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d004      	beq.n	800e8f6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	2204      	movs	r2, #4
 800e8f0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e8f2:	2304      	movs	r3, #4
 800e8f4:	e014      	b.n	800e920 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8fa:	f003 0301 	and.w	r3, r3, #1
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d004      	beq.n	800e90c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	2201      	movs	r2, #1
 800e906:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e908:	2301      	movs	r3, #1
 800e90a:	e009      	b.n	800e920 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e914:	2b00      	cmp	r3, #0
 800e916:	d002      	beq.n	800e91e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	2240      	movs	r2, #64	; 0x40
 800e91c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e91e:	2300      	movs	r3, #0
  
}
 800e920:	4618      	mov	r0, r3
 800e922:	3714      	adds	r7, #20
 800e924:	46bd      	mov	sp, r7
 800e926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92a:	4770      	bx	lr
 800e92c:	20000080 	.word	0x20000080
 800e930:	10624dd3 	.word	0x10624dd3

0800e934 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800e934:	b480      	push	{r7}
 800e936:	b085      	sub	sp, #20
 800e938:	af00      	add	r7, sp, #0
 800e93a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e93c:	4b11      	ldr	r3, [pc, #68]	; (800e984 <SDMMC_GetCmdError+0x50>)
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	4a11      	ldr	r2, [pc, #68]	; (800e988 <SDMMC_GetCmdError+0x54>)
 800e942:	fba2 2303 	umull	r2, r3, r2, r3
 800e946:	0a5b      	lsrs	r3, r3, #9
 800e948:	f241 3288 	movw	r2, #5000	; 0x1388
 800e94c:	fb02 f303 	mul.w	r3, r2, r3
 800e950:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	1e5a      	subs	r2, r3, #1
 800e956:	60fa      	str	r2, [r7, #12]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d102      	bne.n	800e962 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e95c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e960:	e009      	b.n	800e976 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d0f1      	beq.n	800e952 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	22c5      	movs	r2, #197	; 0xc5
 800e972:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800e974:	2300      	movs	r3, #0
}
 800e976:	4618      	mov	r0, r3
 800e978:	3714      	adds	r7, #20
 800e97a:	46bd      	mov	sp, r7
 800e97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e980:	4770      	bx	lr
 800e982:	bf00      	nop
 800e984:	20000080 	.word	0x20000080
 800e988:	10624dd3 	.word	0x10624dd3

0800e98c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800e990:	4904      	ldr	r1, [pc, #16]	; (800e9a4 <MX_FATFS_Init+0x18>)
 800e992:	4805      	ldr	r0, [pc, #20]	; (800e9a8 <MX_FATFS_Init+0x1c>)
 800e994:	f003 f824 	bl	80119e0 <FATFS_LinkDriver>
 800e998:	4603      	mov	r3, r0
 800e99a:	461a      	mov	r2, r3
 800e99c:	4b03      	ldr	r3, [pc, #12]	; (800e9ac <MX_FATFS_Init+0x20>)
 800e99e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800e9a0:	bf00      	nop
 800e9a2:	bd80      	pop	{r7, pc}
 800e9a4:	20037c80 	.word	0x20037c80
 800e9a8:	080d691c 	.word	0x080d691c
 800e9ac:	20037c7c 	.word	0x20037c7c

0800e9b0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800e9b0:	b480      	push	{r7}
 800e9b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800e9b4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9be:	4770      	bx	lr

0800e9c0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800e9c0:	b580      	push	{r7, lr}
 800e9c2:	b082      	sub	sp, #8
 800e9c4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800e9c6:	2300      	movs	r3, #0
 800e9c8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800e9ca:	f000 f888 	bl	800eade <BSP_SD_IsDetected>
 800e9ce:	4603      	mov	r3, r0
 800e9d0:	2b01      	cmp	r3, #1
 800e9d2:	d001      	beq.n	800e9d8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800e9d4:	2302      	movs	r3, #2
 800e9d6:	e005      	b.n	800e9e4 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800e9d8:	4804      	ldr	r0, [pc, #16]	; (800e9ec <BSP_SD_Init+0x2c>)
 800e9da:	f7fc fb47 	bl	800b06c <HAL_SD_Init>
 800e9de:	4603      	mov	r3, r0
 800e9e0:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800e9e2:	79fb      	ldrb	r3, [r7, #7]
}
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	3708      	adds	r7, #8
 800e9e8:	46bd      	mov	sp, r7
 800e9ea:	bd80      	pop	{r7, pc}
 800e9ec:	20037738 	.word	0x20037738

0800e9f0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	b086      	sub	sp, #24
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	60f8      	str	r0, [r7, #12]
 800e9f8:	60b9      	str	r1, [r7, #8]
 800e9fa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	68ba      	ldr	r2, [r7, #8]
 800ea04:	68f9      	ldr	r1, [r7, #12]
 800ea06:	4806      	ldr	r0, [pc, #24]	; (800ea20 <BSP_SD_ReadBlocks_DMA+0x30>)
 800ea08:	f7fc fbe8 	bl	800b1dc <HAL_SD_ReadBlocks_DMA>
 800ea0c:	4603      	mov	r3, r0
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d001      	beq.n	800ea16 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ea12:	2301      	movs	r3, #1
 800ea14:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ea16:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea18:	4618      	mov	r0, r3
 800ea1a:	3718      	adds	r7, #24
 800ea1c:	46bd      	mov	sp, r7
 800ea1e:	bd80      	pop	{r7, pc}
 800ea20:	20037738 	.word	0x20037738

0800ea24 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800ea24:	b580      	push	{r7, lr}
 800ea26:	b086      	sub	sp, #24
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	60f8      	str	r0, [r7, #12]
 800ea2c:	60b9      	str	r1, [r7, #8]
 800ea2e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ea30:	2300      	movs	r3, #0
 800ea32:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	68ba      	ldr	r2, [r7, #8]
 800ea38:	68f9      	ldr	r1, [r7, #12]
 800ea3a:	4806      	ldr	r0, [pc, #24]	; (800ea54 <BSP_SD_WriteBlocks_DMA+0x30>)
 800ea3c:	f7fc fcb0 	bl	800b3a0 <HAL_SD_WriteBlocks_DMA>
 800ea40:	4603      	mov	r3, r0
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d001      	beq.n	800ea4a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ea46:	2301      	movs	r3, #1
 800ea48:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ea4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3718      	adds	r7, #24
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}
 800ea54:	20037738 	.word	0x20037738

0800ea58 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ea58:	b580      	push	{r7, lr}
 800ea5a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ea5c:	4805      	ldr	r0, [pc, #20]	; (800ea74 <BSP_SD_GetCardState+0x1c>)
 800ea5e:	f7fd f8d5 	bl	800bc0c <HAL_SD_GetCardState>
 800ea62:	4603      	mov	r3, r0
 800ea64:	2b04      	cmp	r3, #4
 800ea66:	bf14      	ite	ne
 800ea68:	2301      	movne	r3, #1
 800ea6a:	2300      	moveq	r3, #0
 800ea6c:	b2db      	uxtb	r3, r3
}
 800ea6e:	4618      	mov	r0, r3
 800ea70:	bd80      	pop	{r7, pc}
 800ea72:	bf00      	nop
 800ea74:	20037738 	.word	0x20037738

0800ea78 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ea78:	b580      	push	{r7, lr}
 800ea7a:	b082      	sub	sp, #8
 800ea7c:	af00      	add	r7, sp, #0
 800ea7e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800ea80:	6879      	ldr	r1, [r7, #4]
 800ea82:	4803      	ldr	r0, [pc, #12]	; (800ea90 <BSP_SD_GetCardInfo+0x18>)
 800ea84:	f7fd f896 	bl	800bbb4 <HAL_SD_GetCardInfo>
}
 800ea88:	bf00      	nop
 800ea8a:	3708      	adds	r7, #8
 800ea8c:	46bd      	mov	sp, r7
 800ea8e:	bd80      	pop	{r7, pc}
 800ea90:	20037738 	.word	0x20037738

0800ea94 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800ea94:	b580      	push	{r7, lr}
 800ea96:	b082      	sub	sp, #8
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800ea9c:	f000 f818 	bl	800ead0 <BSP_SD_AbortCallback>
}
 800eaa0:	bf00      	nop
 800eaa2:	3708      	adds	r7, #8
 800eaa4:	46bd      	mov	sp, r7
 800eaa6:	bd80      	pop	{r7, pc}

0800eaa8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b082      	sub	sp, #8
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800eab0:	f000 f9a8 	bl	800ee04 <BSP_SD_WriteCpltCallback>
}
 800eab4:	bf00      	nop
 800eab6:	3708      	adds	r7, #8
 800eab8:	46bd      	mov	sp, r7
 800eaba:	bd80      	pop	{r7, pc}

0800eabc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b082      	sub	sp, #8
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800eac4:	f000 f9aa 	bl	800ee1c <BSP_SD_ReadCpltCallback>
}
 800eac8:	bf00      	nop
 800eaca:	3708      	adds	r7, #8
 800eacc:	46bd      	mov	sp, r7
 800eace:	bd80      	pop	{r7, pc}

0800ead0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ead0:	b480      	push	{r7}
 800ead2:	af00      	add	r7, sp, #0

}
 800ead4:	bf00      	nop
 800ead6:	46bd      	mov	sp, r7
 800ead8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eadc:	4770      	bx	lr

0800eade <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800eade:	b580      	push	{r7, lr}
 800eae0:	b082      	sub	sp, #8
 800eae2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800eae4:	2301      	movs	r3, #1
 800eae6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800eae8:	f000 f80c 	bl	800eb04 <BSP_PlatformIsDetected>
 800eaec:	4603      	mov	r3, r0
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d101      	bne.n	800eaf6 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800eaf6:	79fb      	ldrb	r3, [r7, #7]
 800eaf8:	b2db      	uxtb	r3, r3
}
 800eafa:	4618      	mov	r0, r3
 800eafc:	3708      	adds	r7, #8
 800eafe:	46bd      	mov	sp, r7
 800eb00:	bd80      	pop	{r7, pc}
	...

0800eb04 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b082      	sub	sp, #8
 800eb08:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800eb0a:	2301      	movs	r3, #1
 800eb0c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800eb0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800eb12:	4806      	ldr	r0, [pc, #24]	; (800eb2c <BSP_PlatformIsDetected+0x28>)
 800eb14:	f7f9 fd88 	bl	8008628 <HAL_GPIO_ReadPin>
 800eb18:	4603      	mov	r3, r0
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d001      	beq.n	800eb22 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800eb1e:	2300      	movs	r3, #0
 800eb20:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800eb22:	79fb      	ldrb	r3, [r7, #7]
}
 800eb24:	4618      	mov	r0, r3
 800eb26:	3708      	adds	r7, #8
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	bd80      	pop	{r7, pc}
 800eb2c:	40020800 	.word	0x40020800

0800eb30 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800eb30:	b580      	push	{r7, lr}
 800eb32:	b084      	sub	sp, #16
 800eb34:	af00      	add	r7, sp, #0
 800eb36:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800eb38:	f7f7 fef2 	bl	8006920 <HAL_GetTick>
 800eb3c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800eb3e:	e006      	b.n	800eb4e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800eb40:	f7ff ff8a 	bl	800ea58 <BSP_SD_GetCardState>
 800eb44:	4603      	mov	r3, r0
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d101      	bne.n	800eb4e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800eb4a:	2300      	movs	r3, #0
 800eb4c:	e009      	b.n	800eb62 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800eb4e:	f7f7 fee7 	bl	8006920 <HAL_GetTick>
 800eb52:	4602      	mov	r2, r0
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	1ad3      	subs	r3, r2, r3
 800eb58:	687a      	ldr	r2, [r7, #4]
 800eb5a:	429a      	cmp	r2, r3
 800eb5c:	d8f0      	bhi.n	800eb40 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800eb5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800eb62:	4618      	mov	r0, r3
 800eb64:	3710      	adds	r7, #16
 800eb66:	46bd      	mov	sp, r7
 800eb68:	bd80      	pop	{r7, pc}
	...

0800eb6c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b082      	sub	sp, #8
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	4603      	mov	r3, r0
 800eb74:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800eb76:	4b0b      	ldr	r3, [pc, #44]	; (800eba4 <SD_CheckStatus+0x38>)
 800eb78:	2201      	movs	r2, #1
 800eb7a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800eb7c:	f7ff ff6c 	bl	800ea58 <BSP_SD_GetCardState>
 800eb80:	4603      	mov	r3, r0
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d107      	bne.n	800eb96 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800eb86:	4b07      	ldr	r3, [pc, #28]	; (800eba4 <SD_CheckStatus+0x38>)
 800eb88:	781b      	ldrb	r3, [r3, #0]
 800eb8a:	b2db      	uxtb	r3, r3
 800eb8c:	f023 0301 	bic.w	r3, r3, #1
 800eb90:	b2da      	uxtb	r2, r3
 800eb92:	4b04      	ldr	r3, [pc, #16]	; (800eba4 <SD_CheckStatus+0x38>)
 800eb94:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800eb96:	4b03      	ldr	r3, [pc, #12]	; (800eba4 <SD_CheckStatus+0x38>)
 800eb98:	781b      	ldrb	r3, [r3, #0]
 800eb9a:	b2db      	uxtb	r3, r3
}
 800eb9c:	4618      	mov	r0, r3
 800eb9e:	3708      	adds	r7, #8
 800eba0:	46bd      	mov	sp, r7
 800eba2:	bd80      	pop	{r7, pc}
 800eba4:	200000cd 	.word	0x200000cd

0800eba8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800eba8:	b580      	push	{r7, lr}
 800ebaa:	b082      	sub	sp, #8
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	4603      	mov	r3, r0
 800ebb0:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800ebb2:	f7ff ff05 	bl	800e9c0 <BSP_SD_Init>
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d107      	bne.n	800ebcc <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800ebbc:	79fb      	ldrb	r3, [r7, #7]
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	f7ff ffd4 	bl	800eb6c <SD_CheckStatus>
 800ebc4:	4603      	mov	r3, r0
 800ebc6:	461a      	mov	r2, r3
 800ebc8:	4b04      	ldr	r3, [pc, #16]	; (800ebdc <SD_initialize+0x34>)
 800ebca:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800ebcc:	4b03      	ldr	r3, [pc, #12]	; (800ebdc <SD_initialize+0x34>)
 800ebce:	781b      	ldrb	r3, [r3, #0]
 800ebd0:	b2db      	uxtb	r3, r3
}
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	3708      	adds	r7, #8
 800ebd6:	46bd      	mov	sp, r7
 800ebd8:	bd80      	pop	{r7, pc}
 800ebda:	bf00      	nop
 800ebdc:	200000cd 	.word	0x200000cd

0800ebe0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ebe0:	b580      	push	{r7, lr}
 800ebe2:	b082      	sub	sp, #8
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	4603      	mov	r3, r0
 800ebe8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ebea:	79fb      	ldrb	r3, [r7, #7]
 800ebec:	4618      	mov	r0, r3
 800ebee:	f7ff ffbd 	bl	800eb6c <SD_CheckStatus>
 800ebf2:	4603      	mov	r3, r0
}
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	3708      	adds	r7, #8
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	bd80      	pop	{r7, pc}

0800ebfc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b086      	sub	sp, #24
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	60b9      	str	r1, [r7, #8]
 800ec04:	607a      	str	r2, [r7, #4]
 800ec06:	603b      	str	r3, [r7, #0]
 800ec08:	4603      	mov	r3, r0
 800ec0a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ec0c:	2301      	movs	r3, #1
 800ec0e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ec10:	f247 5030 	movw	r0, #30000	; 0x7530
 800ec14:	f7ff ff8c 	bl	800eb30 <SD_CheckStatusWithTimeout>
 800ec18:	4603      	mov	r3, r0
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	da01      	bge.n	800ec22 <SD_read+0x26>
  {
    return res;
 800ec1e:	7dfb      	ldrb	r3, [r7, #23]
 800ec20:	e03b      	b.n	800ec9a <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800ec22:	683a      	ldr	r2, [r7, #0]
 800ec24:	6879      	ldr	r1, [r7, #4]
 800ec26:	68b8      	ldr	r0, [r7, #8]
 800ec28:	f7ff fee2 	bl	800e9f0 <BSP_SD_ReadBlocks_DMA>
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d132      	bne.n	800ec98 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800ec32:	4b1c      	ldr	r3, [pc, #112]	; (800eca4 <SD_read+0xa8>)
 800ec34:	2200      	movs	r2, #0
 800ec36:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800ec38:	f7f7 fe72 	bl	8006920 <HAL_GetTick>
 800ec3c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ec3e:	bf00      	nop
 800ec40:	4b18      	ldr	r3, [pc, #96]	; (800eca4 <SD_read+0xa8>)
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d108      	bne.n	800ec5a <SD_read+0x5e>
 800ec48:	f7f7 fe6a 	bl	8006920 <HAL_GetTick>
 800ec4c:	4602      	mov	r2, r0
 800ec4e:	693b      	ldr	r3, [r7, #16]
 800ec50:	1ad3      	subs	r3, r2, r3
 800ec52:	f247 522f 	movw	r2, #29999	; 0x752f
 800ec56:	4293      	cmp	r3, r2
 800ec58:	d9f2      	bls.n	800ec40 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800ec5a:	4b12      	ldr	r3, [pc, #72]	; (800eca4 <SD_read+0xa8>)
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d102      	bne.n	800ec68 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800ec62:	2301      	movs	r3, #1
 800ec64:	75fb      	strb	r3, [r7, #23]
 800ec66:	e017      	b.n	800ec98 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800ec68:	4b0e      	ldr	r3, [pc, #56]	; (800eca4 <SD_read+0xa8>)
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ec6e:	f7f7 fe57 	bl	8006920 <HAL_GetTick>
 800ec72:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ec74:	e007      	b.n	800ec86 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ec76:	f7ff feef 	bl	800ea58 <BSP_SD_GetCardState>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d102      	bne.n	800ec86 <SD_read+0x8a>
          {
            res = RES_OK;
 800ec80:	2300      	movs	r3, #0
 800ec82:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800ec84:	e008      	b.n	800ec98 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ec86:	f7f7 fe4b 	bl	8006920 <HAL_GetTick>
 800ec8a:	4602      	mov	r2, r0
 800ec8c:	693b      	ldr	r3, [r7, #16]
 800ec8e:	1ad3      	subs	r3, r2, r3
 800ec90:	f247 522f 	movw	r2, #29999	; 0x752f
 800ec94:	4293      	cmp	r3, r2
 800ec96:	d9ee      	bls.n	800ec76 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800ec98:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	3718      	adds	r7, #24
 800ec9e:	46bd      	mov	sp, r7
 800eca0:	bd80      	pop	{r7, pc}
 800eca2:	bf00      	nop
 800eca4:	200380e8 	.word	0x200380e8

0800eca8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	b086      	sub	sp, #24
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	60b9      	str	r1, [r7, #8]
 800ecb0:	607a      	str	r2, [r7, #4]
 800ecb2:	603b      	str	r3, [r7, #0]
 800ecb4:	4603      	mov	r3, r0
 800ecb6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ecb8:	2301      	movs	r3, #1
 800ecba:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800ecbc:	4b24      	ldr	r3, [pc, #144]	; (800ed50 <SD_write+0xa8>)
 800ecbe:	2200      	movs	r2, #0
 800ecc0:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ecc2:	f247 5030 	movw	r0, #30000	; 0x7530
 800ecc6:	f7ff ff33 	bl	800eb30 <SD_CheckStatusWithTimeout>
 800ecca:	4603      	mov	r3, r0
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	da01      	bge.n	800ecd4 <SD_write+0x2c>
  {
    return res;
 800ecd0:	7dfb      	ldrb	r3, [r7, #23]
 800ecd2:	e038      	b.n	800ed46 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ecd4:	683a      	ldr	r2, [r7, #0]
 800ecd6:	6879      	ldr	r1, [r7, #4]
 800ecd8:	68b8      	ldr	r0, [r7, #8]
 800ecda:	f7ff fea3 	bl	800ea24 <BSP_SD_WriteBlocks_DMA>
 800ecde:	4603      	mov	r3, r0
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d12f      	bne.n	800ed44 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800ece4:	f7f7 fe1c 	bl	8006920 <HAL_GetTick>
 800ece8:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ecea:	bf00      	nop
 800ecec:	4b18      	ldr	r3, [pc, #96]	; (800ed50 <SD_write+0xa8>)
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d108      	bne.n	800ed06 <SD_write+0x5e>
 800ecf4:	f7f7 fe14 	bl	8006920 <HAL_GetTick>
 800ecf8:	4602      	mov	r2, r0
 800ecfa:	693b      	ldr	r3, [r7, #16]
 800ecfc:	1ad3      	subs	r3, r2, r3
 800ecfe:	f247 522f 	movw	r2, #29999	; 0x752f
 800ed02:	4293      	cmp	r3, r2
 800ed04:	d9f2      	bls.n	800ecec <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800ed06:	4b12      	ldr	r3, [pc, #72]	; (800ed50 <SD_write+0xa8>)
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d102      	bne.n	800ed14 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800ed0e:	2301      	movs	r3, #1
 800ed10:	75fb      	strb	r3, [r7, #23]
 800ed12:	e017      	b.n	800ed44 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800ed14:	4b0e      	ldr	r3, [pc, #56]	; (800ed50 <SD_write+0xa8>)
 800ed16:	2200      	movs	r2, #0
 800ed18:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ed1a:	f7f7 fe01 	bl	8006920 <HAL_GetTick>
 800ed1e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ed20:	e007      	b.n	800ed32 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ed22:	f7ff fe99 	bl	800ea58 <BSP_SD_GetCardState>
 800ed26:	4603      	mov	r3, r0
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d102      	bne.n	800ed32 <SD_write+0x8a>
          {
            res = RES_OK;
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	75fb      	strb	r3, [r7, #23]
            break;
 800ed30:	e008      	b.n	800ed44 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ed32:	f7f7 fdf5 	bl	8006920 <HAL_GetTick>
 800ed36:	4602      	mov	r2, r0
 800ed38:	693b      	ldr	r3, [r7, #16]
 800ed3a:	1ad3      	subs	r3, r2, r3
 800ed3c:	f247 522f 	movw	r2, #29999	; 0x752f
 800ed40:	4293      	cmp	r3, r2
 800ed42:	d9ee      	bls.n	800ed22 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800ed44:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed46:	4618      	mov	r0, r3
 800ed48:	3718      	adds	r7, #24
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}
 800ed4e:	bf00      	nop
 800ed50:	200380e4 	.word	0x200380e4

0800ed54 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b08c      	sub	sp, #48	; 0x30
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	4603      	mov	r3, r0
 800ed5c:	603a      	str	r2, [r7, #0]
 800ed5e:	71fb      	strb	r3, [r7, #7]
 800ed60:	460b      	mov	r3, r1
 800ed62:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ed64:	2301      	movs	r3, #1
 800ed66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ed6a:	4b25      	ldr	r3, [pc, #148]	; (800ee00 <SD_ioctl+0xac>)
 800ed6c:	781b      	ldrb	r3, [r3, #0]
 800ed6e:	b2db      	uxtb	r3, r3
 800ed70:	f003 0301 	and.w	r3, r3, #1
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d001      	beq.n	800ed7c <SD_ioctl+0x28>
 800ed78:	2303      	movs	r3, #3
 800ed7a:	e03c      	b.n	800edf6 <SD_ioctl+0xa2>

  switch (cmd)
 800ed7c:	79bb      	ldrb	r3, [r7, #6]
 800ed7e:	2b03      	cmp	r3, #3
 800ed80:	d834      	bhi.n	800edec <SD_ioctl+0x98>
 800ed82:	a201      	add	r2, pc, #4	; (adr r2, 800ed88 <SD_ioctl+0x34>)
 800ed84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed88:	0800ed99 	.word	0x0800ed99
 800ed8c:	0800eda1 	.word	0x0800eda1
 800ed90:	0800edb9 	.word	0x0800edb9
 800ed94:	0800edd3 	.word	0x0800edd3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ed98:	2300      	movs	r3, #0
 800ed9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ed9e:	e028      	b.n	800edf2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800eda0:	f107 030c 	add.w	r3, r7, #12
 800eda4:	4618      	mov	r0, r3
 800eda6:	f7ff fe67 	bl	800ea78 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800edaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800edac:	683b      	ldr	r3, [r7, #0]
 800edae:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800edb0:	2300      	movs	r3, #0
 800edb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800edb6:	e01c      	b.n	800edf2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800edb8:	f107 030c 	add.w	r3, r7, #12
 800edbc:	4618      	mov	r0, r3
 800edbe:	f7ff fe5b 	bl	800ea78 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800edc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edc4:	b29a      	uxth	r2, r3
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800edca:	2300      	movs	r3, #0
 800edcc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800edd0:	e00f      	b.n	800edf2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800edd2:	f107 030c 	add.w	r3, r7, #12
 800edd6:	4618      	mov	r0, r3
 800edd8:	f7ff fe4e 	bl	800ea78 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800eddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edde:	0a5a      	lsrs	r2, r3, #9
 800ede0:	683b      	ldr	r3, [r7, #0]
 800ede2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ede4:	2300      	movs	r3, #0
 800ede6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800edea:	e002      	b.n	800edf2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800edec:	2304      	movs	r3, #4
 800edee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800edf2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800edf6:	4618      	mov	r0, r3
 800edf8:	3730      	adds	r7, #48	; 0x30
 800edfa:	46bd      	mov	sp, r7
 800edfc:	bd80      	pop	{r7, pc}
 800edfe:	bf00      	nop
 800ee00:	200000cd 	.word	0x200000cd

0800ee04 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800ee04:	b480      	push	{r7}
 800ee06:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800ee08:	4b03      	ldr	r3, [pc, #12]	; (800ee18 <BSP_SD_WriteCpltCallback+0x14>)
 800ee0a:	2201      	movs	r2, #1
 800ee0c:	601a      	str	r2, [r3, #0]
}
 800ee0e:	bf00      	nop
 800ee10:	46bd      	mov	sp, r7
 800ee12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee16:	4770      	bx	lr
 800ee18:	200380e4 	.word	0x200380e4

0800ee1c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800ee1c:	b480      	push	{r7}
 800ee1e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800ee20:	4b03      	ldr	r3, [pc, #12]	; (800ee30 <BSP_SD_ReadCpltCallback+0x14>)
 800ee22:	2201      	movs	r2, #1
 800ee24:	601a      	str	r2, [r3, #0]
}
 800ee26:	bf00      	nop
 800ee28:	46bd      	mov	sp, r7
 800ee2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee2e:	4770      	bx	lr
 800ee30:	200380e8 	.word	0x200380e8

0800ee34 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	b084      	sub	sp, #16
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	4603      	mov	r3, r0
 800ee3c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ee3e:	79fb      	ldrb	r3, [r7, #7]
 800ee40:	4a08      	ldr	r2, [pc, #32]	; (800ee64 <disk_status+0x30>)
 800ee42:	009b      	lsls	r3, r3, #2
 800ee44:	4413      	add	r3, r2
 800ee46:	685b      	ldr	r3, [r3, #4]
 800ee48:	685b      	ldr	r3, [r3, #4]
 800ee4a:	79fa      	ldrb	r2, [r7, #7]
 800ee4c:	4905      	ldr	r1, [pc, #20]	; (800ee64 <disk_status+0x30>)
 800ee4e:	440a      	add	r2, r1
 800ee50:	7a12      	ldrb	r2, [r2, #8]
 800ee52:	4610      	mov	r0, r2
 800ee54:	4798      	blx	r3
 800ee56:	4603      	mov	r3, r0
 800ee58:	73fb      	strb	r3, [r7, #15]
  return stat;
 800ee5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee5c:	4618      	mov	r0, r3
 800ee5e:	3710      	adds	r7, #16
 800ee60:	46bd      	mov	sp, r7
 800ee62:	bd80      	pop	{r7, pc}
 800ee64:	20038114 	.word	0x20038114

0800ee68 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800ee68:	b580      	push	{r7, lr}
 800ee6a:	b084      	sub	sp, #16
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	4603      	mov	r3, r0
 800ee70:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800ee72:	2300      	movs	r3, #0
 800ee74:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800ee76:	79fb      	ldrb	r3, [r7, #7]
 800ee78:	4a0d      	ldr	r2, [pc, #52]	; (800eeb0 <disk_initialize+0x48>)
 800ee7a:	5cd3      	ldrb	r3, [r2, r3]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d111      	bne.n	800eea4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800ee80:	79fb      	ldrb	r3, [r7, #7]
 800ee82:	4a0b      	ldr	r2, [pc, #44]	; (800eeb0 <disk_initialize+0x48>)
 800ee84:	2101      	movs	r1, #1
 800ee86:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ee88:	79fb      	ldrb	r3, [r7, #7]
 800ee8a:	4a09      	ldr	r2, [pc, #36]	; (800eeb0 <disk_initialize+0x48>)
 800ee8c:	009b      	lsls	r3, r3, #2
 800ee8e:	4413      	add	r3, r2
 800ee90:	685b      	ldr	r3, [r3, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	79fa      	ldrb	r2, [r7, #7]
 800ee96:	4906      	ldr	r1, [pc, #24]	; (800eeb0 <disk_initialize+0x48>)
 800ee98:	440a      	add	r2, r1
 800ee9a:	7a12      	ldrb	r2, [r2, #8]
 800ee9c:	4610      	mov	r0, r2
 800ee9e:	4798      	blx	r3
 800eea0:	4603      	mov	r3, r0
 800eea2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800eea4:	7bfb      	ldrb	r3, [r7, #15]
}
 800eea6:	4618      	mov	r0, r3
 800eea8:	3710      	adds	r7, #16
 800eeaa:	46bd      	mov	sp, r7
 800eeac:	bd80      	pop	{r7, pc}
 800eeae:	bf00      	nop
 800eeb0:	20038114 	.word	0x20038114

0800eeb4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800eeb4:	b590      	push	{r4, r7, lr}
 800eeb6:	b087      	sub	sp, #28
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	60b9      	str	r1, [r7, #8]
 800eebc:	607a      	str	r2, [r7, #4]
 800eebe:	603b      	str	r3, [r7, #0]
 800eec0:	4603      	mov	r3, r0
 800eec2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800eec4:	7bfb      	ldrb	r3, [r7, #15]
 800eec6:	4a0a      	ldr	r2, [pc, #40]	; (800eef0 <disk_read+0x3c>)
 800eec8:	009b      	lsls	r3, r3, #2
 800eeca:	4413      	add	r3, r2
 800eecc:	685b      	ldr	r3, [r3, #4]
 800eece:	689c      	ldr	r4, [r3, #8]
 800eed0:	7bfb      	ldrb	r3, [r7, #15]
 800eed2:	4a07      	ldr	r2, [pc, #28]	; (800eef0 <disk_read+0x3c>)
 800eed4:	4413      	add	r3, r2
 800eed6:	7a18      	ldrb	r0, [r3, #8]
 800eed8:	683b      	ldr	r3, [r7, #0]
 800eeda:	687a      	ldr	r2, [r7, #4]
 800eedc:	68b9      	ldr	r1, [r7, #8]
 800eede:	47a0      	blx	r4
 800eee0:	4603      	mov	r3, r0
 800eee2:	75fb      	strb	r3, [r7, #23]
  return res;
 800eee4:	7dfb      	ldrb	r3, [r7, #23]
}
 800eee6:	4618      	mov	r0, r3
 800eee8:	371c      	adds	r7, #28
 800eeea:	46bd      	mov	sp, r7
 800eeec:	bd90      	pop	{r4, r7, pc}
 800eeee:	bf00      	nop
 800eef0:	20038114 	.word	0x20038114

0800eef4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800eef4:	b590      	push	{r4, r7, lr}
 800eef6:	b087      	sub	sp, #28
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	60b9      	str	r1, [r7, #8]
 800eefc:	607a      	str	r2, [r7, #4]
 800eefe:	603b      	str	r3, [r7, #0]
 800ef00:	4603      	mov	r3, r0
 800ef02:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ef04:	7bfb      	ldrb	r3, [r7, #15]
 800ef06:	4a0a      	ldr	r2, [pc, #40]	; (800ef30 <disk_write+0x3c>)
 800ef08:	009b      	lsls	r3, r3, #2
 800ef0a:	4413      	add	r3, r2
 800ef0c:	685b      	ldr	r3, [r3, #4]
 800ef0e:	68dc      	ldr	r4, [r3, #12]
 800ef10:	7bfb      	ldrb	r3, [r7, #15]
 800ef12:	4a07      	ldr	r2, [pc, #28]	; (800ef30 <disk_write+0x3c>)
 800ef14:	4413      	add	r3, r2
 800ef16:	7a18      	ldrb	r0, [r3, #8]
 800ef18:	683b      	ldr	r3, [r7, #0]
 800ef1a:	687a      	ldr	r2, [r7, #4]
 800ef1c:	68b9      	ldr	r1, [r7, #8]
 800ef1e:	47a0      	blx	r4
 800ef20:	4603      	mov	r3, r0
 800ef22:	75fb      	strb	r3, [r7, #23]
  return res;
 800ef24:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef26:	4618      	mov	r0, r3
 800ef28:	371c      	adds	r7, #28
 800ef2a:	46bd      	mov	sp, r7
 800ef2c:	bd90      	pop	{r4, r7, pc}
 800ef2e:	bf00      	nop
 800ef30:	20038114 	.word	0x20038114

0800ef34 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800ef34:	b580      	push	{r7, lr}
 800ef36:	b084      	sub	sp, #16
 800ef38:	af00      	add	r7, sp, #0
 800ef3a:	4603      	mov	r3, r0
 800ef3c:	603a      	str	r2, [r7, #0]
 800ef3e:	71fb      	strb	r3, [r7, #7]
 800ef40:	460b      	mov	r3, r1
 800ef42:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ef44:	79fb      	ldrb	r3, [r7, #7]
 800ef46:	4a09      	ldr	r2, [pc, #36]	; (800ef6c <disk_ioctl+0x38>)
 800ef48:	009b      	lsls	r3, r3, #2
 800ef4a:	4413      	add	r3, r2
 800ef4c:	685b      	ldr	r3, [r3, #4]
 800ef4e:	691b      	ldr	r3, [r3, #16]
 800ef50:	79fa      	ldrb	r2, [r7, #7]
 800ef52:	4906      	ldr	r1, [pc, #24]	; (800ef6c <disk_ioctl+0x38>)
 800ef54:	440a      	add	r2, r1
 800ef56:	7a10      	ldrb	r0, [r2, #8]
 800ef58:	79b9      	ldrb	r1, [r7, #6]
 800ef5a:	683a      	ldr	r2, [r7, #0]
 800ef5c:	4798      	blx	r3
 800ef5e:	4603      	mov	r3, r0
 800ef60:	73fb      	strb	r3, [r7, #15]
  return res;
 800ef62:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef64:	4618      	mov	r0, r3
 800ef66:	3710      	adds	r7, #16
 800ef68:	46bd      	mov	sp, r7
 800ef6a:	bd80      	pop	{r7, pc}
 800ef6c:	20038114 	.word	0x20038114

0800ef70 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800ef70:	b480      	push	{r7}
 800ef72:	b085      	sub	sp, #20
 800ef74:	af00      	add	r7, sp, #0
 800ef76:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	3301      	adds	r3, #1
 800ef7c:	781b      	ldrb	r3, [r3, #0]
 800ef7e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800ef80:	89fb      	ldrh	r3, [r7, #14]
 800ef82:	021b      	lsls	r3, r3, #8
 800ef84:	b21a      	sxth	r2, r3
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	781b      	ldrb	r3, [r3, #0]
 800ef8a:	b21b      	sxth	r3, r3
 800ef8c:	4313      	orrs	r3, r2
 800ef8e:	b21b      	sxth	r3, r3
 800ef90:	81fb      	strh	r3, [r7, #14]
	return rv;
 800ef92:	89fb      	ldrh	r3, [r7, #14]
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	3714      	adds	r7, #20
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9e:	4770      	bx	lr

0800efa0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800efa0:	b480      	push	{r7}
 800efa2:	b085      	sub	sp, #20
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	3303      	adds	r3, #3
 800efac:	781b      	ldrb	r3, [r3, #0]
 800efae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	021b      	lsls	r3, r3, #8
 800efb4:	687a      	ldr	r2, [r7, #4]
 800efb6:	3202      	adds	r2, #2
 800efb8:	7812      	ldrb	r2, [r2, #0]
 800efba:	4313      	orrs	r3, r2
 800efbc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	021b      	lsls	r3, r3, #8
 800efc2:	687a      	ldr	r2, [r7, #4]
 800efc4:	3201      	adds	r2, #1
 800efc6:	7812      	ldrb	r2, [r2, #0]
 800efc8:	4313      	orrs	r3, r2
 800efca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	021b      	lsls	r3, r3, #8
 800efd0:	687a      	ldr	r2, [r7, #4]
 800efd2:	7812      	ldrb	r2, [r2, #0]
 800efd4:	4313      	orrs	r3, r2
 800efd6:	60fb      	str	r3, [r7, #12]
	return rv;
 800efd8:	68fb      	ldr	r3, [r7, #12]
}
 800efda:	4618      	mov	r0, r3
 800efdc:	3714      	adds	r7, #20
 800efde:	46bd      	mov	sp, r7
 800efe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efe4:	4770      	bx	lr

0800efe6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800efe6:	b480      	push	{r7}
 800efe8:	b083      	sub	sp, #12
 800efea:	af00      	add	r7, sp, #0
 800efec:	6078      	str	r0, [r7, #4]
 800efee:	460b      	mov	r3, r1
 800eff0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	1c5a      	adds	r2, r3, #1
 800eff6:	607a      	str	r2, [r7, #4]
 800eff8:	887a      	ldrh	r2, [r7, #2]
 800effa:	b2d2      	uxtb	r2, r2
 800effc:	701a      	strb	r2, [r3, #0]
 800effe:	887b      	ldrh	r3, [r7, #2]
 800f000:	0a1b      	lsrs	r3, r3, #8
 800f002:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	1c5a      	adds	r2, r3, #1
 800f008:	607a      	str	r2, [r7, #4]
 800f00a:	887a      	ldrh	r2, [r7, #2]
 800f00c:	b2d2      	uxtb	r2, r2
 800f00e:	701a      	strb	r2, [r3, #0]
}
 800f010:	bf00      	nop
 800f012:	370c      	adds	r7, #12
 800f014:	46bd      	mov	sp, r7
 800f016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01a:	4770      	bx	lr

0800f01c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f01c:	b480      	push	{r7}
 800f01e:	b083      	sub	sp, #12
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
 800f024:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	1c5a      	adds	r2, r3, #1
 800f02a:	607a      	str	r2, [r7, #4]
 800f02c:	683a      	ldr	r2, [r7, #0]
 800f02e:	b2d2      	uxtb	r2, r2
 800f030:	701a      	strb	r2, [r3, #0]
 800f032:	683b      	ldr	r3, [r7, #0]
 800f034:	0a1b      	lsrs	r3, r3, #8
 800f036:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	1c5a      	adds	r2, r3, #1
 800f03c:	607a      	str	r2, [r7, #4]
 800f03e:	683a      	ldr	r2, [r7, #0]
 800f040:	b2d2      	uxtb	r2, r2
 800f042:	701a      	strb	r2, [r3, #0]
 800f044:	683b      	ldr	r3, [r7, #0]
 800f046:	0a1b      	lsrs	r3, r3, #8
 800f048:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	1c5a      	adds	r2, r3, #1
 800f04e:	607a      	str	r2, [r7, #4]
 800f050:	683a      	ldr	r2, [r7, #0]
 800f052:	b2d2      	uxtb	r2, r2
 800f054:	701a      	strb	r2, [r3, #0]
 800f056:	683b      	ldr	r3, [r7, #0]
 800f058:	0a1b      	lsrs	r3, r3, #8
 800f05a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	1c5a      	adds	r2, r3, #1
 800f060:	607a      	str	r2, [r7, #4]
 800f062:	683a      	ldr	r2, [r7, #0]
 800f064:	b2d2      	uxtb	r2, r2
 800f066:	701a      	strb	r2, [r3, #0]
}
 800f068:	bf00      	nop
 800f06a:	370c      	adds	r7, #12
 800f06c:	46bd      	mov	sp, r7
 800f06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f072:	4770      	bx	lr

0800f074 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f074:	b480      	push	{r7}
 800f076:	b087      	sub	sp, #28
 800f078:	af00      	add	r7, sp, #0
 800f07a:	60f8      	str	r0, [r7, #12]
 800f07c:	60b9      	str	r1, [r7, #8]
 800f07e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f084:	68bb      	ldr	r3, [r7, #8]
 800f086:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d00d      	beq.n	800f0aa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f08e:	693a      	ldr	r2, [r7, #16]
 800f090:	1c53      	adds	r3, r2, #1
 800f092:	613b      	str	r3, [r7, #16]
 800f094:	697b      	ldr	r3, [r7, #20]
 800f096:	1c59      	adds	r1, r3, #1
 800f098:	6179      	str	r1, [r7, #20]
 800f09a:	7812      	ldrb	r2, [r2, #0]
 800f09c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	3b01      	subs	r3, #1
 800f0a2:	607b      	str	r3, [r7, #4]
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d1f1      	bne.n	800f08e <mem_cpy+0x1a>
	}
}
 800f0aa:	bf00      	nop
 800f0ac:	371c      	adds	r7, #28
 800f0ae:	46bd      	mov	sp, r7
 800f0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b4:	4770      	bx	lr

0800f0b6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f0b6:	b480      	push	{r7}
 800f0b8:	b087      	sub	sp, #28
 800f0ba:	af00      	add	r7, sp, #0
 800f0bc:	60f8      	str	r0, [r7, #12]
 800f0be:	60b9      	str	r1, [r7, #8]
 800f0c0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f0c6:	697b      	ldr	r3, [r7, #20]
 800f0c8:	1c5a      	adds	r2, r3, #1
 800f0ca:	617a      	str	r2, [r7, #20]
 800f0cc:	68ba      	ldr	r2, [r7, #8]
 800f0ce:	b2d2      	uxtb	r2, r2
 800f0d0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	3b01      	subs	r3, #1
 800f0d6:	607b      	str	r3, [r7, #4]
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d1f3      	bne.n	800f0c6 <mem_set+0x10>
}
 800f0de:	bf00      	nop
 800f0e0:	bf00      	nop
 800f0e2:	371c      	adds	r7, #28
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ea:	4770      	bx	lr

0800f0ec <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f0ec:	b480      	push	{r7}
 800f0ee:	b089      	sub	sp, #36	; 0x24
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	60f8      	str	r0, [r7, #12]
 800f0f4:	60b9      	str	r1, [r7, #8]
 800f0f6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	61fb      	str	r3, [r7, #28]
 800f0fc:	68bb      	ldr	r3, [r7, #8]
 800f0fe:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f100:	2300      	movs	r3, #0
 800f102:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f104:	69fb      	ldr	r3, [r7, #28]
 800f106:	1c5a      	adds	r2, r3, #1
 800f108:	61fa      	str	r2, [r7, #28]
 800f10a:	781b      	ldrb	r3, [r3, #0]
 800f10c:	4619      	mov	r1, r3
 800f10e:	69bb      	ldr	r3, [r7, #24]
 800f110:	1c5a      	adds	r2, r3, #1
 800f112:	61ba      	str	r2, [r7, #24]
 800f114:	781b      	ldrb	r3, [r3, #0]
 800f116:	1acb      	subs	r3, r1, r3
 800f118:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	3b01      	subs	r3, #1
 800f11e:	607b      	str	r3, [r7, #4]
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d002      	beq.n	800f12c <mem_cmp+0x40>
 800f126:	697b      	ldr	r3, [r7, #20]
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d0eb      	beq.n	800f104 <mem_cmp+0x18>

	return r;
 800f12c:	697b      	ldr	r3, [r7, #20]
}
 800f12e:	4618      	mov	r0, r3
 800f130:	3724      	adds	r7, #36	; 0x24
 800f132:	46bd      	mov	sp, r7
 800f134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f138:	4770      	bx	lr

0800f13a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f13a:	b480      	push	{r7}
 800f13c:	b083      	sub	sp, #12
 800f13e:	af00      	add	r7, sp, #0
 800f140:	6078      	str	r0, [r7, #4]
 800f142:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f144:	e002      	b.n	800f14c <chk_chr+0x12>
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	3301      	adds	r3, #1
 800f14a:	607b      	str	r3, [r7, #4]
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	781b      	ldrb	r3, [r3, #0]
 800f150:	2b00      	cmp	r3, #0
 800f152:	d005      	beq.n	800f160 <chk_chr+0x26>
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	781b      	ldrb	r3, [r3, #0]
 800f158:	461a      	mov	r2, r3
 800f15a:	683b      	ldr	r3, [r7, #0]
 800f15c:	4293      	cmp	r3, r2
 800f15e:	d1f2      	bne.n	800f146 <chk_chr+0xc>
	return *str;
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	781b      	ldrb	r3, [r3, #0]
}
 800f164:	4618      	mov	r0, r3
 800f166:	370c      	adds	r7, #12
 800f168:	46bd      	mov	sp, r7
 800f16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f16e:	4770      	bx	lr

0800f170 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f170:	b480      	push	{r7}
 800f172:	b085      	sub	sp, #20
 800f174:	af00      	add	r7, sp, #0
 800f176:	6078      	str	r0, [r7, #4]
 800f178:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f17a:	2300      	movs	r3, #0
 800f17c:	60bb      	str	r3, [r7, #8]
 800f17e:	68bb      	ldr	r3, [r7, #8]
 800f180:	60fb      	str	r3, [r7, #12]
 800f182:	e029      	b.n	800f1d8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f184:	4a27      	ldr	r2, [pc, #156]	; (800f224 <chk_lock+0xb4>)
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	011b      	lsls	r3, r3, #4
 800f18a:	4413      	add	r3, r2
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d01d      	beq.n	800f1ce <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f192:	4a24      	ldr	r2, [pc, #144]	; (800f224 <chk_lock+0xb4>)
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	011b      	lsls	r3, r3, #4
 800f198:	4413      	add	r3, r2
 800f19a:	681a      	ldr	r2, [r3, #0]
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	429a      	cmp	r2, r3
 800f1a2:	d116      	bne.n	800f1d2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f1a4:	4a1f      	ldr	r2, [pc, #124]	; (800f224 <chk_lock+0xb4>)
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	011b      	lsls	r3, r3, #4
 800f1aa:	4413      	add	r3, r2
 800f1ac:	3304      	adds	r3, #4
 800f1ae:	681a      	ldr	r2, [r3, #0]
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f1b4:	429a      	cmp	r2, r3
 800f1b6:	d10c      	bne.n	800f1d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f1b8:	4a1a      	ldr	r2, [pc, #104]	; (800f224 <chk_lock+0xb4>)
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	011b      	lsls	r3, r3, #4
 800f1be:	4413      	add	r3, r2
 800f1c0:	3308      	adds	r3, #8
 800f1c2:	681a      	ldr	r2, [r3, #0]
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f1c8:	429a      	cmp	r2, r3
 800f1ca:	d102      	bne.n	800f1d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f1cc:	e007      	b.n	800f1de <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f1ce:	2301      	movs	r3, #1
 800f1d0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	3301      	adds	r3, #1
 800f1d6:	60fb      	str	r3, [r7, #12]
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	2b01      	cmp	r3, #1
 800f1dc:	d9d2      	bls.n	800f184 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	2b02      	cmp	r3, #2
 800f1e2:	d109      	bne.n	800f1f8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f1e4:	68bb      	ldr	r3, [r7, #8]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d102      	bne.n	800f1f0 <chk_lock+0x80>
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	2b02      	cmp	r3, #2
 800f1ee:	d101      	bne.n	800f1f4 <chk_lock+0x84>
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	e010      	b.n	800f216 <chk_lock+0xa6>
 800f1f4:	2312      	movs	r3, #18
 800f1f6:	e00e      	b.n	800f216 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d108      	bne.n	800f210 <chk_lock+0xa0>
 800f1fe:	4a09      	ldr	r2, [pc, #36]	; (800f224 <chk_lock+0xb4>)
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	011b      	lsls	r3, r3, #4
 800f204:	4413      	add	r3, r2
 800f206:	330c      	adds	r3, #12
 800f208:	881b      	ldrh	r3, [r3, #0]
 800f20a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f20e:	d101      	bne.n	800f214 <chk_lock+0xa4>
 800f210:	2310      	movs	r3, #16
 800f212:	e000      	b.n	800f216 <chk_lock+0xa6>
 800f214:	2300      	movs	r3, #0
}
 800f216:	4618      	mov	r0, r3
 800f218:	3714      	adds	r7, #20
 800f21a:	46bd      	mov	sp, r7
 800f21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f220:	4770      	bx	lr
 800f222:	bf00      	nop
 800f224:	200380f4 	.word	0x200380f4

0800f228 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f228:	b480      	push	{r7}
 800f22a:	b083      	sub	sp, #12
 800f22c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f22e:	2300      	movs	r3, #0
 800f230:	607b      	str	r3, [r7, #4]
 800f232:	e002      	b.n	800f23a <enq_lock+0x12>
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	3301      	adds	r3, #1
 800f238:	607b      	str	r3, [r7, #4]
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	2b01      	cmp	r3, #1
 800f23e:	d806      	bhi.n	800f24e <enq_lock+0x26>
 800f240:	4a09      	ldr	r2, [pc, #36]	; (800f268 <enq_lock+0x40>)
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	011b      	lsls	r3, r3, #4
 800f246:	4413      	add	r3, r2
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d1f2      	bne.n	800f234 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	2b02      	cmp	r3, #2
 800f252:	bf14      	ite	ne
 800f254:	2301      	movne	r3, #1
 800f256:	2300      	moveq	r3, #0
 800f258:	b2db      	uxtb	r3, r3
}
 800f25a:	4618      	mov	r0, r3
 800f25c:	370c      	adds	r7, #12
 800f25e:	46bd      	mov	sp, r7
 800f260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f264:	4770      	bx	lr
 800f266:	bf00      	nop
 800f268:	200380f4 	.word	0x200380f4

0800f26c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f26c:	b480      	push	{r7}
 800f26e:	b085      	sub	sp, #20
 800f270:	af00      	add	r7, sp, #0
 800f272:	6078      	str	r0, [r7, #4]
 800f274:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f276:	2300      	movs	r3, #0
 800f278:	60fb      	str	r3, [r7, #12]
 800f27a:	e01f      	b.n	800f2bc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f27c:	4a41      	ldr	r2, [pc, #260]	; (800f384 <inc_lock+0x118>)
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	011b      	lsls	r3, r3, #4
 800f282:	4413      	add	r3, r2
 800f284:	681a      	ldr	r2, [r3, #0]
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	429a      	cmp	r2, r3
 800f28c:	d113      	bne.n	800f2b6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f28e:	4a3d      	ldr	r2, [pc, #244]	; (800f384 <inc_lock+0x118>)
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	011b      	lsls	r3, r3, #4
 800f294:	4413      	add	r3, r2
 800f296:	3304      	adds	r3, #4
 800f298:	681a      	ldr	r2, [r3, #0]
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f29e:	429a      	cmp	r2, r3
 800f2a0:	d109      	bne.n	800f2b6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f2a2:	4a38      	ldr	r2, [pc, #224]	; (800f384 <inc_lock+0x118>)
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	011b      	lsls	r3, r3, #4
 800f2a8:	4413      	add	r3, r2
 800f2aa:	3308      	adds	r3, #8
 800f2ac:	681a      	ldr	r2, [r3, #0]
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f2b2:	429a      	cmp	r2, r3
 800f2b4:	d006      	beq.n	800f2c4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	3301      	adds	r3, #1
 800f2ba:	60fb      	str	r3, [r7, #12]
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	2b01      	cmp	r3, #1
 800f2c0:	d9dc      	bls.n	800f27c <inc_lock+0x10>
 800f2c2:	e000      	b.n	800f2c6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f2c4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	2b02      	cmp	r3, #2
 800f2ca:	d132      	bne.n	800f332 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f2cc:	2300      	movs	r3, #0
 800f2ce:	60fb      	str	r3, [r7, #12]
 800f2d0:	e002      	b.n	800f2d8 <inc_lock+0x6c>
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	3301      	adds	r3, #1
 800f2d6:	60fb      	str	r3, [r7, #12]
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	2b01      	cmp	r3, #1
 800f2dc:	d806      	bhi.n	800f2ec <inc_lock+0x80>
 800f2de:	4a29      	ldr	r2, [pc, #164]	; (800f384 <inc_lock+0x118>)
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	011b      	lsls	r3, r3, #4
 800f2e4:	4413      	add	r3, r2
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d1f2      	bne.n	800f2d2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	2b02      	cmp	r3, #2
 800f2f0:	d101      	bne.n	800f2f6 <inc_lock+0x8a>
 800f2f2:	2300      	movs	r3, #0
 800f2f4:	e040      	b.n	800f378 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	681a      	ldr	r2, [r3, #0]
 800f2fa:	4922      	ldr	r1, [pc, #136]	; (800f384 <inc_lock+0x118>)
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	011b      	lsls	r3, r3, #4
 800f300:	440b      	add	r3, r1
 800f302:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	689a      	ldr	r2, [r3, #8]
 800f308:	491e      	ldr	r1, [pc, #120]	; (800f384 <inc_lock+0x118>)
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	011b      	lsls	r3, r3, #4
 800f30e:	440b      	add	r3, r1
 800f310:	3304      	adds	r3, #4
 800f312:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	695a      	ldr	r2, [r3, #20]
 800f318:	491a      	ldr	r1, [pc, #104]	; (800f384 <inc_lock+0x118>)
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	011b      	lsls	r3, r3, #4
 800f31e:	440b      	add	r3, r1
 800f320:	3308      	adds	r3, #8
 800f322:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f324:	4a17      	ldr	r2, [pc, #92]	; (800f384 <inc_lock+0x118>)
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	011b      	lsls	r3, r3, #4
 800f32a:	4413      	add	r3, r2
 800f32c:	330c      	adds	r3, #12
 800f32e:	2200      	movs	r2, #0
 800f330:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f332:	683b      	ldr	r3, [r7, #0]
 800f334:	2b00      	cmp	r3, #0
 800f336:	d009      	beq.n	800f34c <inc_lock+0xe0>
 800f338:	4a12      	ldr	r2, [pc, #72]	; (800f384 <inc_lock+0x118>)
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	011b      	lsls	r3, r3, #4
 800f33e:	4413      	add	r3, r2
 800f340:	330c      	adds	r3, #12
 800f342:	881b      	ldrh	r3, [r3, #0]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d001      	beq.n	800f34c <inc_lock+0xe0>
 800f348:	2300      	movs	r3, #0
 800f34a:	e015      	b.n	800f378 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f34c:	683b      	ldr	r3, [r7, #0]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d108      	bne.n	800f364 <inc_lock+0xf8>
 800f352:	4a0c      	ldr	r2, [pc, #48]	; (800f384 <inc_lock+0x118>)
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	011b      	lsls	r3, r3, #4
 800f358:	4413      	add	r3, r2
 800f35a:	330c      	adds	r3, #12
 800f35c:	881b      	ldrh	r3, [r3, #0]
 800f35e:	3301      	adds	r3, #1
 800f360:	b29a      	uxth	r2, r3
 800f362:	e001      	b.n	800f368 <inc_lock+0xfc>
 800f364:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f368:	4906      	ldr	r1, [pc, #24]	; (800f384 <inc_lock+0x118>)
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	011b      	lsls	r3, r3, #4
 800f36e:	440b      	add	r3, r1
 800f370:	330c      	adds	r3, #12
 800f372:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	3301      	adds	r3, #1
}
 800f378:	4618      	mov	r0, r3
 800f37a:	3714      	adds	r7, #20
 800f37c:	46bd      	mov	sp, r7
 800f37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f382:	4770      	bx	lr
 800f384:	200380f4 	.word	0x200380f4

0800f388 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f388:	b480      	push	{r7}
 800f38a:	b085      	sub	sp, #20
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	3b01      	subs	r3, #1
 800f394:	607b      	str	r3, [r7, #4]
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	2b01      	cmp	r3, #1
 800f39a:	d825      	bhi.n	800f3e8 <dec_lock+0x60>
		n = Files[i].ctr;
 800f39c:	4a17      	ldr	r2, [pc, #92]	; (800f3fc <dec_lock+0x74>)
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	011b      	lsls	r3, r3, #4
 800f3a2:	4413      	add	r3, r2
 800f3a4:	330c      	adds	r3, #12
 800f3a6:	881b      	ldrh	r3, [r3, #0]
 800f3a8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f3aa:	89fb      	ldrh	r3, [r7, #14]
 800f3ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f3b0:	d101      	bne.n	800f3b6 <dec_lock+0x2e>
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800f3b6:	89fb      	ldrh	r3, [r7, #14]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d002      	beq.n	800f3c2 <dec_lock+0x3a>
 800f3bc:	89fb      	ldrh	r3, [r7, #14]
 800f3be:	3b01      	subs	r3, #1
 800f3c0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f3c2:	4a0e      	ldr	r2, [pc, #56]	; (800f3fc <dec_lock+0x74>)
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	011b      	lsls	r3, r3, #4
 800f3c8:	4413      	add	r3, r2
 800f3ca:	330c      	adds	r3, #12
 800f3cc:	89fa      	ldrh	r2, [r7, #14]
 800f3ce:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f3d0:	89fb      	ldrh	r3, [r7, #14]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d105      	bne.n	800f3e2 <dec_lock+0x5a>
 800f3d6:	4a09      	ldr	r2, [pc, #36]	; (800f3fc <dec_lock+0x74>)
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	011b      	lsls	r3, r3, #4
 800f3dc:	4413      	add	r3, r2
 800f3de:	2200      	movs	r2, #0
 800f3e0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	737b      	strb	r3, [r7, #13]
 800f3e6:	e001      	b.n	800f3ec <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f3e8:	2302      	movs	r3, #2
 800f3ea:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f3ec:	7b7b      	ldrb	r3, [r7, #13]
}
 800f3ee:	4618      	mov	r0, r3
 800f3f0:	3714      	adds	r7, #20
 800f3f2:	46bd      	mov	sp, r7
 800f3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f8:	4770      	bx	lr
 800f3fa:	bf00      	nop
 800f3fc:	200380f4 	.word	0x200380f4

0800f400 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f400:	b480      	push	{r7}
 800f402:	b085      	sub	sp, #20
 800f404:	af00      	add	r7, sp, #0
 800f406:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f408:	2300      	movs	r3, #0
 800f40a:	60fb      	str	r3, [r7, #12]
 800f40c:	e010      	b.n	800f430 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f40e:	4a0d      	ldr	r2, [pc, #52]	; (800f444 <clear_lock+0x44>)
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	011b      	lsls	r3, r3, #4
 800f414:	4413      	add	r3, r2
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	687a      	ldr	r2, [r7, #4]
 800f41a:	429a      	cmp	r2, r3
 800f41c:	d105      	bne.n	800f42a <clear_lock+0x2a>
 800f41e:	4a09      	ldr	r2, [pc, #36]	; (800f444 <clear_lock+0x44>)
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	011b      	lsls	r3, r3, #4
 800f424:	4413      	add	r3, r2
 800f426:	2200      	movs	r2, #0
 800f428:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	3301      	adds	r3, #1
 800f42e:	60fb      	str	r3, [r7, #12]
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	2b01      	cmp	r3, #1
 800f434:	d9eb      	bls.n	800f40e <clear_lock+0xe>
	}
}
 800f436:	bf00      	nop
 800f438:	bf00      	nop
 800f43a:	3714      	adds	r7, #20
 800f43c:	46bd      	mov	sp, r7
 800f43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f442:	4770      	bx	lr
 800f444:	200380f4 	.word	0x200380f4

0800f448 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800f448:	b580      	push	{r7, lr}
 800f44a:	b086      	sub	sp, #24
 800f44c:	af00      	add	r7, sp, #0
 800f44e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f450:	2300      	movs	r3, #0
 800f452:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	78db      	ldrb	r3, [r3, #3]
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d034      	beq.n	800f4c6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f460:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	7858      	ldrb	r0, [r3, #1]
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f46c:	2301      	movs	r3, #1
 800f46e:	697a      	ldr	r2, [r7, #20]
 800f470:	f7ff fd40 	bl	800eef4 <disk_write>
 800f474:	4603      	mov	r3, r0
 800f476:	2b00      	cmp	r3, #0
 800f478:	d002      	beq.n	800f480 <sync_window+0x38>
			res = FR_DISK_ERR;
 800f47a:	2301      	movs	r3, #1
 800f47c:	73fb      	strb	r3, [r7, #15]
 800f47e:	e022      	b.n	800f4c6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	2200      	movs	r2, #0
 800f484:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	6a1b      	ldr	r3, [r3, #32]
 800f48a:	697a      	ldr	r2, [r7, #20]
 800f48c:	1ad2      	subs	r2, r2, r3
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	699b      	ldr	r3, [r3, #24]
 800f492:	429a      	cmp	r2, r3
 800f494:	d217      	bcs.n	800f4c6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	789b      	ldrb	r3, [r3, #2]
 800f49a:	613b      	str	r3, [r7, #16]
 800f49c:	e010      	b.n	800f4c0 <sync_window+0x78>
					wsect += fs->fsize;
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	699b      	ldr	r3, [r3, #24]
 800f4a2:	697a      	ldr	r2, [r7, #20]
 800f4a4:	4413      	add	r3, r2
 800f4a6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	7858      	ldrb	r0, [r3, #1]
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f4b2:	2301      	movs	r3, #1
 800f4b4:	697a      	ldr	r2, [r7, #20]
 800f4b6:	f7ff fd1d 	bl	800eef4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f4ba:	693b      	ldr	r3, [r7, #16]
 800f4bc:	3b01      	subs	r3, #1
 800f4be:	613b      	str	r3, [r7, #16]
 800f4c0:	693b      	ldr	r3, [r7, #16]
 800f4c2:	2b01      	cmp	r3, #1
 800f4c4:	d8eb      	bhi.n	800f49e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f4c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	3718      	adds	r7, #24
 800f4cc:	46bd      	mov	sp, r7
 800f4ce:	bd80      	pop	{r7, pc}

0800f4d0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b084      	sub	sp, #16
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
 800f4d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f4da:	2300      	movs	r3, #0
 800f4dc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f4e2:	683a      	ldr	r2, [r7, #0]
 800f4e4:	429a      	cmp	r2, r3
 800f4e6:	d01b      	beq.n	800f520 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f4e8:	6878      	ldr	r0, [r7, #4]
 800f4ea:	f7ff ffad 	bl	800f448 <sync_window>
 800f4ee:	4603      	mov	r3, r0
 800f4f0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f4f2:	7bfb      	ldrb	r3, [r7, #15]
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d113      	bne.n	800f520 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	7858      	ldrb	r0, [r3, #1]
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f502:	2301      	movs	r3, #1
 800f504:	683a      	ldr	r2, [r7, #0]
 800f506:	f7ff fcd5 	bl	800eeb4 <disk_read>
 800f50a:	4603      	mov	r3, r0
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d004      	beq.n	800f51a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f510:	f04f 33ff 	mov.w	r3, #4294967295
 800f514:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f516:	2301      	movs	r3, #1
 800f518:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	683a      	ldr	r2, [r7, #0]
 800f51e:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800f520:	7bfb      	ldrb	r3, [r7, #15]
}
 800f522:	4618      	mov	r0, r3
 800f524:	3710      	adds	r7, #16
 800f526:	46bd      	mov	sp, r7
 800f528:	bd80      	pop	{r7, pc}
	...

0800f52c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f52c:	b580      	push	{r7, lr}
 800f52e:	b084      	sub	sp, #16
 800f530:	af00      	add	r7, sp, #0
 800f532:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f534:	6878      	ldr	r0, [r7, #4]
 800f536:	f7ff ff87 	bl	800f448 <sync_window>
 800f53a:	4603      	mov	r3, r0
 800f53c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f53e:	7bfb      	ldrb	r3, [r7, #15]
 800f540:	2b00      	cmp	r3, #0
 800f542:	d158      	bne.n	800f5f6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	781b      	ldrb	r3, [r3, #0]
 800f548:	2b03      	cmp	r3, #3
 800f54a:	d148      	bne.n	800f5de <sync_fs+0xb2>
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	791b      	ldrb	r3, [r3, #4]
 800f550:	2b01      	cmp	r3, #1
 800f552:	d144      	bne.n	800f5de <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	3330      	adds	r3, #48	; 0x30
 800f558:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f55c:	2100      	movs	r1, #0
 800f55e:	4618      	mov	r0, r3
 800f560:	f7ff fda9 	bl	800f0b6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	3330      	adds	r3, #48	; 0x30
 800f568:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f56c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800f570:	4618      	mov	r0, r3
 800f572:	f7ff fd38 	bl	800efe6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	3330      	adds	r3, #48	; 0x30
 800f57a:	4921      	ldr	r1, [pc, #132]	; (800f600 <sync_fs+0xd4>)
 800f57c:	4618      	mov	r0, r3
 800f57e:	f7ff fd4d 	bl	800f01c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	3330      	adds	r3, #48	; 0x30
 800f586:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f58a:	491e      	ldr	r1, [pc, #120]	; (800f604 <sync_fs+0xd8>)
 800f58c:	4618      	mov	r0, r3
 800f58e:	f7ff fd45 	bl	800f01c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	3330      	adds	r3, #48	; 0x30
 800f596:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	691b      	ldr	r3, [r3, #16]
 800f59e:	4619      	mov	r1, r3
 800f5a0:	4610      	mov	r0, r2
 800f5a2:	f7ff fd3b 	bl	800f01c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	3330      	adds	r3, #48	; 0x30
 800f5aa:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	68db      	ldr	r3, [r3, #12]
 800f5b2:	4619      	mov	r1, r3
 800f5b4:	4610      	mov	r0, r2
 800f5b6:	f7ff fd31 	bl	800f01c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	69db      	ldr	r3, [r3, #28]
 800f5be:	1c5a      	adds	r2, r3, #1
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	7858      	ldrb	r0, [r3, #1]
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f5d2:	2301      	movs	r3, #1
 800f5d4:	f7ff fc8e 	bl	800eef4 <disk_write>
			fs->fsi_flag = 0;
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	2200      	movs	r2, #0
 800f5dc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	785b      	ldrb	r3, [r3, #1]
 800f5e2:	2200      	movs	r2, #0
 800f5e4:	2100      	movs	r1, #0
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	f7ff fca4 	bl	800ef34 <disk_ioctl>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d001      	beq.n	800f5f6 <sync_fs+0xca>
 800f5f2:	2301      	movs	r3, #1
 800f5f4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f5f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	3710      	adds	r7, #16
 800f5fc:	46bd      	mov	sp, r7
 800f5fe:	bd80      	pop	{r7, pc}
 800f600:	41615252 	.word	0x41615252
 800f604:	61417272 	.word	0x61417272

0800f608 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f608:	b480      	push	{r7}
 800f60a:	b083      	sub	sp, #12
 800f60c:	af00      	add	r7, sp, #0
 800f60e:	6078      	str	r0, [r7, #4]
 800f610:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f612:	683b      	ldr	r3, [r7, #0]
 800f614:	3b02      	subs	r3, #2
 800f616:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	695b      	ldr	r3, [r3, #20]
 800f61c:	3b02      	subs	r3, #2
 800f61e:	683a      	ldr	r2, [r7, #0]
 800f620:	429a      	cmp	r2, r3
 800f622:	d301      	bcc.n	800f628 <clust2sect+0x20>
 800f624:	2300      	movs	r3, #0
 800f626:	e008      	b.n	800f63a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	895b      	ldrh	r3, [r3, #10]
 800f62c:	461a      	mov	r2, r3
 800f62e:	683b      	ldr	r3, [r7, #0]
 800f630:	fb03 f202 	mul.w	r2, r3, r2
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f638:	4413      	add	r3, r2
}
 800f63a:	4618      	mov	r0, r3
 800f63c:	370c      	adds	r7, #12
 800f63e:	46bd      	mov	sp, r7
 800f640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f644:	4770      	bx	lr

0800f646 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800f646:	b580      	push	{r7, lr}
 800f648:	b086      	sub	sp, #24
 800f64a:	af00      	add	r7, sp, #0
 800f64c:	6078      	str	r0, [r7, #4]
 800f64e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f656:	683b      	ldr	r3, [r7, #0]
 800f658:	2b01      	cmp	r3, #1
 800f65a:	d904      	bls.n	800f666 <get_fat+0x20>
 800f65c:	693b      	ldr	r3, [r7, #16]
 800f65e:	695b      	ldr	r3, [r3, #20]
 800f660:	683a      	ldr	r2, [r7, #0]
 800f662:	429a      	cmp	r2, r3
 800f664:	d302      	bcc.n	800f66c <get_fat+0x26>
		val = 1;	/* Internal error */
 800f666:	2301      	movs	r3, #1
 800f668:	617b      	str	r3, [r7, #20]
 800f66a:	e08f      	b.n	800f78c <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f66c:	f04f 33ff 	mov.w	r3, #4294967295
 800f670:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f672:	693b      	ldr	r3, [r7, #16]
 800f674:	781b      	ldrb	r3, [r3, #0]
 800f676:	2b03      	cmp	r3, #3
 800f678:	d062      	beq.n	800f740 <get_fat+0xfa>
 800f67a:	2b03      	cmp	r3, #3
 800f67c:	dc7c      	bgt.n	800f778 <get_fat+0x132>
 800f67e:	2b01      	cmp	r3, #1
 800f680:	d002      	beq.n	800f688 <get_fat+0x42>
 800f682:	2b02      	cmp	r3, #2
 800f684:	d042      	beq.n	800f70c <get_fat+0xc6>
 800f686:	e077      	b.n	800f778 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	60fb      	str	r3, [r7, #12]
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	085b      	lsrs	r3, r3, #1
 800f690:	68fa      	ldr	r2, [r7, #12]
 800f692:	4413      	add	r3, r2
 800f694:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f696:	693b      	ldr	r3, [r7, #16]
 800f698:	6a1a      	ldr	r2, [r3, #32]
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	0a5b      	lsrs	r3, r3, #9
 800f69e:	4413      	add	r3, r2
 800f6a0:	4619      	mov	r1, r3
 800f6a2:	6938      	ldr	r0, [r7, #16]
 800f6a4:	f7ff ff14 	bl	800f4d0 <move_window>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d167      	bne.n	800f77e <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	1c5a      	adds	r2, r3, #1
 800f6b2:	60fa      	str	r2, [r7, #12]
 800f6b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f6b8:	693a      	ldr	r2, [r7, #16]
 800f6ba:	4413      	add	r3, r2
 800f6bc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f6c0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f6c2:	693b      	ldr	r3, [r7, #16]
 800f6c4:	6a1a      	ldr	r2, [r3, #32]
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	0a5b      	lsrs	r3, r3, #9
 800f6ca:	4413      	add	r3, r2
 800f6cc:	4619      	mov	r1, r3
 800f6ce:	6938      	ldr	r0, [r7, #16]
 800f6d0:	f7ff fefe 	bl	800f4d0 <move_window>
 800f6d4:	4603      	mov	r3, r0
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d153      	bne.n	800f782 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f6e0:	693a      	ldr	r2, [r7, #16]
 800f6e2:	4413      	add	r3, r2
 800f6e4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f6e8:	021b      	lsls	r3, r3, #8
 800f6ea:	461a      	mov	r2, r3
 800f6ec:	68bb      	ldr	r3, [r7, #8]
 800f6ee:	4313      	orrs	r3, r2
 800f6f0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f6f2:	683b      	ldr	r3, [r7, #0]
 800f6f4:	f003 0301 	and.w	r3, r3, #1
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d002      	beq.n	800f702 <get_fat+0xbc>
 800f6fc:	68bb      	ldr	r3, [r7, #8]
 800f6fe:	091b      	lsrs	r3, r3, #4
 800f700:	e002      	b.n	800f708 <get_fat+0xc2>
 800f702:	68bb      	ldr	r3, [r7, #8]
 800f704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f708:	617b      	str	r3, [r7, #20]
			break;
 800f70a:	e03f      	b.n	800f78c <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f70c:	693b      	ldr	r3, [r7, #16]
 800f70e:	6a1a      	ldr	r2, [r3, #32]
 800f710:	683b      	ldr	r3, [r7, #0]
 800f712:	0a1b      	lsrs	r3, r3, #8
 800f714:	4413      	add	r3, r2
 800f716:	4619      	mov	r1, r3
 800f718:	6938      	ldr	r0, [r7, #16]
 800f71a:	f7ff fed9 	bl	800f4d0 <move_window>
 800f71e:	4603      	mov	r3, r0
 800f720:	2b00      	cmp	r3, #0
 800f722:	d130      	bne.n	800f786 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f724:	693b      	ldr	r3, [r7, #16]
 800f726:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f72a:	683b      	ldr	r3, [r7, #0]
 800f72c:	005b      	lsls	r3, r3, #1
 800f72e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800f732:	4413      	add	r3, r2
 800f734:	4618      	mov	r0, r3
 800f736:	f7ff fc1b 	bl	800ef70 <ld_word>
 800f73a:	4603      	mov	r3, r0
 800f73c:	617b      	str	r3, [r7, #20]
			break;
 800f73e:	e025      	b.n	800f78c <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f740:	693b      	ldr	r3, [r7, #16]
 800f742:	6a1a      	ldr	r2, [r3, #32]
 800f744:	683b      	ldr	r3, [r7, #0]
 800f746:	09db      	lsrs	r3, r3, #7
 800f748:	4413      	add	r3, r2
 800f74a:	4619      	mov	r1, r3
 800f74c:	6938      	ldr	r0, [r7, #16]
 800f74e:	f7ff febf 	bl	800f4d0 <move_window>
 800f752:	4603      	mov	r3, r0
 800f754:	2b00      	cmp	r3, #0
 800f756:	d118      	bne.n	800f78a <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f758:	693b      	ldr	r3, [r7, #16]
 800f75a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f75e:	683b      	ldr	r3, [r7, #0]
 800f760:	009b      	lsls	r3, r3, #2
 800f762:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800f766:	4413      	add	r3, r2
 800f768:	4618      	mov	r0, r3
 800f76a:	f7ff fc19 	bl	800efa0 <ld_dword>
 800f76e:	4603      	mov	r3, r0
 800f770:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800f774:	617b      	str	r3, [r7, #20]
			break;
 800f776:	e009      	b.n	800f78c <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800f778:	2301      	movs	r3, #1
 800f77a:	617b      	str	r3, [r7, #20]
 800f77c:	e006      	b.n	800f78c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f77e:	bf00      	nop
 800f780:	e004      	b.n	800f78c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f782:	bf00      	nop
 800f784:	e002      	b.n	800f78c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f786:	bf00      	nop
 800f788:	e000      	b.n	800f78c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f78a:	bf00      	nop
		}
	}

	return val;
 800f78c:	697b      	ldr	r3, [r7, #20]
}
 800f78e:	4618      	mov	r0, r3
 800f790:	3718      	adds	r7, #24
 800f792:	46bd      	mov	sp, r7
 800f794:	bd80      	pop	{r7, pc}

0800f796 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800f796:	b590      	push	{r4, r7, lr}
 800f798:	b089      	sub	sp, #36	; 0x24
 800f79a:	af00      	add	r7, sp, #0
 800f79c:	60f8      	str	r0, [r7, #12]
 800f79e:	60b9      	str	r1, [r7, #8]
 800f7a0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800f7a2:	2302      	movs	r3, #2
 800f7a4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800f7a6:	68bb      	ldr	r3, [r7, #8]
 800f7a8:	2b01      	cmp	r3, #1
 800f7aa:	f240 80d9 	bls.w	800f960 <put_fat+0x1ca>
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	695b      	ldr	r3, [r3, #20]
 800f7b2:	68ba      	ldr	r2, [r7, #8]
 800f7b4:	429a      	cmp	r2, r3
 800f7b6:	f080 80d3 	bcs.w	800f960 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	781b      	ldrb	r3, [r3, #0]
 800f7be:	2b03      	cmp	r3, #3
 800f7c0:	f000 8096 	beq.w	800f8f0 <put_fat+0x15a>
 800f7c4:	2b03      	cmp	r3, #3
 800f7c6:	f300 80cb 	bgt.w	800f960 <put_fat+0x1ca>
 800f7ca:	2b01      	cmp	r3, #1
 800f7cc:	d002      	beq.n	800f7d4 <put_fat+0x3e>
 800f7ce:	2b02      	cmp	r3, #2
 800f7d0:	d06e      	beq.n	800f8b0 <put_fat+0x11a>
 800f7d2:	e0c5      	b.n	800f960 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f7d4:	68bb      	ldr	r3, [r7, #8]
 800f7d6:	61bb      	str	r3, [r7, #24]
 800f7d8:	69bb      	ldr	r3, [r7, #24]
 800f7da:	085b      	lsrs	r3, r3, #1
 800f7dc:	69ba      	ldr	r2, [r7, #24]
 800f7de:	4413      	add	r3, r2
 800f7e0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	6a1a      	ldr	r2, [r3, #32]
 800f7e6:	69bb      	ldr	r3, [r7, #24]
 800f7e8:	0a5b      	lsrs	r3, r3, #9
 800f7ea:	4413      	add	r3, r2
 800f7ec:	4619      	mov	r1, r3
 800f7ee:	68f8      	ldr	r0, [r7, #12]
 800f7f0:	f7ff fe6e 	bl	800f4d0 <move_window>
 800f7f4:	4603      	mov	r3, r0
 800f7f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f7f8:	7ffb      	ldrb	r3, [r7, #31]
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	f040 80a9 	bne.w	800f952 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f806:	69bb      	ldr	r3, [r7, #24]
 800f808:	1c59      	adds	r1, r3, #1
 800f80a:	61b9      	str	r1, [r7, #24]
 800f80c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f810:	4413      	add	r3, r2
 800f812:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f814:	68bb      	ldr	r3, [r7, #8]
 800f816:	f003 0301 	and.w	r3, r3, #1
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d00d      	beq.n	800f83a <put_fat+0xa4>
 800f81e:	697b      	ldr	r3, [r7, #20]
 800f820:	781b      	ldrb	r3, [r3, #0]
 800f822:	b25b      	sxtb	r3, r3
 800f824:	f003 030f 	and.w	r3, r3, #15
 800f828:	b25a      	sxtb	r2, r3
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	b2db      	uxtb	r3, r3
 800f82e:	011b      	lsls	r3, r3, #4
 800f830:	b25b      	sxtb	r3, r3
 800f832:	4313      	orrs	r3, r2
 800f834:	b25b      	sxtb	r3, r3
 800f836:	b2db      	uxtb	r3, r3
 800f838:	e001      	b.n	800f83e <put_fat+0xa8>
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	b2db      	uxtb	r3, r3
 800f83e:	697a      	ldr	r2, [r7, #20]
 800f840:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	2201      	movs	r2, #1
 800f846:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	6a1a      	ldr	r2, [r3, #32]
 800f84c:	69bb      	ldr	r3, [r7, #24]
 800f84e:	0a5b      	lsrs	r3, r3, #9
 800f850:	4413      	add	r3, r2
 800f852:	4619      	mov	r1, r3
 800f854:	68f8      	ldr	r0, [r7, #12]
 800f856:	f7ff fe3b 	bl	800f4d0 <move_window>
 800f85a:	4603      	mov	r3, r0
 800f85c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f85e:	7ffb      	ldrb	r3, [r7, #31]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d178      	bne.n	800f956 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f86a:	69bb      	ldr	r3, [r7, #24]
 800f86c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f870:	4413      	add	r3, r2
 800f872:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f874:	68bb      	ldr	r3, [r7, #8]
 800f876:	f003 0301 	and.w	r3, r3, #1
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d003      	beq.n	800f886 <put_fat+0xf0>
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	091b      	lsrs	r3, r3, #4
 800f882:	b2db      	uxtb	r3, r3
 800f884:	e00e      	b.n	800f8a4 <put_fat+0x10e>
 800f886:	697b      	ldr	r3, [r7, #20]
 800f888:	781b      	ldrb	r3, [r3, #0]
 800f88a:	b25b      	sxtb	r3, r3
 800f88c:	f023 030f 	bic.w	r3, r3, #15
 800f890:	b25a      	sxtb	r2, r3
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	0a1b      	lsrs	r3, r3, #8
 800f896:	b25b      	sxtb	r3, r3
 800f898:	f003 030f 	and.w	r3, r3, #15
 800f89c:	b25b      	sxtb	r3, r3
 800f89e:	4313      	orrs	r3, r2
 800f8a0:	b25b      	sxtb	r3, r3
 800f8a2:	b2db      	uxtb	r3, r3
 800f8a4:	697a      	ldr	r2, [r7, #20]
 800f8a6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	2201      	movs	r2, #1
 800f8ac:	70da      	strb	r2, [r3, #3]
			break;
 800f8ae:	e057      	b.n	800f960 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	6a1a      	ldr	r2, [r3, #32]
 800f8b4:	68bb      	ldr	r3, [r7, #8]
 800f8b6:	0a1b      	lsrs	r3, r3, #8
 800f8b8:	4413      	add	r3, r2
 800f8ba:	4619      	mov	r1, r3
 800f8bc:	68f8      	ldr	r0, [r7, #12]
 800f8be:	f7ff fe07 	bl	800f4d0 <move_window>
 800f8c2:	4603      	mov	r3, r0
 800f8c4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f8c6:	7ffb      	ldrb	r3, [r7, #31]
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d146      	bne.n	800f95a <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f8d2:	68bb      	ldr	r3, [r7, #8]
 800f8d4:	005b      	lsls	r3, r3, #1
 800f8d6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800f8da:	4413      	add	r3, r2
 800f8dc:	687a      	ldr	r2, [r7, #4]
 800f8de:	b292      	uxth	r2, r2
 800f8e0:	4611      	mov	r1, r2
 800f8e2:	4618      	mov	r0, r3
 800f8e4:	f7ff fb7f 	bl	800efe6 <st_word>
			fs->wflag = 1;
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	2201      	movs	r2, #1
 800f8ec:	70da      	strb	r2, [r3, #3]
			break;
 800f8ee:	e037      	b.n	800f960 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	6a1a      	ldr	r2, [r3, #32]
 800f8f4:	68bb      	ldr	r3, [r7, #8]
 800f8f6:	09db      	lsrs	r3, r3, #7
 800f8f8:	4413      	add	r3, r2
 800f8fa:	4619      	mov	r1, r3
 800f8fc:	68f8      	ldr	r0, [r7, #12]
 800f8fe:	f7ff fde7 	bl	800f4d0 <move_window>
 800f902:	4603      	mov	r3, r0
 800f904:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f906:	7ffb      	ldrb	r3, [r7, #31]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d128      	bne.n	800f95e <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f918:	68bb      	ldr	r3, [r7, #8]
 800f91a:	009b      	lsls	r3, r3, #2
 800f91c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800f920:	4413      	add	r3, r2
 800f922:	4618      	mov	r0, r3
 800f924:	f7ff fb3c 	bl	800efa0 <ld_dword>
 800f928:	4603      	mov	r3, r0
 800f92a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800f92e:	4323      	orrs	r3, r4
 800f930:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f938:	68bb      	ldr	r3, [r7, #8]
 800f93a:	009b      	lsls	r3, r3, #2
 800f93c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800f940:	4413      	add	r3, r2
 800f942:	6879      	ldr	r1, [r7, #4]
 800f944:	4618      	mov	r0, r3
 800f946:	f7ff fb69 	bl	800f01c <st_dword>
			fs->wflag = 1;
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	2201      	movs	r2, #1
 800f94e:	70da      	strb	r2, [r3, #3]
			break;
 800f950:	e006      	b.n	800f960 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f952:	bf00      	nop
 800f954:	e004      	b.n	800f960 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f956:	bf00      	nop
 800f958:	e002      	b.n	800f960 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f95a:	bf00      	nop
 800f95c:	e000      	b.n	800f960 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f95e:	bf00      	nop
		}
	}
	return res;
 800f960:	7ffb      	ldrb	r3, [r7, #31]
}
 800f962:	4618      	mov	r0, r3
 800f964:	3724      	adds	r7, #36	; 0x24
 800f966:	46bd      	mov	sp, r7
 800f968:	bd90      	pop	{r4, r7, pc}

0800f96a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800f96a:	b580      	push	{r7, lr}
 800f96c:	b088      	sub	sp, #32
 800f96e:	af00      	add	r7, sp, #0
 800f970:	60f8      	str	r0, [r7, #12]
 800f972:	60b9      	str	r1, [r7, #8]
 800f974:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800f976:	2300      	movs	r3, #0
 800f978:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800f980:	68bb      	ldr	r3, [r7, #8]
 800f982:	2b01      	cmp	r3, #1
 800f984:	d904      	bls.n	800f990 <remove_chain+0x26>
 800f986:	69bb      	ldr	r3, [r7, #24]
 800f988:	695b      	ldr	r3, [r3, #20]
 800f98a:	68ba      	ldr	r2, [r7, #8]
 800f98c:	429a      	cmp	r2, r3
 800f98e:	d301      	bcc.n	800f994 <remove_chain+0x2a>
 800f990:	2302      	movs	r3, #2
 800f992:	e04b      	b.n	800fa2c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	2b00      	cmp	r3, #0
 800f998:	d00c      	beq.n	800f9b4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800f99a:	f04f 32ff 	mov.w	r2, #4294967295
 800f99e:	6879      	ldr	r1, [r7, #4]
 800f9a0:	69b8      	ldr	r0, [r7, #24]
 800f9a2:	f7ff fef8 	bl	800f796 <put_fat>
 800f9a6:	4603      	mov	r3, r0
 800f9a8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800f9aa:	7ffb      	ldrb	r3, [r7, #31]
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d001      	beq.n	800f9b4 <remove_chain+0x4a>
 800f9b0:	7ffb      	ldrb	r3, [r7, #31]
 800f9b2:	e03b      	b.n	800fa2c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800f9b4:	68b9      	ldr	r1, [r7, #8]
 800f9b6:	68f8      	ldr	r0, [r7, #12]
 800f9b8:	f7ff fe45 	bl	800f646 <get_fat>
 800f9bc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800f9be:	697b      	ldr	r3, [r7, #20]
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d031      	beq.n	800fa28 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800f9c4:	697b      	ldr	r3, [r7, #20]
 800f9c6:	2b01      	cmp	r3, #1
 800f9c8:	d101      	bne.n	800f9ce <remove_chain+0x64>
 800f9ca:	2302      	movs	r3, #2
 800f9cc:	e02e      	b.n	800fa2c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800f9ce:	697b      	ldr	r3, [r7, #20]
 800f9d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9d4:	d101      	bne.n	800f9da <remove_chain+0x70>
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	e028      	b.n	800fa2c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800f9da:	2200      	movs	r2, #0
 800f9dc:	68b9      	ldr	r1, [r7, #8]
 800f9de:	69b8      	ldr	r0, [r7, #24]
 800f9e0:	f7ff fed9 	bl	800f796 <put_fat>
 800f9e4:	4603      	mov	r3, r0
 800f9e6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800f9e8:	7ffb      	ldrb	r3, [r7, #31]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d001      	beq.n	800f9f2 <remove_chain+0x88>
 800f9ee:	7ffb      	ldrb	r3, [r7, #31]
 800f9f0:	e01c      	b.n	800fa2c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800f9f2:	69bb      	ldr	r3, [r7, #24]
 800f9f4:	691a      	ldr	r2, [r3, #16]
 800f9f6:	69bb      	ldr	r3, [r7, #24]
 800f9f8:	695b      	ldr	r3, [r3, #20]
 800f9fa:	3b02      	subs	r3, #2
 800f9fc:	429a      	cmp	r2, r3
 800f9fe:	d20b      	bcs.n	800fa18 <remove_chain+0xae>
			fs->free_clst++;
 800fa00:	69bb      	ldr	r3, [r7, #24]
 800fa02:	691b      	ldr	r3, [r3, #16]
 800fa04:	1c5a      	adds	r2, r3, #1
 800fa06:	69bb      	ldr	r3, [r7, #24]
 800fa08:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800fa0a:	69bb      	ldr	r3, [r7, #24]
 800fa0c:	791b      	ldrb	r3, [r3, #4]
 800fa0e:	f043 0301 	orr.w	r3, r3, #1
 800fa12:	b2da      	uxtb	r2, r3
 800fa14:	69bb      	ldr	r3, [r7, #24]
 800fa16:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800fa18:	697b      	ldr	r3, [r7, #20]
 800fa1a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800fa1c:	69bb      	ldr	r3, [r7, #24]
 800fa1e:	695b      	ldr	r3, [r3, #20]
 800fa20:	68ba      	ldr	r2, [r7, #8]
 800fa22:	429a      	cmp	r2, r3
 800fa24:	d3c6      	bcc.n	800f9b4 <remove_chain+0x4a>
 800fa26:	e000      	b.n	800fa2a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800fa28:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800fa2a:	2300      	movs	r3, #0
}
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	3720      	adds	r7, #32
 800fa30:	46bd      	mov	sp, r7
 800fa32:	bd80      	pop	{r7, pc}

0800fa34 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800fa34:	b580      	push	{r7, lr}
 800fa36:	b088      	sub	sp, #32
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	6078      	str	r0, [r7, #4]
 800fa3c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800fa44:	683b      	ldr	r3, [r7, #0]
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d10d      	bne.n	800fa66 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800fa4a:	693b      	ldr	r3, [r7, #16]
 800fa4c:	68db      	ldr	r3, [r3, #12]
 800fa4e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800fa50:	69bb      	ldr	r3, [r7, #24]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d004      	beq.n	800fa60 <create_chain+0x2c>
 800fa56:	693b      	ldr	r3, [r7, #16]
 800fa58:	695b      	ldr	r3, [r3, #20]
 800fa5a:	69ba      	ldr	r2, [r7, #24]
 800fa5c:	429a      	cmp	r2, r3
 800fa5e:	d31b      	bcc.n	800fa98 <create_chain+0x64>
 800fa60:	2301      	movs	r3, #1
 800fa62:	61bb      	str	r3, [r7, #24]
 800fa64:	e018      	b.n	800fa98 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800fa66:	6839      	ldr	r1, [r7, #0]
 800fa68:	6878      	ldr	r0, [r7, #4]
 800fa6a:	f7ff fdec 	bl	800f646 <get_fat>
 800fa6e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	2b01      	cmp	r3, #1
 800fa74:	d801      	bhi.n	800fa7a <create_chain+0x46>
 800fa76:	2301      	movs	r3, #1
 800fa78:	e070      	b.n	800fb5c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa80:	d101      	bne.n	800fa86 <create_chain+0x52>
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	e06a      	b.n	800fb5c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800fa86:	693b      	ldr	r3, [r7, #16]
 800fa88:	695b      	ldr	r3, [r3, #20]
 800fa8a:	68fa      	ldr	r2, [r7, #12]
 800fa8c:	429a      	cmp	r2, r3
 800fa8e:	d201      	bcs.n	800fa94 <create_chain+0x60>
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	e063      	b.n	800fb5c <create_chain+0x128>
		scl = clst;
 800fa94:	683b      	ldr	r3, [r7, #0]
 800fa96:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800fa98:	69bb      	ldr	r3, [r7, #24]
 800fa9a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800fa9c:	69fb      	ldr	r3, [r7, #28]
 800fa9e:	3301      	adds	r3, #1
 800faa0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800faa2:	693b      	ldr	r3, [r7, #16]
 800faa4:	695b      	ldr	r3, [r3, #20]
 800faa6:	69fa      	ldr	r2, [r7, #28]
 800faa8:	429a      	cmp	r2, r3
 800faaa:	d307      	bcc.n	800fabc <create_chain+0x88>
				ncl = 2;
 800faac:	2302      	movs	r3, #2
 800faae:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800fab0:	69fa      	ldr	r2, [r7, #28]
 800fab2:	69bb      	ldr	r3, [r7, #24]
 800fab4:	429a      	cmp	r2, r3
 800fab6:	d901      	bls.n	800fabc <create_chain+0x88>
 800fab8:	2300      	movs	r3, #0
 800faba:	e04f      	b.n	800fb5c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800fabc:	69f9      	ldr	r1, [r7, #28]
 800fabe:	6878      	ldr	r0, [r7, #4]
 800fac0:	f7ff fdc1 	bl	800f646 <get_fat>
 800fac4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d00e      	beq.n	800faea <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	2b01      	cmp	r3, #1
 800fad0:	d003      	beq.n	800fada <create_chain+0xa6>
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fad8:	d101      	bne.n	800fade <create_chain+0xaa>
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	e03e      	b.n	800fb5c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800fade:	69fa      	ldr	r2, [r7, #28]
 800fae0:	69bb      	ldr	r3, [r7, #24]
 800fae2:	429a      	cmp	r2, r3
 800fae4:	d1da      	bne.n	800fa9c <create_chain+0x68>
 800fae6:	2300      	movs	r3, #0
 800fae8:	e038      	b.n	800fb5c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800faea:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800faec:	f04f 32ff 	mov.w	r2, #4294967295
 800faf0:	69f9      	ldr	r1, [r7, #28]
 800faf2:	6938      	ldr	r0, [r7, #16]
 800faf4:	f7ff fe4f 	bl	800f796 <put_fat>
 800faf8:	4603      	mov	r3, r0
 800fafa:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800fafc:	7dfb      	ldrb	r3, [r7, #23]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d109      	bne.n	800fb16 <create_chain+0xe2>
 800fb02:	683b      	ldr	r3, [r7, #0]
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d006      	beq.n	800fb16 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800fb08:	69fa      	ldr	r2, [r7, #28]
 800fb0a:	6839      	ldr	r1, [r7, #0]
 800fb0c:	6938      	ldr	r0, [r7, #16]
 800fb0e:	f7ff fe42 	bl	800f796 <put_fat>
 800fb12:	4603      	mov	r3, r0
 800fb14:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800fb16:	7dfb      	ldrb	r3, [r7, #23]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d116      	bne.n	800fb4a <create_chain+0x116>
		fs->last_clst = ncl;
 800fb1c:	693b      	ldr	r3, [r7, #16]
 800fb1e:	69fa      	ldr	r2, [r7, #28]
 800fb20:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800fb22:	693b      	ldr	r3, [r7, #16]
 800fb24:	691a      	ldr	r2, [r3, #16]
 800fb26:	693b      	ldr	r3, [r7, #16]
 800fb28:	695b      	ldr	r3, [r3, #20]
 800fb2a:	3b02      	subs	r3, #2
 800fb2c:	429a      	cmp	r2, r3
 800fb2e:	d804      	bhi.n	800fb3a <create_chain+0x106>
 800fb30:	693b      	ldr	r3, [r7, #16]
 800fb32:	691b      	ldr	r3, [r3, #16]
 800fb34:	1e5a      	subs	r2, r3, #1
 800fb36:	693b      	ldr	r3, [r7, #16]
 800fb38:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800fb3a:	693b      	ldr	r3, [r7, #16]
 800fb3c:	791b      	ldrb	r3, [r3, #4]
 800fb3e:	f043 0301 	orr.w	r3, r3, #1
 800fb42:	b2da      	uxtb	r2, r3
 800fb44:	693b      	ldr	r3, [r7, #16]
 800fb46:	711a      	strb	r2, [r3, #4]
 800fb48:	e007      	b.n	800fb5a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800fb4a:	7dfb      	ldrb	r3, [r7, #23]
 800fb4c:	2b01      	cmp	r3, #1
 800fb4e:	d102      	bne.n	800fb56 <create_chain+0x122>
 800fb50:	f04f 33ff 	mov.w	r3, #4294967295
 800fb54:	e000      	b.n	800fb58 <create_chain+0x124>
 800fb56:	2301      	movs	r3, #1
 800fb58:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800fb5a:	69fb      	ldr	r3, [r7, #28]
}
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	3720      	adds	r7, #32
 800fb60:	46bd      	mov	sp, r7
 800fb62:	bd80      	pop	{r7, pc}

0800fb64 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800fb64:	b480      	push	{r7}
 800fb66:	b087      	sub	sp, #28
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	6078      	str	r0, [r7, #4]
 800fb6c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb78:	3304      	adds	r3, #4
 800fb7a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800fb7c:	683b      	ldr	r3, [r7, #0]
 800fb7e:	0a5b      	lsrs	r3, r3, #9
 800fb80:	68fa      	ldr	r2, [r7, #12]
 800fb82:	8952      	ldrh	r2, [r2, #10]
 800fb84:	fbb3 f3f2 	udiv	r3, r3, r2
 800fb88:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fb8a:	693b      	ldr	r3, [r7, #16]
 800fb8c:	1d1a      	adds	r2, r3, #4
 800fb8e:	613a      	str	r2, [r7, #16]
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800fb94:	68bb      	ldr	r3, [r7, #8]
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d101      	bne.n	800fb9e <clmt_clust+0x3a>
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	e010      	b.n	800fbc0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800fb9e:	697a      	ldr	r2, [r7, #20]
 800fba0:	68bb      	ldr	r3, [r7, #8]
 800fba2:	429a      	cmp	r2, r3
 800fba4:	d307      	bcc.n	800fbb6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800fba6:	697a      	ldr	r2, [r7, #20]
 800fba8:	68bb      	ldr	r3, [r7, #8]
 800fbaa:	1ad3      	subs	r3, r2, r3
 800fbac:	617b      	str	r3, [r7, #20]
 800fbae:	693b      	ldr	r3, [r7, #16]
 800fbb0:	3304      	adds	r3, #4
 800fbb2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fbb4:	e7e9      	b.n	800fb8a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800fbb6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800fbb8:	693b      	ldr	r3, [r7, #16]
 800fbba:	681a      	ldr	r2, [r3, #0]
 800fbbc:	697b      	ldr	r3, [r7, #20]
 800fbbe:	4413      	add	r3, r2
}
 800fbc0:	4618      	mov	r0, r3
 800fbc2:	371c      	adds	r7, #28
 800fbc4:	46bd      	mov	sp, r7
 800fbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbca:	4770      	bx	lr

0800fbcc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800fbcc:	b580      	push	{r7, lr}
 800fbce:	b086      	sub	sp, #24
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	6078      	str	r0, [r7, #4]
 800fbd4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800fbdc:	683b      	ldr	r3, [r7, #0]
 800fbde:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800fbe2:	d204      	bcs.n	800fbee <dir_sdi+0x22>
 800fbe4:	683b      	ldr	r3, [r7, #0]
 800fbe6:	f003 031f 	and.w	r3, r3, #31
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d001      	beq.n	800fbf2 <dir_sdi+0x26>
		return FR_INT_ERR;
 800fbee:	2302      	movs	r3, #2
 800fbf0:	e063      	b.n	800fcba <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	683a      	ldr	r2, [r7, #0]
 800fbf6:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	689b      	ldr	r3, [r3, #8]
 800fbfc:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800fbfe:	697b      	ldr	r3, [r7, #20]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d106      	bne.n	800fc12 <dir_sdi+0x46>
 800fc04:	693b      	ldr	r3, [r7, #16]
 800fc06:	781b      	ldrb	r3, [r3, #0]
 800fc08:	2b02      	cmp	r3, #2
 800fc0a:	d902      	bls.n	800fc12 <dir_sdi+0x46>
		clst = fs->dirbase;
 800fc0c:	693b      	ldr	r3, [r7, #16]
 800fc0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc10:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800fc12:	697b      	ldr	r3, [r7, #20]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d10c      	bne.n	800fc32 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	095b      	lsrs	r3, r3, #5
 800fc1c:	693a      	ldr	r2, [r7, #16]
 800fc1e:	8912      	ldrh	r2, [r2, #8]
 800fc20:	4293      	cmp	r3, r2
 800fc22:	d301      	bcc.n	800fc28 <dir_sdi+0x5c>
 800fc24:	2302      	movs	r3, #2
 800fc26:	e048      	b.n	800fcba <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800fc28:	693b      	ldr	r3, [r7, #16]
 800fc2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	61da      	str	r2, [r3, #28]
 800fc30:	e029      	b.n	800fc86 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800fc32:	693b      	ldr	r3, [r7, #16]
 800fc34:	895b      	ldrh	r3, [r3, #10]
 800fc36:	025b      	lsls	r3, r3, #9
 800fc38:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800fc3a:	e019      	b.n	800fc70 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	6979      	ldr	r1, [r7, #20]
 800fc40:	4618      	mov	r0, r3
 800fc42:	f7ff fd00 	bl	800f646 <get_fat>
 800fc46:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800fc48:	697b      	ldr	r3, [r7, #20]
 800fc4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc4e:	d101      	bne.n	800fc54 <dir_sdi+0x88>
 800fc50:	2301      	movs	r3, #1
 800fc52:	e032      	b.n	800fcba <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800fc54:	697b      	ldr	r3, [r7, #20]
 800fc56:	2b01      	cmp	r3, #1
 800fc58:	d904      	bls.n	800fc64 <dir_sdi+0x98>
 800fc5a:	693b      	ldr	r3, [r7, #16]
 800fc5c:	695b      	ldr	r3, [r3, #20]
 800fc5e:	697a      	ldr	r2, [r7, #20]
 800fc60:	429a      	cmp	r2, r3
 800fc62:	d301      	bcc.n	800fc68 <dir_sdi+0x9c>
 800fc64:	2302      	movs	r3, #2
 800fc66:	e028      	b.n	800fcba <dir_sdi+0xee>
			ofs -= csz;
 800fc68:	683a      	ldr	r2, [r7, #0]
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	1ad3      	subs	r3, r2, r3
 800fc6e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800fc70:	683a      	ldr	r2, [r7, #0]
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	429a      	cmp	r2, r3
 800fc76:	d2e1      	bcs.n	800fc3c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800fc78:	6979      	ldr	r1, [r7, #20]
 800fc7a:	6938      	ldr	r0, [r7, #16]
 800fc7c:	f7ff fcc4 	bl	800f608 <clust2sect>
 800fc80:	4602      	mov	r2, r0
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	697a      	ldr	r2, [r7, #20]
 800fc8a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	69db      	ldr	r3, [r3, #28]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d101      	bne.n	800fc98 <dir_sdi+0xcc>
 800fc94:	2302      	movs	r3, #2
 800fc96:	e010      	b.n	800fcba <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	69da      	ldr	r2, [r3, #28]
 800fc9c:	683b      	ldr	r3, [r7, #0]
 800fc9e:	0a5b      	lsrs	r3, r3, #9
 800fca0:	441a      	add	r2, r3
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800fca6:	693b      	ldr	r3, [r7, #16]
 800fca8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800fcac:	683b      	ldr	r3, [r7, #0]
 800fcae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fcb2:	441a      	add	r2, r3
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800fcb8:	2300      	movs	r3, #0
}
 800fcba:	4618      	mov	r0, r3
 800fcbc:	3718      	adds	r7, #24
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	bd80      	pop	{r7, pc}

0800fcc2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800fcc2:	b580      	push	{r7, lr}
 800fcc4:	b086      	sub	sp, #24
 800fcc6:	af00      	add	r7, sp, #0
 800fcc8:	6078      	str	r0, [r7, #4]
 800fcca:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	695b      	ldr	r3, [r3, #20]
 800fcd6:	3320      	adds	r3, #32
 800fcd8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	69db      	ldr	r3, [r3, #28]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d003      	beq.n	800fcea <dir_next+0x28>
 800fce2:	68bb      	ldr	r3, [r7, #8]
 800fce4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800fce8:	d301      	bcc.n	800fcee <dir_next+0x2c>
 800fcea:	2304      	movs	r3, #4
 800fcec:	e0aa      	b.n	800fe44 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800fcee:	68bb      	ldr	r3, [r7, #8]
 800fcf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	f040 8098 	bne.w	800fe2a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	69db      	ldr	r3, [r3, #28]
 800fcfe:	1c5a      	adds	r2, r3, #1
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	699b      	ldr	r3, [r3, #24]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d10b      	bne.n	800fd24 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800fd0c:	68bb      	ldr	r3, [r7, #8]
 800fd0e:	095b      	lsrs	r3, r3, #5
 800fd10:	68fa      	ldr	r2, [r7, #12]
 800fd12:	8912      	ldrh	r2, [r2, #8]
 800fd14:	4293      	cmp	r3, r2
 800fd16:	f0c0 8088 	bcc.w	800fe2a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	2200      	movs	r2, #0
 800fd1e:	61da      	str	r2, [r3, #28]
 800fd20:	2304      	movs	r3, #4
 800fd22:	e08f      	b.n	800fe44 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800fd24:	68bb      	ldr	r3, [r7, #8]
 800fd26:	0a5b      	lsrs	r3, r3, #9
 800fd28:	68fa      	ldr	r2, [r7, #12]
 800fd2a:	8952      	ldrh	r2, [r2, #10]
 800fd2c:	3a01      	subs	r2, #1
 800fd2e:	4013      	ands	r3, r2
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d17a      	bne.n	800fe2a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800fd34:	687a      	ldr	r2, [r7, #4]
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	699b      	ldr	r3, [r3, #24]
 800fd3a:	4619      	mov	r1, r3
 800fd3c:	4610      	mov	r0, r2
 800fd3e:	f7ff fc82 	bl	800f646 <get_fat>
 800fd42:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800fd44:	697b      	ldr	r3, [r7, #20]
 800fd46:	2b01      	cmp	r3, #1
 800fd48:	d801      	bhi.n	800fd4e <dir_next+0x8c>
 800fd4a:	2302      	movs	r3, #2
 800fd4c:	e07a      	b.n	800fe44 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800fd4e:	697b      	ldr	r3, [r7, #20]
 800fd50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd54:	d101      	bne.n	800fd5a <dir_next+0x98>
 800fd56:	2301      	movs	r3, #1
 800fd58:	e074      	b.n	800fe44 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	695b      	ldr	r3, [r3, #20]
 800fd5e:	697a      	ldr	r2, [r7, #20]
 800fd60:	429a      	cmp	r2, r3
 800fd62:	d358      	bcc.n	800fe16 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800fd64:	683b      	ldr	r3, [r7, #0]
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d104      	bne.n	800fd74 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	2200      	movs	r2, #0
 800fd6e:	61da      	str	r2, [r3, #28]
 800fd70:	2304      	movs	r3, #4
 800fd72:	e067      	b.n	800fe44 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800fd74:	687a      	ldr	r2, [r7, #4]
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	699b      	ldr	r3, [r3, #24]
 800fd7a:	4619      	mov	r1, r3
 800fd7c:	4610      	mov	r0, r2
 800fd7e:	f7ff fe59 	bl	800fa34 <create_chain>
 800fd82:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800fd84:	697b      	ldr	r3, [r7, #20]
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d101      	bne.n	800fd8e <dir_next+0xcc>
 800fd8a:	2307      	movs	r3, #7
 800fd8c:	e05a      	b.n	800fe44 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800fd8e:	697b      	ldr	r3, [r7, #20]
 800fd90:	2b01      	cmp	r3, #1
 800fd92:	d101      	bne.n	800fd98 <dir_next+0xd6>
 800fd94:	2302      	movs	r3, #2
 800fd96:	e055      	b.n	800fe44 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800fd98:	697b      	ldr	r3, [r7, #20]
 800fd9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd9e:	d101      	bne.n	800fda4 <dir_next+0xe2>
 800fda0:	2301      	movs	r3, #1
 800fda2:	e04f      	b.n	800fe44 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800fda4:	68f8      	ldr	r0, [r7, #12]
 800fda6:	f7ff fb4f 	bl	800f448 <sync_window>
 800fdaa:	4603      	mov	r3, r0
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d001      	beq.n	800fdb4 <dir_next+0xf2>
 800fdb0:	2301      	movs	r3, #1
 800fdb2:	e047      	b.n	800fe44 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	3330      	adds	r3, #48	; 0x30
 800fdb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800fdbc:	2100      	movs	r1, #0
 800fdbe:	4618      	mov	r0, r3
 800fdc0:	f7ff f979 	bl	800f0b6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800fdc4:	2300      	movs	r3, #0
 800fdc6:	613b      	str	r3, [r7, #16]
 800fdc8:	6979      	ldr	r1, [r7, #20]
 800fdca:	68f8      	ldr	r0, [r7, #12]
 800fdcc:	f7ff fc1c 	bl	800f608 <clust2sect>
 800fdd0:	4602      	mov	r2, r0
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	62da      	str	r2, [r3, #44]	; 0x2c
 800fdd6:	e012      	b.n	800fdfe <dir_next+0x13c>
						fs->wflag = 1;
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	2201      	movs	r2, #1
 800fddc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800fdde:	68f8      	ldr	r0, [r7, #12]
 800fde0:	f7ff fb32 	bl	800f448 <sync_window>
 800fde4:	4603      	mov	r3, r0
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d001      	beq.n	800fdee <dir_next+0x12c>
 800fdea:	2301      	movs	r3, #1
 800fdec:	e02a      	b.n	800fe44 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800fdee:	693b      	ldr	r3, [r7, #16]
 800fdf0:	3301      	adds	r3, #1
 800fdf2:	613b      	str	r3, [r7, #16]
 800fdf4:	68fb      	ldr	r3, [r7, #12]
 800fdf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fdf8:	1c5a      	adds	r2, r3, #1
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	62da      	str	r2, [r3, #44]	; 0x2c
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	895b      	ldrh	r3, [r3, #10]
 800fe02:	461a      	mov	r2, r3
 800fe04:	693b      	ldr	r3, [r7, #16]
 800fe06:	4293      	cmp	r3, r2
 800fe08:	d3e6      	bcc.n	800fdd8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe0e:	693b      	ldr	r3, [r7, #16]
 800fe10:	1ad2      	subs	r2, r2, r3
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	697a      	ldr	r2, [r7, #20]
 800fe1a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800fe1c:	6979      	ldr	r1, [r7, #20]
 800fe1e:	68f8      	ldr	r0, [r7, #12]
 800fe20:	f7ff fbf2 	bl	800f608 <clust2sect>
 800fe24:	4602      	mov	r2, r0
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	68ba      	ldr	r2, [r7, #8]
 800fe2e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800fe36:	68bb      	ldr	r3, [r7, #8]
 800fe38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe3c:	441a      	add	r2, r3
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800fe42:	2300      	movs	r3, #0
}
 800fe44:	4618      	mov	r0, r3
 800fe46:	3718      	adds	r7, #24
 800fe48:	46bd      	mov	sp, r7
 800fe4a:	bd80      	pop	{r7, pc}

0800fe4c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b086      	sub	sp, #24
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
 800fe54:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800fe5c:	2100      	movs	r1, #0
 800fe5e:	6878      	ldr	r0, [r7, #4]
 800fe60:	f7ff feb4 	bl	800fbcc <dir_sdi>
 800fe64:	4603      	mov	r3, r0
 800fe66:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800fe68:	7dfb      	ldrb	r3, [r7, #23]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d12b      	bne.n	800fec6 <dir_alloc+0x7a>
		n = 0;
 800fe6e:	2300      	movs	r3, #0
 800fe70:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	69db      	ldr	r3, [r3, #28]
 800fe76:	4619      	mov	r1, r3
 800fe78:	68f8      	ldr	r0, [r7, #12]
 800fe7a:	f7ff fb29 	bl	800f4d0 <move_window>
 800fe7e:	4603      	mov	r3, r0
 800fe80:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800fe82:	7dfb      	ldrb	r3, [r7, #23]
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d11d      	bne.n	800fec4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	6a1b      	ldr	r3, [r3, #32]
 800fe8c:	781b      	ldrb	r3, [r3, #0]
 800fe8e:	2be5      	cmp	r3, #229	; 0xe5
 800fe90:	d004      	beq.n	800fe9c <dir_alloc+0x50>
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	6a1b      	ldr	r3, [r3, #32]
 800fe96:	781b      	ldrb	r3, [r3, #0]
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d107      	bne.n	800feac <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800fe9c:	693b      	ldr	r3, [r7, #16]
 800fe9e:	3301      	adds	r3, #1
 800fea0:	613b      	str	r3, [r7, #16]
 800fea2:	693a      	ldr	r2, [r7, #16]
 800fea4:	683b      	ldr	r3, [r7, #0]
 800fea6:	429a      	cmp	r2, r3
 800fea8:	d102      	bne.n	800feb0 <dir_alloc+0x64>
 800feaa:	e00c      	b.n	800fec6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800feac:	2300      	movs	r3, #0
 800feae:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800feb0:	2101      	movs	r1, #1
 800feb2:	6878      	ldr	r0, [r7, #4]
 800feb4:	f7ff ff05 	bl	800fcc2 <dir_next>
 800feb8:	4603      	mov	r3, r0
 800feba:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800febc:	7dfb      	ldrb	r3, [r7, #23]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d0d7      	beq.n	800fe72 <dir_alloc+0x26>
 800fec2:	e000      	b.n	800fec6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800fec4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800fec6:	7dfb      	ldrb	r3, [r7, #23]
 800fec8:	2b04      	cmp	r3, #4
 800feca:	d101      	bne.n	800fed0 <dir_alloc+0x84>
 800fecc:	2307      	movs	r3, #7
 800fece:	75fb      	strb	r3, [r7, #23]
	return res;
 800fed0:	7dfb      	ldrb	r3, [r7, #23]
}
 800fed2:	4618      	mov	r0, r3
 800fed4:	3718      	adds	r7, #24
 800fed6:	46bd      	mov	sp, r7
 800fed8:	bd80      	pop	{r7, pc}

0800feda <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800feda:	b580      	push	{r7, lr}
 800fedc:	b084      	sub	sp, #16
 800fede:	af00      	add	r7, sp, #0
 800fee0:	6078      	str	r0, [r7, #4]
 800fee2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800fee4:	683b      	ldr	r3, [r7, #0]
 800fee6:	331a      	adds	r3, #26
 800fee8:	4618      	mov	r0, r3
 800feea:	f7ff f841 	bl	800ef70 <ld_word>
 800feee:	4603      	mov	r3, r0
 800fef0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	781b      	ldrb	r3, [r3, #0]
 800fef6:	2b03      	cmp	r3, #3
 800fef8:	d109      	bne.n	800ff0e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800fefa:	683b      	ldr	r3, [r7, #0]
 800fefc:	3314      	adds	r3, #20
 800fefe:	4618      	mov	r0, r3
 800ff00:	f7ff f836 	bl	800ef70 <ld_word>
 800ff04:	4603      	mov	r3, r0
 800ff06:	041b      	lsls	r3, r3, #16
 800ff08:	68fa      	ldr	r2, [r7, #12]
 800ff0a:	4313      	orrs	r3, r2
 800ff0c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800ff0e:	68fb      	ldr	r3, [r7, #12]
}
 800ff10:	4618      	mov	r0, r3
 800ff12:	3710      	adds	r7, #16
 800ff14:	46bd      	mov	sp, r7
 800ff16:	bd80      	pop	{r7, pc}

0800ff18 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b084      	sub	sp, #16
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	60f8      	str	r0, [r7, #12]
 800ff20:	60b9      	str	r1, [r7, #8]
 800ff22:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800ff24:	68bb      	ldr	r3, [r7, #8]
 800ff26:	331a      	adds	r3, #26
 800ff28:	687a      	ldr	r2, [r7, #4]
 800ff2a:	b292      	uxth	r2, r2
 800ff2c:	4611      	mov	r1, r2
 800ff2e:	4618      	mov	r0, r3
 800ff30:	f7ff f859 	bl	800efe6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	781b      	ldrb	r3, [r3, #0]
 800ff38:	2b03      	cmp	r3, #3
 800ff3a:	d109      	bne.n	800ff50 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ff3c:	68bb      	ldr	r3, [r7, #8]
 800ff3e:	f103 0214 	add.w	r2, r3, #20
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	0c1b      	lsrs	r3, r3, #16
 800ff46:	b29b      	uxth	r3, r3
 800ff48:	4619      	mov	r1, r3
 800ff4a:	4610      	mov	r0, r2
 800ff4c:	f7ff f84b 	bl	800efe6 <st_word>
	}
}
 800ff50:	bf00      	nop
 800ff52:	3710      	adds	r7, #16
 800ff54:	46bd      	mov	sp, r7
 800ff56:	bd80      	pop	{r7, pc}

0800ff58 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ff58:	b580      	push	{r7, lr}
 800ff5a:	b086      	sub	sp, #24
 800ff5c:	af00      	add	r7, sp, #0
 800ff5e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ff66:	2100      	movs	r1, #0
 800ff68:	6878      	ldr	r0, [r7, #4]
 800ff6a:	f7ff fe2f 	bl	800fbcc <dir_sdi>
 800ff6e:	4603      	mov	r3, r0
 800ff70:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ff72:	7dfb      	ldrb	r3, [r7, #23]
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d001      	beq.n	800ff7c <dir_find+0x24>
 800ff78:	7dfb      	ldrb	r3, [r7, #23]
 800ff7a:	e03e      	b.n	800fffa <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	69db      	ldr	r3, [r3, #28]
 800ff80:	4619      	mov	r1, r3
 800ff82:	6938      	ldr	r0, [r7, #16]
 800ff84:	f7ff faa4 	bl	800f4d0 <move_window>
 800ff88:	4603      	mov	r3, r0
 800ff8a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ff8c:	7dfb      	ldrb	r3, [r7, #23]
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d12f      	bne.n	800fff2 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	6a1b      	ldr	r3, [r3, #32]
 800ff96:	781b      	ldrb	r3, [r3, #0]
 800ff98:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ff9a:	7bfb      	ldrb	r3, [r7, #15]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d102      	bne.n	800ffa6 <dir_find+0x4e>
 800ffa0:	2304      	movs	r3, #4
 800ffa2:	75fb      	strb	r3, [r7, #23]
 800ffa4:	e028      	b.n	800fff8 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	6a1b      	ldr	r3, [r3, #32]
 800ffaa:	330b      	adds	r3, #11
 800ffac:	781b      	ldrb	r3, [r3, #0]
 800ffae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ffb2:	b2da      	uxtb	r2, r3
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	6a1b      	ldr	r3, [r3, #32]
 800ffbc:	330b      	adds	r3, #11
 800ffbe:	781b      	ldrb	r3, [r3, #0]
 800ffc0:	f003 0308 	and.w	r3, r3, #8
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d10a      	bne.n	800ffde <dir_find+0x86>
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	6a18      	ldr	r0, [r3, #32]
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	3324      	adds	r3, #36	; 0x24
 800ffd0:	220b      	movs	r2, #11
 800ffd2:	4619      	mov	r1, r3
 800ffd4:	f7ff f88a 	bl	800f0ec <mem_cmp>
 800ffd8:	4603      	mov	r3, r0
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d00b      	beq.n	800fff6 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ffde:	2100      	movs	r1, #0
 800ffe0:	6878      	ldr	r0, [r7, #4]
 800ffe2:	f7ff fe6e 	bl	800fcc2 <dir_next>
 800ffe6:	4603      	mov	r3, r0
 800ffe8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ffea:	7dfb      	ldrb	r3, [r7, #23]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d0c5      	beq.n	800ff7c <dir_find+0x24>
 800fff0:	e002      	b.n	800fff8 <dir_find+0xa0>
		if (res != FR_OK) break;
 800fff2:	bf00      	nop
 800fff4:	e000      	b.n	800fff8 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800fff6:	bf00      	nop

	return res;
 800fff8:	7dfb      	ldrb	r3, [r7, #23]
}
 800fffa:	4618      	mov	r0, r3
 800fffc:	3718      	adds	r7, #24
 800fffe:	46bd      	mov	sp, r7
 8010000:	bd80      	pop	{r7, pc}

08010002 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010002:	b580      	push	{r7, lr}
 8010004:	b084      	sub	sp, #16
 8010006:	af00      	add	r7, sp, #0
 8010008:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8010010:	2101      	movs	r1, #1
 8010012:	6878      	ldr	r0, [r7, #4]
 8010014:	f7ff ff1a 	bl	800fe4c <dir_alloc>
 8010018:	4603      	mov	r3, r0
 801001a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801001c:	7bfb      	ldrb	r3, [r7, #15]
 801001e:	2b00      	cmp	r3, #0
 8010020:	d11c      	bne.n	801005c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	69db      	ldr	r3, [r3, #28]
 8010026:	4619      	mov	r1, r3
 8010028:	68b8      	ldr	r0, [r7, #8]
 801002a:	f7ff fa51 	bl	800f4d0 <move_window>
 801002e:	4603      	mov	r3, r0
 8010030:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010032:	7bfb      	ldrb	r3, [r7, #15]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d111      	bne.n	801005c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	6a1b      	ldr	r3, [r3, #32]
 801003c:	2220      	movs	r2, #32
 801003e:	2100      	movs	r1, #0
 8010040:	4618      	mov	r0, r3
 8010042:	f7ff f838 	bl	800f0b6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	6a18      	ldr	r0, [r3, #32]
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	3324      	adds	r3, #36	; 0x24
 801004e:	220b      	movs	r2, #11
 8010050:	4619      	mov	r1, r3
 8010052:	f7ff f80f 	bl	800f074 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8010056:	68bb      	ldr	r3, [r7, #8]
 8010058:	2201      	movs	r2, #1
 801005a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801005c:	7bfb      	ldrb	r3, [r7, #15]
}
 801005e:	4618      	mov	r0, r3
 8010060:	3710      	adds	r7, #16
 8010062:	46bd      	mov	sp, r7
 8010064:	bd80      	pop	{r7, pc}
	...

08010068 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8010068:	b580      	push	{r7, lr}
 801006a:	b088      	sub	sp, #32
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
 8010070:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8010072:	683b      	ldr	r3, [r7, #0]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	60fb      	str	r3, [r7, #12]
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	3324      	adds	r3, #36	; 0x24
 801007c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 801007e:	220b      	movs	r2, #11
 8010080:	2120      	movs	r1, #32
 8010082:	68b8      	ldr	r0, [r7, #8]
 8010084:	f7ff f817 	bl	800f0b6 <mem_set>
	si = i = 0; ni = 8;
 8010088:	2300      	movs	r3, #0
 801008a:	613b      	str	r3, [r7, #16]
 801008c:	693b      	ldr	r3, [r7, #16]
 801008e:	61fb      	str	r3, [r7, #28]
 8010090:	2308      	movs	r3, #8
 8010092:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8010094:	69fb      	ldr	r3, [r7, #28]
 8010096:	1c5a      	adds	r2, r3, #1
 8010098:	61fa      	str	r2, [r7, #28]
 801009a:	68fa      	ldr	r2, [r7, #12]
 801009c:	4413      	add	r3, r2
 801009e:	781b      	ldrb	r3, [r3, #0]
 80100a0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80100a2:	7efb      	ldrb	r3, [r7, #27]
 80100a4:	2b20      	cmp	r3, #32
 80100a6:	d94e      	bls.n	8010146 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80100a8:	7efb      	ldrb	r3, [r7, #27]
 80100aa:	2b2f      	cmp	r3, #47	; 0x2f
 80100ac:	d006      	beq.n	80100bc <create_name+0x54>
 80100ae:	7efb      	ldrb	r3, [r7, #27]
 80100b0:	2b5c      	cmp	r3, #92	; 0x5c
 80100b2:	d110      	bne.n	80100d6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80100b4:	e002      	b.n	80100bc <create_name+0x54>
 80100b6:	69fb      	ldr	r3, [r7, #28]
 80100b8:	3301      	adds	r3, #1
 80100ba:	61fb      	str	r3, [r7, #28]
 80100bc:	68fa      	ldr	r2, [r7, #12]
 80100be:	69fb      	ldr	r3, [r7, #28]
 80100c0:	4413      	add	r3, r2
 80100c2:	781b      	ldrb	r3, [r3, #0]
 80100c4:	2b2f      	cmp	r3, #47	; 0x2f
 80100c6:	d0f6      	beq.n	80100b6 <create_name+0x4e>
 80100c8:	68fa      	ldr	r2, [r7, #12]
 80100ca:	69fb      	ldr	r3, [r7, #28]
 80100cc:	4413      	add	r3, r2
 80100ce:	781b      	ldrb	r3, [r3, #0]
 80100d0:	2b5c      	cmp	r3, #92	; 0x5c
 80100d2:	d0f0      	beq.n	80100b6 <create_name+0x4e>
			break;
 80100d4:	e038      	b.n	8010148 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80100d6:	7efb      	ldrb	r3, [r7, #27]
 80100d8:	2b2e      	cmp	r3, #46	; 0x2e
 80100da:	d003      	beq.n	80100e4 <create_name+0x7c>
 80100dc:	693a      	ldr	r2, [r7, #16]
 80100de:	697b      	ldr	r3, [r7, #20]
 80100e0:	429a      	cmp	r2, r3
 80100e2:	d30c      	bcc.n	80100fe <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80100e4:	697b      	ldr	r3, [r7, #20]
 80100e6:	2b0b      	cmp	r3, #11
 80100e8:	d002      	beq.n	80100f0 <create_name+0x88>
 80100ea:	7efb      	ldrb	r3, [r7, #27]
 80100ec:	2b2e      	cmp	r3, #46	; 0x2e
 80100ee:	d001      	beq.n	80100f4 <create_name+0x8c>
 80100f0:	2306      	movs	r3, #6
 80100f2:	e044      	b.n	801017e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80100f4:	2308      	movs	r3, #8
 80100f6:	613b      	str	r3, [r7, #16]
 80100f8:	230b      	movs	r3, #11
 80100fa:	617b      	str	r3, [r7, #20]
			continue;
 80100fc:	e022      	b.n	8010144 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80100fe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8010102:	2b00      	cmp	r3, #0
 8010104:	da04      	bge.n	8010110 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8010106:	7efb      	ldrb	r3, [r7, #27]
 8010108:	3b80      	subs	r3, #128	; 0x80
 801010a:	4a1f      	ldr	r2, [pc, #124]	; (8010188 <create_name+0x120>)
 801010c:	5cd3      	ldrb	r3, [r2, r3]
 801010e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8010110:	7efb      	ldrb	r3, [r7, #27]
 8010112:	4619      	mov	r1, r3
 8010114:	481d      	ldr	r0, [pc, #116]	; (801018c <create_name+0x124>)
 8010116:	f7ff f810 	bl	800f13a <chk_chr>
 801011a:	4603      	mov	r3, r0
 801011c:	2b00      	cmp	r3, #0
 801011e:	d001      	beq.n	8010124 <create_name+0xbc>
 8010120:	2306      	movs	r3, #6
 8010122:	e02c      	b.n	801017e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8010124:	7efb      	ldrb	r3, [r7, #27]
 8010126:	2b60      	cmp	r3, #96	; 0x60
 8010128:	d905      	bls.n	8010136 <create_name+0xce>
 801012a:	7efb      	ldrb	r3, [r7, #27]
 801012c:	2b7a      	cmp	r3, #122	; 0x7a
 801012e:	d802      	bhi.n	8010136 <create_name+0xce>
 8010130:	7efb      	ldrb	r3, [r7, #27]
 8010132:	3b20      	subs	r3, #32
 8010134:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8010136:	693b      	ldr	r3, [r7, #16]
 8010138:	1c5a      	adds	r2, r3, #1
 801013a:	613a      	str	r2, [r7, #16]
 801013c:	68ba      	ldr	r2, [r7, #8]
 801013e:	4413      	add	r3, r2
 8010140:	7efa      	ldrb	r2, [r7, #27]
 8010142:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8010144:	e7a6      	b.n	8010094 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8010146:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8010148:	68fa      	ldr	r2, [r7, #12]
 801014a:	69fb      	ldr	r3, [r7, #28]
 801014c:	441a      	add	r2, r3
 801014e:	683b      	ldr	r3, [r7, #0]
 8010150:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8010152:	693b      	ldr	r3, [r7, #16]
 8010154:	2b00      	cmp	r3, #0
 8010156:	d101      	bne.n	801015c <create_name+0xf4>
 8010158:	2306      	movs	r3, #6
 801015a:	e010      	b.n	801017e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801015c:	68bb      	ldr	r3, [r7, #8]
 801015e:	781b      	ldrb	r3, [r3, #0]
 8010160:	2be5      	cmp	r3, #229	; 0xe5
 8010162:	d102      	bne.n	801016a <create_name+0x102>
 8010164:	68bb      	ldr	r3, [r7, #8]
 8010166:	2205      	movs	r2, #5
 8010168:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801016a:	7efb      	ldrb	r3, [r7, #27]
 801016c:	2b20      	cmp	r3, #32
 801016e:	d801      	bhi.n	8010174 <create_name+0x10c>
 8010170:	2204      	movs	r2, #4
 8010172:	e000      	b.n	8010176 <create_name+0x10e>
 8010174:	2200      	movs	r2, #0
 8010176:	68bb      	ldr	r3, [r7, #8]
 8010178:	330b      	adds	r3, #11
 801017a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 801017c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 801017e:	4618      	mov	r0, r3
 8010180:	3720      	adds	r7, #32
 8010182:	46bd      	mov	sp, r7
 8010184:	bd80      	pop	{r7, pc}
 8010186:	bf00      	nop
 8010188:	080d6930 	.word	0x080d6930
 801018c:	08014904 	.word	0x08014904

08010190 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010190:	b580      	push	{r7, lr}
 8010192:	b086      	sub	sp, #24
 8010194:	af00      	add	r7, sp, #0
 8010196:	6078      	str	r0, [r7, #4]
 8010198:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801019e:	693b      	ldr	r3, [r7, #16]
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80101a4:	e002      	b.n	80101ac <follow_path+0x1c>
 80101a6:	683b      	ldr	r3, [r7, #0]
 80101a8:	3301      	adds	r3, #1
 80101aa:	603b      	str	r3, [r7, #0]
 80101ac:	683b      	ldr	r3, [r7, #0]
 80101ae:	781b      	ldrb	r3, [r3, #0]
 80101b0:	2b2f      	cmp	r3, #47	; 0x2f
 80101b2:	d0f8      	beq.n	80101a6 <follow_path+0x16>
 80101b4:	683b      	ldr	r3, [r7, #0]
 80101b6:	781b      	ldrb	r3, [r3, #0]
 80101b8:	2b5c      	cmp	r3, #92	; 0x5c
 80101ba:	d0f4      	beq.n	80101a6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80101bc:	693b      	ldr	r3, [r7, #16]
 80101be:	2200      	movs	r2, #0
 80101c0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80101c2:	683b      	ldr	r3, [r7, #0]
 80101c4:	781b      	ldrb	r3, [r3, #0]
 80101c6:	2b1f      	cmp	r3, #31
 80101c8:	d80a      	bhi.n	80101e0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	2280      	movs	r2, #128	; 0x80
 80101ce:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80101d2:	2100      	movs	r1, #0
 80101d4:	6878      	ldr	r0, [r7, #4]
 80101d6:	f7ff fcf9 	bl	800fbcc <dir_sdi>
 80101da:	4603      	mov	r3, r0
 80101dc:	75fb      	strb	r3, [r7, #23]
 80101de:	e043      	b.n	8010268 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80101e0:	463b      	mov	r3, r7
 80101e2:	4619      	mov	r1, r3
 80101e4:	6878      	ldr	r0, [r7, #4]
 80101e6:	f7ff ff3f 	bl	8010068 <create_name>
 80101ea:	4603      	mov	r3, r0
 80101ec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80101ee:	7dfb      	ldrb	r3, [r7, #23]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d134      	bne.n	801025e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80101f4:	6878      	ldr	r0, [r7, #4]
 80101f6:	f7ff feaf 	bl	800ff58 <dir_find>
 80101fa:	4603      	mov	r3, r0
 80101fc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010204:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8010206:	7dfb      	ldrb	r3, [r7, #23]
 8010208:	2b00      	cmp	r3, #0
 801020a:	d00a      	beq.n	8010222 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801020c:	7dfb      	ldrb	r3, [r7, #23]
 801020e:	2b04      	cmp	r3, #4
 8010210:	d127      	bne.n	8010262 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8010212:	7afb      	ldrb	r3, [r7, #11]
 8010214:	f003 0304 	and.w	r3, r3, #4
 8010218:	2b00      	cmp	r3, #0
 801021a:	d122      	bne.n	8010262 <follow_path+0xd2>
 801021c:	2305      	movs	r3, #5
 801021e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8010220:	e01f      	b.n	8010262 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010222:	7afb      	ldrb	r3, [r7, #11]
 8010224:	f003 0304 	and.w	r3, r3, #4
 8010228:	2b00      	cmp	r3, #0
 801022a:	d11c      	bne.n	8010266 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801022c:	693b      	ldr	r3, [r7, #16]
 801022e:	799b      	ldrb	r3, [r3, #6]
 8010230:	f003 0310 	and.w	r3, r3, #16
 8010234:	2b00      	cmp	r3, #0
 8010236:	d102      	bne.n	801023e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8010238:	2305      	movs	r3, #5
 801023a:	75fb      	strb	r3, [r7, #23]
 801023c:	e014      	b.n	8010268 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	695b      	ldr	r3, [r3, #20]
 8010248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801024c:	4413      	add	r3, r2
 801024e:	4619      	mov	r1, r3
 8010250:	68f8      	ldr	r0, [r7, #12]
 8010252:	f7ff fe42 	bl	800feda <ld_clust>
 8010256:	4602      	mov	r2, r0
 8010258:	693b      	ldr	r3, [r7, #16]
 801025a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801025c:	e7c0      	b.n	80101e0 <follow_path+0x50>
			if (res != FR_OK) break;
 801025e:	bf00      	nop
 8010260:	e002      	b.n	8010268 <follow_path+0xd8>
				break;
 8010262:	bf00      	nop
 8010264:	e000      	b.n	8010268 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010266:	bf00      	nop
			}
		}
	}

	return res;
 8010268:	7dfb      	ldrb	r3, [r7, #23]
}
 801026a:	4618      	mov	r0, r3
 801026c:	3718      	adds	r7, #24
 801026e:	46bd      	mov	sp, r7
 8010270:	bd80      	pop	{r7, pc}

08010272 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8010272:	b480      	push	{r7}
 8010274:	b087      	sub	sp, #28
 8010276:	af00      	add	r7, sp, #0
 8010278:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801027a:	f04f 33ff 	mov.w	r3, #4294967295
 801027e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	2b00      	cmp	r3, #0
 8010286:	d031      	beq.n	80102ec <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	617b      	str	r3, [r7, #20]
 801028e:	e002      	b.n	8010296 <get_ldnumber+0x24>
 8010290:	697b      	ldr	r3, [r7, #20]
 8010292:	3301      	adds	r3, #1
 8010294:	617b      	str	r3, [r7, #20]
 8010296:	697b      	ldr	r3, [r7, #20]
 8010298:	781b      	ldrb	r3, [r3, #0]
 801029a:	2b20      	cmp	r3, #32
 801029c:	d903      	bls.n	80102a6 <get_ldnumber+0x34>
 801029e:	697b      	ldr	r3, [r7, #20]
 80102a0:	781b      	ldrb	r3, [r3, #0]
 80102a2:	2b3a      	cmp	r3, #58	; 0x3a
 80102a4:	d1f4      	bne.n	8010290 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80102a6:	697b      	ldr	r3, [r7, #20]
 80102a8:	781b      	ldrb	r3, [r3, #0]
 80102aa:	2b3a      	cmp	r3, #58	; 0x3a
 80102ac:	d11c      	bne.n	80102e8 <get_ldnumber+0x76>
			tp = *path;
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	681b      	ldr	r3, [r3, #0]
 80102b2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	1c5a      	adds	r2, r3, #1
 80102b8:	60fa      	str	r2, [r7, #12]
 80102ba:	781b      	ldrb	r3, [r3, #0]
 80102bc:	3b30      	subs	r3, #48	; 0x30
 80102be:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80102c0:	68bb      	ldr	r3, [r7, #8]
 80102c2:	2b09      	cmp	r3, #9
 80102c4:	d80e      	bhi.n	80102e4 <get_ldnumber+0x72>
 80102c6:	68fa      	ldr	r2, [r7, #12]
 80102c8:	697b      	ldr	r3, [r7, #20]
 80102ca:	429a      	cmp	r2, r3
 80102cc:	d10a      	bne.n	80102e4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80102ce:	68bb      	ldr	r3, [r7, #8]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d107      	bne.n	80102e4 <get_ldnumber+0x72>
					vol = (int)i;
 80102d4:	68bb      	ldr	r3, [r7, #8]
 80102d6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80102d8:	697b      	ldr	r3, [r7, #20]
 80102da:	3301      	adds	r3, #1
 80102dc:	617b      	str	r3, [r7, #20]
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	697a      	ldr	r2, [r7, #20]
 80102e2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80102e4:	693b      	ldr	r3, [r7, #16]
 80102e6:	e002      	b.n	80102ee <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80102e8:	2300      	movs	r3, #0
 80102ea:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80102ec:	693b      	ldr	r3, [r7, #16]
}
 80102ee:	4618      	mov	r0, r3
 80102f0:	371c      	adds	r7, #28
 80102f2:	46bd      	mov	sp, r7
 80102f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f8:	4770      	bx	lr
	...

080102fc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80102fc:	b580      	push	{r7, lr}
 80102fe:	b082      	sub	sp, #8
 8010300:	af00      	add	r7, sp, #0
 8010302:	6078      	str	r0, [r7, #4]
 8010304:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	2200      	movs	r2, #0
 801030a:	70da      	strb	r2, [r3, #3]
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	f04f 32ff 	mov.w	r2, #4294967295
 8010312:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8010314:	6839      	ldr	r1, [r7, #0]
 8010316:	6878      	ldr	r0, [r7, #4]
 8010318:	f7ff f8da 	bl	800f4d0 <move_window>
 801031c:	4603      	mov	r3, r0
 801031e:	2b00      	cmp	r3, #0
 8010320:	d001      	beq.n	8010326 <check_fs+0x2a>
 8010322:	2304      	movs	r3, #4
 8010324:	e038      	b.n	8010398 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	3330      	adds	r3, #48	; 0x30
 801032a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801032e:	4618      	mov	r0, r3
 8010330:	f7fe fe1e 	bl	800ef70 <ld_word>
 8010334:	4603      	mov	r3, r0
 8010336:	461a      	mov	r2, r3
 8010338:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801033c:	429a      	cmp	r2, r3
 801033e:	d001      	beq.n	8010344 <check_fs+0x48>
 8010340:	2303      	movs	r3, #3
 8010342:	e029      	b.n	8010398 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801034a:	2be9      	cmp	r3, #233	; 0xe9
 801034c:	d009      	beq.n	8010362 <check_fs+0x66>
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010354:	2beb      	cmp	r3, #235	; 0xeb
 8010356:	d11e      	bne.n	8010396 <check_fs+0x9a>
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 801035e:	2b90      	cmp	r3, #144	; 0x90
 8010360:	d119      	bne.n	8010396 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	3330      	adds	r3, #48	; 0x30
 8010366:	3336      	adds	r3, #54	; 0x36
 8010368:	4618      	mov	r0, r3
 801036a:	f7fe fe19 	bl	800efa0 <ld_dword>
 801036e:	4603      	mov	r3, r0
 8010370:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010374:	4a0a      	ldr	r2, [pc, #40]	; (80103a0 <check_fs+0xa4>)
 8010376:	4293      	cmp	r3, r2
 8010378:	d101      	bne.n	801037e <check_fs+0x82>
 801037a:	2300      	movs	r3, #0
 801037c:	e00c      	b.n	8010398 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	3330      	adds	r3, #48	; 0x30
 8010382:	3352      	adds	r3, #82	; 0x52
 8010384:	4618      	mov	r0, r3
 8010386:	f7fe fe0b 	bl	800efa0 <ld_dword>
 801038a:	4603      	mov	r3, r0
 801038c:	4a05      	ldr	r2, [pc, #20]	; (80103a4 <check_fs+0xa8>)
 801038e:	4293      	cmp	r3, r2
 8010390:	d101      	bne.n	8010396 <check_fs+0x9a>
 8010392:	2300      	movs	r3, #0
 8010394:	e000      	b.n	8010398 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8010396:	2302      	movs	r3, #2
}
 8010398:	4618      	mov	r0, r3
 801039a:	3708      	adds	r7, #8
 801039c:	46bd      	mov	sp, r7
 801039e:	bd80      	pop	{r7, pc}
 80103a0:	00544146 	.word	0x00544146
 80103a4:	33544146 	.word	0x33544146

080103a8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80103a8:	b580      	push	{r7, lr}
 80103aa:	b096      	sub	sp, #88	; 0x58
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	60f8      	str	r0, [r7, #12]
 80103b0:	60b9      	str	r1, [r7, #8]
 80103b2:	4613      	mov	r3, r2
 80103b4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	2200      	movs	r2, #0
 80103ba:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80103bc:	68f8      	ldr	r0, [r7, #12]
 80103be:	f7ff ff58 	bl	8010272 <get_ldnumber>
 80103c2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80103c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	da01      	bge.n	80103ce <find_volume+0x26>
 80103ca:	230b      	movs	r3, #11
 80103cc:	e22d      	b.n	801082a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80103ce:	4aa1      	ldr	r2, [pc, #644]	; (8010654 <find_volume+0x2ac>)
 80103d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80103d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103d6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80103d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d101      	bne.n	80103e2 <find_volume+0x3a>
 80103de:	230c      	movs	r3, #12
 80103e0:	e223      	b.n	801082a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80103e2:	68bb      	ldr	r3, [r7, #8]
 80103e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80103e6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80103e8:	79fb      	ldrb	r3, [r7, #7]
 80103ea:	f023 0301 	bic.w	r3, r3, #1
 80103ee:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80103f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103f2:	781b      	ldrb	r3, [r3, #0]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d01a      	beq.n	801042e <find_volume+0x86>
		stat = disk_status(fs->drv);
 80103f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103fa:	785b      	ldrb	r3, [r3, #1]
 80103fc:	4618      	mov	r0, r3
 80103fe:	f7fe fd19 	bl	800ee34 <disk_status>
 8010402:	4603      	mov	r3, r0
 8010404:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010408:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801040c:	f003 0301 	and.w	r3, r3, #1
 8010410:	2b00      	cmp	r3, #0
 8010412:	d10c      	bne.n	801042e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8010414:	79fb      	ldrb	r3, [r7, #7]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d007      	beq.n	801042a <find_volume+0x82>
 801041a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801041e:	f003 0304 	and.w	r3, r3, #4
 8010422:	2b00      	cmp	r3, #0
 8010424:	d001      	beq.n	801042a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8010426:	230a      	movs	r3, #10
 8010428:	e1ff      	b.n	801082a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 801042a:	2300      	movs	r3, #0
 801042c:	e1fd      	b.n	801082a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801042e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010430:	2200      	movs	r2, #0
 8010432:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8010434:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010436:	b2da      	uxtb	r2, r3
 8010438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801043a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801043c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801043e:	785b      	ldrb	r3, [r3, #1]
 8010440:	4618      	mov	r0, r3
 8010442:	f7fe fd11 	bl	800ee68 <disk_initialize>
 8010446:	4603      	mov	r3, r0
 8010448:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801044c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010450:	f003 0301 	and.w	r3, r3, #1
 8010454:	2b00      	cmp	r3, #0
 8010456:	d001      	beq.n	801045c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8010458:	2303      	movs	r3, #3
 801045a:	e1e6      	b.n	801082a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801045c:	79fb      	ldrb	r3, [r7, #7]
 801045e:	2b00      	cmp	r3, #0
 8010460:	d007      	beq.n	8010472 <find_volume+0xca>
 8010462:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010466:	f003 0304 	and.w	r3, r3, #4
 801046a:	2b00      	cmp	r3, #0
 801046c:	d001      	beq.n	8010472 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801046e:	230a      	movs	r3, #10
 8010470:	e1db      	b.n	801082a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8010472:	2300      	movs	r3, #0
 8010474:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8010476:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010478:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801047a:	f7ff ff3f 	bl	80102fc <check_fs>
 801047e:	4603      	mov	r3, r0
 8010480:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8010484:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010488:	2b02      	cmp	r3, #2
 801048a:	d149      	bne.n	8010520 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801048c:	2300      	movs	r3, #0
 801048e:	643b      	str	r3, [r7, #64]	; 0x40
 8010490:	e01e      	b.n	80104d0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8010492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010494:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010498:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801049a:	011b      	lsls	r3, r3, #4
 801049c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80104a0:	4413      	add	r3, r2
 80104a2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80104a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104a6:	3304      	adds	r3, #4
 80104a8:	781b      	ldrb	r3, [r3, #0]
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d006      	beq.n	80104bc <find_volume+0x114>
 80104ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104b0:	3308      	adds	r3, #8
 80104b2:	4618      	mov	r0, r3
 80104b4:	f7fe fd74 	bl	800efa0 <ld_dword>
 80104b8:	4602      	mov	r2, r0
 80104ba:	e000      	b.n	80104be <find_volume+0x116>
 80104bc:	2200      	movs	r2, #0
 80104be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104c0:	009b      	lsls	r3, r3, #2
 80104c2:	3358      	adds	r3, #88	; 0x58
 80104c4:	443b      	add	r3, r7
 80104c6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80104ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104cc:	3301      	adds	r3, #1
 80104ce:	643b      	str	r3, [r7, #64]	; 0x40
 80104d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104d2:	2b03      	cmp	r3, #3
 80104d4:	d9dd      	bls.n	8010492 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80104d6:	2300      	movs	r3, #0
 80104d8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80104da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d002      	beq.n	80104e6 <find_volume+0x13e>
 80104e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104e2:	3b01      	subs	r3, #1
 80104e4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80104e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104e8:	009b      	lsls	r3, r3, #2
 80104ea:	3358      	adds	r3, #88	; 0x58
 80104ec:	443b      	add	r3, r7
 80104ee:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80104f2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80104f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d005      	beq.n	8010506 <find_volume+0x15e>
 80104fa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80104fc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80104fe:	f7ff fefd 	bl	80102fc <check_fs>
 8010502:	4603      	mov	r3, r0
 8010504:	e000      	b.n	8010508 <find_volume+0x160>
 8010506:	2303      	movs	r3, #3
 8010508:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801050c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010510:	2b01      	cmp	r3, #1
 8010512:	d905      	bls.n	8010520 <find_volume+0x178>
 8010514:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010516:	3301      	adds	r3, #1
 8010518:	643b      	str	r3, [r7, #64]	; 0x40
 801051a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801051c:	2b03      	cmp	r3, #3
 801051e:	d9e2      	bls.n	80104e6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010520:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010524:	2b04      	cmp	r3, #4
 8010526:	d101      	bne.n	801052c <find_volume+0x184>
 8010528:	2301      	movs	r3, #1
 801052a:	e17e      	b.n	801082a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801052c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010530:	2b01      	cmp	r3, #1
 8010532:	d901      	bls.n	8010538 <find_volume+0x190>
 8010534:	230d      	movs	r3, #13
 8010536:	e178      	b.n	801082a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801053a:	3330      	adds	r3, #48	; 0x30
 801053c:	330b      	adds	r3, #11
 801053e:	4618      	mov	r0, r3
 8010540:	f7fe fd16 	bl	800ef70 <ld_word>
 8010544:	4603      	mov	r3, r0
 8010546:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801054a:	d001      	beq.n	8010550 <find_volume+0x1a8>
 801054c:	230d      	movs	r3, #13
 801054e:	e16c      	b.n	801082a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8010550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010552:	3330      	adds	r3, #48	; 0x30
 8010554:	3316      	adds	r3, #22
 8010556:	4618      	mov	r0, r3
 8010558:	f7fe fd0a 	bl	800ef70 <ld_word>
 801055c:	4603      	mov	r3, r0
 801055e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8010560:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010562:	2b00      	cmp	r3, #0
 8010564:	d106      	bne.n	8010574 <find_volume+0x1cc>
 8010566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010568:	3330      	adds	r3, #48	; 0x30
 801056a:	3324      	adds	r3, #36	; 0x24
 801056c:	4618      	mov	r0, r3
 801056e:	f7fe fd17 	bl	800efa0 <ld_dword>
 8010572:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8010574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010576:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010578:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801057a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801057c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8010580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010582:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010586:	789b      	ldrb	r3, [r3, #2]
 8010588:	2b01      	cmp	r3, #1
 801058a:	d005      	beq.n	8010598 <find_volume+0x1f0>
 801058c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801058e:	789b      	ldrb	r3, [r3, #2]
 8010590:	2b02      	cmp	r3, #2
 8010592:	d001      	beq.n	8010598 <find_volume+0x1f0>
 8010594:	230d      	movs	r3, #13
 8010596:	e148      	b.n	801082a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801059a:	789b      	ldrb	r3, [r3, #2]
 801059c:	461a      	mov	r2, r3
 801059e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80105a0:	fb02 f303 	mul.w	r3, r2, r3
 80105a4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80105a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80105ac:	b29a      	uxth	r2, r3
 80105ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105b0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80105b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105b4:	895b      	ldrh	r3, [r3, #10]
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d008      	beq.n	80105cc <find_volume+0x224>
 80105ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105bc:	895b      	ldrh	r3, [r3, #10]
 80105be:	461a      	mov	r2, r3
 80105c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105c2:	895b      	ldrh	r3, [r3, #10]
 80105c4:	3b01      	subs	r3, #1
 80105c6:	4013      	ands	r3, r2
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d001      	beq.n	80105d0 <find_volume+0x228>
 80105cc:	230d      	movs	r3, #13
 80105ce:	e12c      	b.n	801082a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80105d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105d2:	3330      	adds	r3, #48	; 0x30
 80105d4:	3311      	adds	r3, #17
 80105d6:	4618      	mov	r0, r3
 80105d8:	f7fe fcca 	bl	800ef70 <ld_word>
 80105dc:	4603      	mov	r3, r0
 80105de:	461a      	mov	r2, r3
 80105e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105e2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80105e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105e6:	891b      	ldrh	r3, [r3, #8]
 80105e8:	f003 030f 	and.w	r3, r3, #15
 80105ec:	b29b      	uxth	r3, r3
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d001      	beq.n	80105f6 <find_volume+0x24e>
 80105f2:	230d      	movs	r3, #13
 80105f4:	e119      	b.n	801082a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80105f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105f8:	3330      	adds	r3, #48	; 0x30
 80105fa:	3313      	adds	r3, #19
 80105fc:	4618      	mov	r0, r3
 80105fe:	f7fe fcb7 	bl	800ef70 <ld_word>
 8010602:	4603      	mov	r3, r0
 8010604:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8010606:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010608:	2b00      	cmp	r3, #0
 801060a:	d106      	bne.n	801061a <find_volume+0x272>
 801060c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801060e:	3330      	adds	r3, #48	; 0x30
 8010610:	3320      	adds	r3, #32
 8010612:	4618      	mov	r0, r3
 8010614:	f7fe fcc4 	bl	800efa0 <ld_dword>
 8010618:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801061a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801061c:	3330      	adds	r3, #48	; 0x30
 801061e:	330e      	adds	r3, #14
 8010620:	4618      	mov	r0, r3
 8010622:	f7fe fca5 	bl	800ef70 <ld_word>
 8010626:	4603      	mov	r3, r0
 8010628:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801062a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801062c:	2b00      	cmp	r3, #0
 801062e:	d101      	bne.n	8010634 <find_volume+0x28c>
 8010630:	230d      	movs	r3, #13
 8010632:	e0fa      	b.n	801082a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8010634:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010636:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010638:	4413      	add	r3, r2
 801063a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801063c:	8912      	ldrh	r2, [r2, #8]
 801063e:	0912      	lsrs	r2, r2, #4
 8010640:	b292      	uxth	r2, r2
 8010642:	4413      	add	r3, r2
 8010644:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010646:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801064a:	429a      	cmp	r2, r3
 801064c:	d204      	bcs.n	8010658 <find_volume+0x2b0>
 801064e:	230d      	movs	r3, #13
 8010650:	e0eb      	b.n	801082a <find_volume+0x482>
 8010652:	bf00      	nop
 8010654:	200380ec 	.word	0x200380ec
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010658:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801065a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801065c:	1ad3      	subs	r3, r2, r3
 801065e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010660:	8952      	ldrh	r2, [r2, #10]
 8010662:	fbb3 f3f2 	udiv	r3, r3, r2
 8010666:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801066a:	2b00      	cmp	r3, #0
 801066c:	d101      	bne.n	8010672 <find_volume+0x2ca>
 801066e:	230d      	movs	r3, #13
 8010670:	e0db      	b.n	801082a <find_volume+0x482>
		fmt = FS_FAT32;
 8010672:	2303      	movs	r3, #3
 8010674:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801067a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801067e:	4293      	cmp	r3, r2
 8010680:	d802      	bhi.n	8010688 <find_volume+0x2e0>
 8010682:	2302      	movs	r3, #2
 8010684:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801068a:	f640 72f5 	movw	r2, #4085	; 0xff5
 801068e:	4293      	cmp	r3, r2
 8010690:	d802      	bhi.n	8010698 <find_volume+0x2f0>
 8010692:	2301      	movs	r3, #1
 8010694:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801069a:	1c9a      	adds	r2, r3, #2
 801069c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801069e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80106a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106a2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80106a4:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80106a6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80106a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80106aa:	441a      	add	r2, r3
 80106ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106ae:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80106b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80106b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106b4:	441a      	add	r2, r3
 80106b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106b8:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80106ba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80106be:	2b03      	cmp	r3, #3
 80106c0:	d11e      	bne.n	8010700 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80106c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106c4:	3330      	adds	r3, #48	; 0x30
 80106c6:	332a      	adds	r3, #42	; 0x2a
 80106c8:	4618      	mov	r0, r3
 80106ca:	f7fe fc51 	bl	800ef70 <ld_word>
 80106ce:	4603      	mov	r3, r0
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d001      	beq.n	80106d8 <find_volume+0x330>
 80106d4:	230d      	movs	r3, #13
 80106d6:	e0a8      	b.n	801082a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80106d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106da:	891b      	ldrh	r3, [r3, #8]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d001      	beq.n	80106e4 <find_volume+0x33c>
 80106e0:	230d      	movs	r3, #13
 80106e2:	e0a2      	b.n	801082a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80106e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106e6:	3330      	adds	r3, #48	; 0x30
 80106e8:	332c      	adds	r3, #44	; 0x2c
 80106ea:	4618      	mov	r0, r3
 80106ec:	f7fe fc58 	bl	800efa0 <ld_dword>
 80106f0:	4602      	mov	r2, r0
 80106f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106f4:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80106f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106f8:	695b      	ldr	r3, [r3, #20]
 80106fa:	009b      	lsls	r3, r3, #2
 80106fc:	647b      	str	r3, [r7, #68]	; 0x44
 80106fe:	e01f      	b.n	8010740 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010702:	891b      	ldrh	r3, [r3, #8]
 8010704:	2b00      	cmp	r3, #0
 8010706:	d101      	bne.n	801070c <find_volume+0x364>
 8010708:	230d      	movs	r3, #13
 801070a:	e08e      	b.n	801082a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801070c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801070e:	6a1a      	ldr	r2, [r3, #32]
 8010710:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010712:	441a      	add	r2, r3
 8010714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010716:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010718:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801071c:	2b02      	cmp	r3, #2
 801071e:	d103      	bne.n	8010728 <find_volume+0x380>
 8010720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010722:	695b      	ldr	r3, [r3, #20]
 8010724:	005b      	lsls	r3, r3, #1
 8010726:	e00a      	b.n	801073e <find_volume+0x396>
 8010728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801072a:	695a      	ldr	r2, [r3, #20]
 801072c:	4613      	mov	r3, r2
 801072e:	005b      	lsls	r3, r3, #1
 8010730:	4413      	add	r3, r2
 8010732:	085a      	lsrs	r2, r3, #1
 8010734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010736:	695b      	ldr	r3, [r3, #20]
 8010738:	f003 0301 	and.w	r3, r3, #1
 801073c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801073e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010742:	699a      	ldr	r2, [r3, #24]
 8010744:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010746:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 801074a:	0a5b      	lsrs	r3, r3, #9
 801074c:	429a      	cmp	r2, r3
 801074e:	d201      	bcs.n	8010754 <find_volume+0x3ac>
 8010750:	230d      	movs	r3, #13
 8010752:	e06a      	b.n	801082a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010756:	f04f 32ff 	mov.w	r2, #4294967295
 801075a:	611a      	str	r2, [r3, #16]
 801075c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801075e:	691a      	ldr	r2, [r3, #16]
 8010760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010762:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8010764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010766:	2280      	movs	r2, #128	; 0x80
 8010768:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801076a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801076e:	2b03      	cmp	r3, #3
 8010770:	d149      	bne.n	8010806 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010774:	3330      	adds	r3, #48	; 0x30
 8010776:	3330      	adds	r3, #48	; 0x30
 8010778:	4618      	mov	r0, r3
 801077a:	f7fe fbf9 	bl	800ef70 <ld_word>
 801077e:	4603      	mov	r3, r0
 8010780:	2b01      	cmp	r3, #1
 8010782:	d140      	bne.n	8010806 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010784:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010786:	3301      	adds	r3, #1
 8010788:	4619      	mov	r1, r3
 801078a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801078c:	f7fe fea0 	bl	800f4d0 <move_window>
 8010790:	4603      	mov	r3, r0
 8010792:	2b00      	cmp	r3, #0
 8010794:	d137      	bne.n	8010806 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8010796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010798:	2200      	movs	r2, #0
 801079a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801079c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801079e:	3330      	adds	r3, #48	; 0x30
 80107a0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80107a4:	4618      	mov	r0, r3
 80107a6:	f7fe fbe3 	bl	800ef70 <ld_word>
 80107aa:	4603      	mov	r3, r0
 80107ac:	461a      	mov	r2, r3
 80107ae:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80107b2:	429a      	cmp	r2, r3
 80107b4:	d127      	bne.n	8010806 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80107b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107b8:	3330      	adds	r3, #48	; 0x30
 80107ba:	4618      	mov	r0, r3
 80107bc:	f7fe fbf0 	bl	800efa0 <ld_dword>
 80107c0:	4603      	mov	r3, r0
 80107c2:	4a1c      	ldr	r2, [pc, #112]	; (8010834 <find_volume+0x48c>)
 80107c4:	4293      	cmp	r3, r2
 80107c6:	d11e      	bne.n	8010806 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80107c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107ca:	3330      	adds	r3, #48	; 0x30
 80107cc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80107d0:	4618      	mov	r0, r3
 80107d2:	f7fe fbe5 	bl	800efa0 <ld_dword>
 80107d6:	4603      	mov	r3, r0
 80107d8:	4a17      	ldr	r2, [pc, #92]	; (8010838 <find_volume+0x490>)
 80107da:	4293      	cmp	r3, r2
 80107dc:	d113      	bne.n	8010806 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80107de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107e0:	3330      	adds	r3, #48	; 0x30
 80107e2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80107e6:	4618      	mov	r0, r3
 80107e8:	f7fe fbda 	bl	800efa0 <ld_dword>
 80107ec:	4602      	mov	r2, r0
 80107ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107f0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80107f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107f4:	3330      	adds	r3, #48	; 0x30
 80107f6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80107fa:	4618      	mov	r0, r3
 80107fc:	f7fe fbd0 	bl	800efa0 <ld_dword>
 8010800:	4602      	mov	r2, r0
 8010802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010804:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8010806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010808:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801080c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801080e:	4b0b      	ldr	r3, [pc, #44]	; (801083c <find_volume+0x494>)
 8010810:	881b      	ldrh	r3, [r3, #0]
 8010812:	3301      	adds	r3, #1
 8010814:	b29a      	uxth	r2, r3
 8010816:	4b09      	ldr	r3, [pc, #36]	; (801083c <find_volume+0x494>)
 8010818:	801a      	strh	r2, [r3, #0]
 801081a:	4b08      	ldr	r3, [pc, #32]	; (801083c <find_volume+0x494>)
 801081c:	881a      	ldrh	r2, [r3, #0]
 801081e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010820:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010822:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010824:	f7fe fdec 	bl	800f400 <clear_lock>
#endif
	return FR_OK;
 8010828:	2300      	movs	r3, #0
}
 801082a:	4618      	mov	r0, r3
 801082c:	3758      	adds	r7, #88	; 0x58
 801082e:	46bd      	mov	sp, r7
 8010830:	bd80      	pop	{r7, pc}
 8010832:	bf00      	nop
 8010834:	41615252 	.word	0x41615252
 8010838:	61417272 	.word	0x61417272
 801083c:	200380f0 	.word	0x200380f0

08010840 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010840:	b580      	push	{r7, lr}
 8010842:	b084      	sub	sp, #16
 8010844:	af00      	add	r7, sp, #0
 8010846:	6078      	str	r0, [r7, #4]
 8010848:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801084a:	2309      	movs	r3, #9
 801084c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	2b00      	cmp	r3, #0
 8010852:	d01c      	beq.n	801088e <validate+0x4e>
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	2b00      	cmp	r3, #0
 801085a:	d018      	beq.n	801088e <validate+0x4e>
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	781b      	ldrb	r3, [r3, #0]
 8010862:	2b00      	cmp	r3, #0
 8010864:	d013      	beq.n	801088e <validate+0x4e>
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	889a      	ldrh	r2, [r3, #4]
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	88db      	ldrh	r3, [r3, #6]
 8010870:	429a      	cmp	r2, r3
 8010872:	d10c      	bne.n	801088e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	785b      	ldrb	r3, [r3, #1]
 801087a:	4618      	mov	r0, r3
 801087c:	f7fe fada 	bl	800ee34 <disk_status>
 8010880:	4603      	mov	r3, r0
 8010882:	f003 0301 	and.w	r3, r3, #1
 8010886:	2b00      	cmp	r3, #0
 8010888:	d101      	bne.n	801088e <validate+0x4e>
			res = FR_OK;
 801088a:	2300      	movs	r3, #0
 801088c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801088e:	7bfb      	ldrb	r3, [r7, #15]
 8010890:	2b00      	cmp	r3, #0
 8010892:	d102      	bne.n	801089a <validate+0x5a>
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	e000      	b.n	801089c <validate+0x5c>
 801089a:	2300      	movs	r3, #0
 801089c:	683a      	ldr	r2, [r7, #0]
 801089e:	6013      	str	r3, [r2, #0]
	return res;
 80108a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80108a2:	4618      	mov	r0, r3
 80108a4:	3710      	adds	r7, #16
 80108a6:	46bd      	mov	sp, r7
 80108a8:	bd80      	pop	{r7, pc}
	...

080108ac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80108ac:	b580      	push	{r7, lr}
 80108ae:	b088      	sub	sp, #32
 80108b0:	af00      	add	r7, sp, #0
 80108b2:	60f8      	str	r0, [r7, #12]
 80108b4:	60b9      	str	r1, [r7, #8]
 80108b6:	4613      	mov	r3, r2
 80108b8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80108ba:	68bb      	ldr	r3, [r7, #8]
 80108bc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80108be:	f107 0310 	add.w	r3, r7, #16
 80108c2:	4618      	mov	r0, r3
 80108c4:	f7ff fcd5 	bl	8010272 <get_ldnumber>
 80108c8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80108ca:	69fb      	ldr	r3, [r7, #28]
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	da01      	bge.n	80108d4 <f_mount+0x28>
 80108d0:	230b      	movs	r3, #11
 80108d2:	e02b      	b.n	801092c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80108d4:	4a17      	ldr	r2, [pc, #92]	; (8010934 <f_mount+0x88>)
 80108d6:	69fb      	ldr	r3, [r7, #28]
 80108d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80108dc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80108de:	69bb      	ldr	r3, [r7, #24]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d005      	beq.n	80108f0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80108e4:	69b8      	ldr	r0, [r7, #24]
 80108e6:	f7fe fd8b 	bl	800f400 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80108ea:	69bb      	ldr	r3, [r7, #24]
 80108ec:	2200      	movs	r2, #0
 80108ee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d002      	beq.n	80108fc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	2200      	movs	r2, #0
 80108fa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80108fc:	68fa      	ldr	r2, [r7, #12]
 80108fe:	490d      	ldr	r1, [pc, #52]	; (8010934 <f_mount+0x88>)
 8010900:	69fb      	ldr	r3, [r7, #28]
 8010902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	2b00      	cmp	r3, #0
 801090a:	d002      	beq.n	8010912 <f_mount+0x66>
 801090c:	79fb      	ldrb	r3, [r7, #7]
 801090e:	2b01      	cmp	r3, #1
 8010910:	d001      	beq.n	8010916 <f_mount+0x6a>
 8010912:	2300      	movs	r3, #0
 8010914:	e00a      	b.n	801092c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8010916:	f107 010c 	add.w	r1, r7, #12
 801091a:	f107 0308 	add.w	r3, r7, #8
 801091e:	2200      	movs	r2, #0
 8010920:	4618      	mov	r0, r3
 8010922:	f7ff fd41 	bl	80103a8 <find_volume>
 8010926:	4603      	mov	r3, r0
 8010928:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801092a:	7dfb      	ldrb	r3, [r7, #23]
}
 801092c:	4618      	mov	r0, r3
 801092e:	3720      	adds	r7, #32
 8010930:	46bd      	mov	sp, r7
 8010932:	bd80      	pop	{r7, pc}
 8010934:	200380ec 	.word	0x200380ec

08010938 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010938:	b580      	push	{r7, lr}
 801093a:	b098      	sub	sp, #96	; 0x60
 801093c:	af00      	add	r7, sp, #0
 801093e:	60f8      	str	r0, [r7, #12]
 8010940:	60b9      	str	r1, [r7, #8]
 8010942:	4613      	mov	r3, r2
 8010944:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	2b00      	cmp	r3, #0
 801094a:	d101      	bne.n	8010950 <f_open+0x18>
 801094c:	2309      	movs	r3, #9
 801094e:	e1ad      	b.n	8010cac <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010950:	79fb      	ldrb	r3, [r7, #7]
 8010952:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010956:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8010958:	79fa      	ldrb	r2, [r7, #7]
 801095a:	f107 0110 	add.w	r1, r7, #16
 801095e:	f107 0308 	add.w	r3, r7, #8
 8010962:	4618      	mov	r0, r3
 8010964:	f7ff fd20 	bl	80103a8 <find_volume>
 8010968:	4603      	mov	r3, r0
 801096a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 801096e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010972:	2b00      	cmp	r3, #0
 8010974:	f040 8191 	bne.w	8010c9a <f_open+0x362>
		dj.obj.fs = fs;
 8010978:	693b      	ldr	r3, [r7, #16]
 801097a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801097c:	68ba      	ldr	r2, [r7, #8]
 801097e:	f107 0314 	add.w	r3, r7, #20
 8010982:	4611      	mov	r1, r2
 8010984:	4618      	mov	r0, r3
 8010986:	f7ff fc03 	bl	8010190 <follow_path>
 801098a:	4603      	mov	r3, r0
 801098c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010990:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010994:	2b00      	cmp	r3, #0
 8010996:	d11a      	bne.n	80109ce <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8010998:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801099c:	b25b      	sxtb	r3, r3
 801099e:	2b00      	cmp	r3, #0
 80109a0:	da03      	bge.n	80109aa <f_open+0x72>
				res = FR_INVALID_NAME;
 80109a2:	2306      	movs	r3, #6
 80109a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80109a8:	e011      	b.n	80109ce <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80109aa:	79fb      	ldrb	r3, [r7, #7]
 80109ac:	f023 0301 	bic.w	r3, r3, #1
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	bf14      	ite	ne
 80109b4:	2301      	movne	r3, #1
 80109b6:	2300      	moveq	r3, #0
 80109b8:	b2db      	uxtb	r3, r3
 80109ba:	461a      	mov	r2, r3
 80109bc:	f107 0314 	add.w	r3, r7, #20
 80109c0:	4611      	mov	r1, r2
 80109c2:	4618      	mov	r0, r3
 80109c4:	f7fe fbd4 	bl	800f170 <chk_lock>
 80109c8:	4603      	mov	r3, r0
 80109ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80109ce:	79fb      	ldrb	r3, [r7, #7]
 80109d0:	f003 031c 	and.w	r3, r3, #28
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d07f      	beq.n	8010ad8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80109d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d017      	beq.n	8010a10 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80109e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80109e4:	2b04      	cmp	r3, #4
 80109e6:	d10e      	bne.n	8010a06 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80109e8:	f7fe fc1e 	bl	800f228 <enq_lock>
 80109ec:	4603      	mov	r3, r0
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d006      	beq.n	8010a00 <f_open+0xc8>
 80109f2:	f107 0314 	add.w	r3, r7, #20
 80109f6:	4618      	mov	r0, r3
 80109f8:	f7ff fb03 	bl	8010002 <dir_register>
 80109fc:	4603      	mov	r3, r0
 80109fe:	e000      	b.n	8010a02 <f_open+0xca>
 8010a00:	2312      	movs	r3, #18
 8010a02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010a06:	79fb      	ldrb	r3, [r7, #7]
 8010a08:	f043 0308 	orr.w	r3, r3, #8
 8010a0c:	71fb      	strb	r3, [r7, #7]
 8010a0e:	e010      	b.n	8010a32 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010a10:	7ebb      	ldrb	r3, [r7, #26]
 8010a12:	f003 0311 	and.w	r3, r3, #17
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d003      	beq.n	8010a22 <f_open+0xea>
					res = FR_DENIED;
 8010a1a:	2307      	movs	r3, #7
 8010a1c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010a20:	e007      	b.n	8010a32 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8010a22:	79fb      	ldrb	r3, [r7, #7]
 8010a24:	f003 0304 	and.w	r3, r3, #4
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d002      	beq.n	8010a32 <f_open+0xfa>
 8010a2c:	2308      	movs	r3, #8
 8010a2e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010a32:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d168      	bne.n	8010b0c <f_open+0x1d4>
 8010a3a:	79fb      	ldrb	r3, [r7, #7]
 8010a3c:	f003 0308 	and.w	r3, r3, #8
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d063      	beq.n	8010b0c <f_open+0x1d4>
				dw = GET_FATTIME();
 8010a44:	f7fd ffb4 	bl	800e9b0 <get_fattime>
 8010a48:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010a4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a4c:	330e      	adds	r3, #14
 8010a4e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010a50:	4618      	mov	r0, r3
 8010a52:	f7fe fae3 	bl	800f01c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a58:	3316      	adds	r3, #22
 8010a5a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010a5c:	4618      	mov	r0, r3
 8010a5e:	f7fe fadd 	bl	800f01c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010a62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a64:	330b      	adds	r3, #11
 8010a66:	2220      	movs	r2, #32
 8010a68:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8010a6a:	693b      	ldr	r3, [r7, #16]
 8010a6c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010a6e:	4611      	mov	r1, r2
 8010a70:	4618      	mov	r0, r3
 8010a72:	f7ff fa32 	bl	800feda <ld_clust>
 8010a76:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8010a78:	693b      	ldr	r3, [r7, #16]
 8010a7a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010a7c:	2200      	movs	r2, #0
 8010a7e:	4618      	mov	r0, r3
 8010a80:	f7ff fa4a 	bl	800ff18 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a86:	331c      	adds	r3, #28
 8010a88:	2100      	movs	r1, #0
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	f7fe fac6 	bl	800f01c <st_dword>
					fs->wflag = 1;
 8010a90:	693b      	ldr	r3, [r7, #16]
 8010a92:	2201      	movs	r2, #1
 8010a94:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8010a96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d037      	beq.n	8010b0c <f_open+0x1d4>
						dw = fs->winsect;
 8010a9c:	693b      	ldr	r3, [r7, #16]
 8010a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010aa0:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8010aa2:	f107 0314 	add.w	r3, r7, #20
 8010aa6:	2200      	movs	r2, #0
 8010aa8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8010aaa:	4618      	mov	r0, r3
 8010aac:	f7fe ff5d 	bl	800f96a <remove_chain>
 8010ab0:	4603      	mov	r3, r0
 8010ab2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8010ab6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d126      	bne.n	8010b0c <f_open+0x1d4>
							res = move_window(fs, dw);
 8010abe:	693b      	ldr	r3, [r7, #16]
 8010ac0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	f7fe fd04 	bl	800f4d0 <move_window>
 8010ac8:	4603      	mov	r3, r0
 8010aca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010ace:	693b      	ldr	r3, [r7, #16]
 8010ad0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010ad2:	3a01      	subs	r2, #1
 8010ad4:	60da      	str	r2, [r3, #12]
 8010ad6:	e019      	b.n	8010b0c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8010ad8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d115      	bne.n	8010b0c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8010ae0:	7ebb      	ldrb	r3, [r7, #26]
 8010ae2:	f003 0310 	and.w	r3, r3, #16
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d003      	beq.n	8010af2 <f_open+0x1ba>
					res = FR_NO_FILE;
 8010aea:	2304      	movs	r3, #4
 8010aec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010af0:	e00c      	b.n	8010b0c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8010af2:	79fb      	ldrb	r3, [r7, #7]
 8010af4:	f003 0302 	and.w	r3, r3, #2
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d007      	beq.n	8010b0c <f_open+0x1d4>
 8010afc:	7ebb      	ldrb	r3, [r7, #26]
 8010afe:	f003 0301 	and.w	r3, r3, #1
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d002      	beq.n	8010b0c <f_open+0x1d4>
						res = FR_DENIED;
 8010b06:	2307      	movs	r3, #7
 8010b08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8010b0c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d128      	bne.n	8010b66 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010b14:	79fb      	ldrb	r3, [r7, #7]
 8010b16:	f003 0308 	and.w	r3, r3, #8
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d003      	beq.n	8010b26 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8010b1e:	79fb      	ldrb	r3, [r7, #7]
 8010b20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b24:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8010b26:	693b      	ldr	r3, [r7, #16]
 8010b28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8010b2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010b30:	68fb      	ldr	r3, [r7, #12]
 8010b32:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010b34:	79fb      	ldrb	r3, [r7, #7]
 8010b36:	f023 0301 	bic.w	r3, r3, #1
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	bf14      	ite	ne
 8010b3e:	2301      	movne	r3, #1
 8010b40:	2300      	moveq	r3, #0
 8010b42:	b2db      	uxtb	r3, r3
 8010b44:	461a      	mov	r2, r3
 8010b46:	f107 0314 	add.w	r3, r7, #20
 8010b4a:	4611      	mov	r1, r2
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	f7fe fb8d 	bl	800f26c <inc_lock>
 8010b52:	4602      	mov	r2, r0
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	691b      	ldr	r3, [r3, #16]
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d102      	bne.n	8010b66 <f_open+0x22e>
 8010b60:	2302      	movs	r3, #2
 8010b62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8010b66:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	f040 8095 	bne.w	8010c9a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010b70:	693b      	ldr	r3, [r7, #16]
 8010b72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010b74:	4611      	mov	r1, r2
 8010b76:	4618      	mov	r0, r3
 8010b78:	f7ff f9af 	bl	800feda <ld_clust>
 8010b7c:	4602      	mov	r2, r0
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010b82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b84:	331c      	adds	r3, #28
 8010b86:	4618      	mov	r0, r3
 8010b88:	f7fe fa0a 	bl	800efa0 <ld_dword>
 8010b8c:	4602      	mov	r2, r0
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	2200      	movs	r2, #0
 8010b96:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8010b98:	693a      	ldr	r2, [r7, #16]
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8010b9e:	693b      	ldr	r3, [r7, #16]
 8010ba0:	88da      	ldrh	r2, [r3, #6]
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	79fa      	ldrb	r2, [r7, #7]
 8010baa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	2200      	movs	r2, #0
 8010bb0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	2200      	movs	r2, #0
 8010bb6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	2200      	movs	r2, #0
 8010bbc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8010bbe:	68fb      	ldr	r3, [r7, #12]
 8010bc0:	3330      	adds	r3, #48	; 0x30
 8010bc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010bc6:	2100      	movs	r1, #0
 8010bc8:	4618      	mov	r0, r3
 8010bca:	f7fe fa74 	bl	800f0b6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8010bce:	79fb      	ldrb	r3, [r7, #7]
 8010bd0:	f003 0320 	and.w	r3, r3, #32
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d060      	beq.n	8010c9a <f_open+0x362>
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	68db      	ldr	r3, [r3, #12]
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d05c      	beq.n	8010c9a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8010be0:	68fb      	ldr	r3, [r7, #12]
 8010be2:	68da      	ldr	r2, [r3, #12]
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8010be8:	693b      	ldr	r3, [r7, #16]
 8010bea:	895b      	ldrh	r3, [r3, #10]
 8010bec:	025b      	lsls	r3, r3, #9
 8010bee:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	689b      	ldr	r3, [r3, #8]
 8010bf4:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	68db      	ldr	r3, [r3, #12]
 8010bfa:	657b      	str	r3, [r7, #84]	; 0x54
 8010bfc:	e016      	b.n	8010c2c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010c02:	4618      	mov	r0, r3
 8010c04:	f7fe fd1f 	bl	800f646 <get_fat>
 8010c08:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8010c0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010c0c:	2b01      	cmp	r3, #1
 8010c0e:	d802      	bhi.n	8010c16 <f_open+0x2de>
 8010c10:	2302      	movs	r3, #2
 8010c12:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8010c16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c1c:	d102      	bne.n	8010c24 <f_open+0x2ec>
 8010c1e:	2301      	movs	r3, #1
 8010c20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010c24:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010c26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010c28:	1ad3      	subs	r3, r2, r3
 8010c2a:	657b      	str	r3, [r7, #84]	; 0x54
 8010c2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d103      	bne.n	8010c3c <f_open+0x304>
 8010c34:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010c38:	429a      	cmp	r2, r3
 8010c3a:	d8e0      	bhi.n	8010bfe <f_open+0x2c6>
				}
				fp->clust = clst;
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010c40:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8010c42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d127      	bne.n	8010c9a <f_open+0x362>
 8010c4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010c4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d022      	beq.n	8010c9a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8010c54:	693b      	ldr	r3, [r7, #16]
 8010c56:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010c58:	4618      	mov	r0, r3
 8010c5a:	f7fe fcd5 	bl	800f608 <clust2sect>
 8010c5e:	6478      	str	r0, [r7, #68]	; 0x44
 8010c60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d103      	bne.n	8010c6e <f_open+0x336>
						res = FR_INT_ERR;
 8010c66:	2302      	movs	r3, #2
 8010c68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010c6c:	e015      	b.n	8010c9a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8010c6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010c70:	0a5a      	lsrs	r2, r3, #9
 8010c72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010c74:	441a      	add	r2, r3
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8010c7a:	693b      	ldr	r3, [r7, #16]
 8010c7c:	7858      	ldrb	r0, [r3, #1]
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010c84:	68fb      	ldr	r3, [r7, #12]
 8010c86:	6a1a      	ldr	r2, [r3, #32]
 8010c88:	2301      	movs	r3, #1
 8010c8a:	f7fe f913 	bl	800eeb4 <disk_read>
 8010c8e:	4603      	mov	r3, r0
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d002      	beq.n	8010c9a <f_open+0x362>
 8010c94:	2301      	movs	r3, #1
 8010c96:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8010c9a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d002      	beq.n	8010ca8 <f_open+0x370>
 8010ca2:	68fb      	ldr	r3, [r7, #12]
 8010ca4:	2200      	movs	r2, #0
 8010ca6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010ca8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8010cac:	4618      	mov	r0, r3
 8010cae:	3760      	adds	r7, #96	; 0x60
 8010cb0:	46bd      	mov	sp, r7
 8010cb2:	bd80      	pop	{r7, pc}

08010cb4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b08c      	sub	sp, #48	; 0x30
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	60f8      	str	r0, [r7, #12]
 8010cbc:	60b9      	str	r1, [r7, #8]
 8010cbe:	607a      	str	r2, [r7, #4]
 8010cc0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010cc2:	68bb      	ldr	r3, [r7, #8]
 8010cc4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8010cc6:	683b      	ldr	r3, [r7, #0]
 8010cc8:	2200      	movs	r2, #0
 8010cca:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	f107 0210 	add.w	r2, r7, #16
 8010cd2:	4611      	mov	r1, r2
 8010cd4:	4618      	mov	r0, r3
 8010cd6:	f7ff fdb3 	bl	8010840 <validate>
 8010cda:	4603      	mov	r3, r0
 8010cdc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010ce0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d107      	bne.n	8010cf8 <f_write+0x44>
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	7d5b      	ldrb	r3, [r3, #21]
 8010cec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8010cf0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d002      	beq.n	8010cfe <f_write+0x4a>
 8010cf8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010cfc:	e14b      	b.n	8010f96 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	7d1b      	ldrb	r3, [r3, #20]
 8010d02:	f003 0302 	and.w	r3, r3, #2
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d101      	bne.n	8010d0e <f_write+0x5a>
 8010d0a:	2307      	movs	r3, #7
 8010d0c:	e143      	b.n	8010f96 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010d0e:	68fb      	ldr	r3, [r7, #12]
 8010d10:	699a      	ldr	r2, [r3, #24]
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	441a      	add	r2, r3
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	699b      	ldr	r3, [r3, #24]
 8010d1a:	429a      	cmp	r2, r3
 8010d1c:	f080 812d 	bcs.w	8010f7a <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	699b      	ldr	r3, [r3, #24]
 8010d24:	43db      	mvns	r3, r3
 8010d26:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8010d28:	e127      	b.n	8010f7a <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	699b      	ldr	r3, [r3, #24]
 8010d2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	f040 80e3 	bne.w	8010efe <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	699b      	ldr	r3, [r3, #24]
 8010d3c:	0a5b      	lsrs	r3, r3, #9
 8010d3e:	693a      	ldr	r2, [r7, #16]
 8010d40:	8952      	ldrh	r2, [r2, #10]
 8010d42:	3a01      	subs	r2, #1
 8010d44:	4013      	ands	r3, r2
 8010d46:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8010d48:	69bb      	ldr	r3, [r7, #24]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d143      	bne.n	8010dd6 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	699b      	ldr	r3, [r3, #24]
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d10c      	bne.n	8010d70 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	689b      	ldr	r3, [r3, #8]
 8010d5a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8010d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d11a      	bne.n	8010d98 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	2100      	movs	r1, #0
 8010d66:	4618      	mov	r0, r3
 8010d68:	f7fe fe64 	bl	800fa34 <create_chain>
 8010d6c:	62b8      	str	r0, [r7, #40]	; 0x28
 8010d6e:	e013      	b.n	8010d98 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d007      	beq.n	8010d88 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	699b      	ldr	r3, [r3, #24]
 8010d7c:	4619      	mov	r1, r3
 8010d7e:	68f8      	ldr	r0, [r7, #12]
 8010d80:	f7fe fef0 	bl	800fb64 <clmt_clust>
 8010d84:	62b8      	str	r0, [r7, #40]	; 0x28
 8010d86:	e007      	b.n	8010d98 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8010d88:	68fa      	ldr	r2, [r7, #12]
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	69db      	ldr	r3, [r3, #28]
 8010d8e:	4619      	mov	r1, r3
 8010d90:	4610      	mov	r0, r2
 8010d92:	f7fe fe4f 	bl	800fa34 <create_chain>
 8010d96:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	f000 80f2 	beq.w	8010f84 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010da2:	2b01      	cmp	r3, #1
 8010da4:	d104      	bne.n	8010db0 <f_write+0xfc>
 8010da6:	68fb      	ldr	r3, [r7, #12]
 8010da8:	2202      	movs	r2, #2
 8010daa:	755a      	strb	r2, [r3, #21]
 8010dac:	2302      	movs	r3, #2
 8010dae:	e0f2      	b.n	8010f96 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010db6:	d104      	bne.n	8010dc2 <f_write+0x10e>
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	2201      	movs	r2, #1
 8010dbc:	755a      	strb	r2, [r3, #21]
 8010dbe:	2301      	movs	r3, #1
 8010dc0:	e0e9      	b.n	8010f96 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010dc6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8010dc8:	68fb      	ldr	r3, [r7, #12]
 8010dca:	689b      	ldr	r3, [r3, #8]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d102      	bne.n	8010dd6 <f_write+0x122>
 8010dd0:	68fb      	ldr	r3, [r7, #12]
 8010dd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010dd4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010dd6:	68fb      	ldr	r3, [r7, #12]
 8010dd8:	7d1b      	ldrb	r3, [r3, #20]
 8010dda:	b25b      	sxtb	r3, r3
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	da18      	bge.n	8010e12 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010de0:	693b      	ldr	r3, [r7, #16]
 8010de2:	7858      	ldrb	r0, [r3, #1]
 8010de4:	68fb      	ldr	r3, [r7, #12]
 8010de6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010dea:	68fb      	ldr	r3, [r7, #12]
 8010dec:	6a1a      	ldr	r2, [r3, #32]
 8010dee:	2301      	movs	r3, #1
 8010df0:	f7fe f880 	bl	800eef4 <disk_write>
 8010df4:	4603      	mov	r3, r0
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d004      	beq.n	8010e04 <f_write+0x150>
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	2201      	movs	r2, #1
 8010dfe:	755a      	strb	r2, [r3, #21]
 8010e00:	2301      	movs	r3, #1
 8010e02:	e0c8      	b.n	8010f96 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	7d1b      	ldrb	r3, [r3, #20]
 8010e08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010e0c:	b2da      	uxtb	r2, r3
 8010e0e:	68fb      	ldr	r3, [r7, #12]
 8010e10:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010e12:	693a      	ldr	r2, [r7, #16]
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	69db      	ldr	r3, [r3, #28]
 8010e18:	4619      	mov	r1, r3
 8010e1a:	4610      	mov	r0, r2
 8010e1c:	f7fe fbf4 	bl	800f608 <clust2sect>
 8010e20:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010e22:	697b      	ldr	r3, [r7, #20]
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d104      	bne.n	8010e32 <f_write+0x17e>
 8010e28:	68fb      	ldr	r3, [r7, #12]
 8010e2a:	2202      	movs	r2, #2
 8010e2c:	755a      	strb	r2, [r3, #21]
 8010e2e:	2302      	movs	r3, #2
 8010e30:	e0b1      	b.n	8010f96 <f_write+0x2e2>
			sect += csect;
 8010e32:	697a      	ldr	r2, [r7, #20]
 8010e34:	69bb      	ldr	r3, [r7, #24]
 8010e36:	4413      	add	r3, r2
 8010e38:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	0a5b      	lsrs	r3, r3, #9
 8010e3e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010e40:	6a3b      	ldr	r3, [r7, #32]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d03c      	beq.n	8010ec0 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010e46:	69ba      	ldr	r2, [r7, #24]
 8010e48:	6a3b      	ldr	r3, [r7, #32]
 8010e4a:	4413      	add	r3, r2
 8010e4c:	693a      	ldr	r2, [r7, #16]
 8010e4e:	8952      	ldrh	r2, [r2, #10]
 8010e50:	4293      	cmp	r3, r2
 8010e52:	d905      	bls.n	8010e60 <f_write+0x1ac>
					cc = fs->csize - csect;
 8010e54:	693b      	ldr	r3, [r7, #16]
 8010e56:	895b      	ldrh	r3, [r3, #10]
 8010e58:	461a      	mov	r2, r3
 8010e5a:	69bb      	ldr	r3, [r7, #24]
 8010e5c:	1ad3      	subs	r3, r2, r3
 8010e5e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010e60:	693b      	ldr	r3, [r7, #16]
 8010e62:	7858      	ldrb	r0, [r3, #1]
 8010e64:	6a3b      	ldr	r3, [r7, #32]
 8010e66:	697a      	ldr	r2, [r7, #20]
 8010e68:	69f9      	ldr	r1, [r7, #28]
 8010e6a:	f7fe f843 	bl	800eef4 <disk_write>
 8010e6e:	4603      	mov	r3, r0
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d004      	beq.n	8010e7e <f_write+0x1ca>
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	2201      	movs	r2, #1
 8010e78:	755a      	strb	r2, [r3, #21]
 8010e7a:	2301      	movs	r3, #1
 8010e7c:	e08b      	b.n	8010f96 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	6a1a      	ldr	r2, [r3, #32]
 8010e82:	697b      	ldr	r3, [r7, #20]
 8010e84:	1ad3      	subs	r3, r2, r3
 8010e86:	6a3a      	ldr	r2, [r7, #32]
 8010e88:	429a      	cmp	r2, r3
 8010e8a:	d915      	bls.n	8010eb8 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010e8c:	68fb      	ldr	r3, [r7, #12]
 8010e8e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8010e92:	68fb      	ldr	r3, [r7, #12]
 8010e94:	6a1a      	ldr	r2, [r3, #32]
 8010e96:	697b      	ldr	r3, [r7, #20]
 8010e98:	1ad3      	subs	r3, r2, r3
 8010e9a:	025b      	lsls	r3, r3, #9
 8010e9c:	69fa      	ldr	r2, [r7, #28]
 8010e9e:	4413      	add	r3, r2
 8010ea0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010ea4:	4619      	mov	r1, r3
 8010ea6:	f7fe f8e5 	bl	800f074 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	7d1b      	ldrb	r3, [r3, #20]
 8010eae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010eb2:	b2da      	uxtb	r2, r3
 8010eb4:	68fb      	ldr	r3, [r7, #12]
 8010eb6:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010eb8:	6a3b      	ldr	r3, [r7, #32]
 8010eba:	025b      	lsls	r3, r3, #9
 8010ebc:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8010ebe:	e03f      	b.n	8010f40 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	6a1b      	ldr	r3, [r3, #32]
 8010ec4:	697a      	ldr	r2, [r7, #20]
 8010ec6:	429a      	cmp	r2, r3
 8010ec8:	d016      	beq.n	8010ef8 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	699a      	ldr	r2, [r3, #24]
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010ed2:	429a      	cmp	r2, r3
 8010ed4:	d210      	bcs.n	8010ef8 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010ed6:	693b      	ldr	r3, [r7, #16]
 8010ed8:	7858      	ldrb	r0, [r3, #1]
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010ee0:	2301      	movs	r3, #1
 8010ee2:	697a      	ldr	r2, [r7, #20]
 8010ee4:	f7fd ffe6 	bl	800eeb4 <disk_read>
 8010ee8:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d004      	beq.n	8010ef8 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	2201      	movs	r2, #1
 8010ef2:	755a      	strb	r2, [r3, #21]
 8010ef4:	2301      	movs	r3, #1
 8010ef6:	e04e      	b.n	8010f96 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	697a      	ldr	r2, [r7, #20]
 8010efc:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010efe:	68fb      	ldr	r3, [r7, #12]
 8010f00:	699b      	ldr	r3, [r3, #24]
 8010f02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f06:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010f0a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010f0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	429a      	cmp	r2, r3
 8010f12:	d901      	bls.n	8010f18 <f_write+0x264>
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010f18:	68fb      	ldr	r3, [r7, #12]
 8010f1a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010f1e:	68fb      	ldr	r3, [r7, #12]
 8010f20:	699b      	ldr	r3, [r3, #24]
 8010f22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f26:	4413      	add	r3, r2
 8010f28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010f2a:	69f9      	ldr	r1, [r7, #28]
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	f7fe f8a1 	bl	800f074 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	7d1b      	ldrb	r3, [r3, #20]
 8010f36:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010f3a:	b2da      	uxtb	r2, r3
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010f40:	69fa      	ldr	r2, [r7, #28]
 8010f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f44:	4413      	add	r3, r2
 8010f46:	61fb      	str	r3, [r7, #28]
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	699a      	ldr	r2, [r3, #24]
 8010f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f4e:	441a      	add	r2, r3
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	619a      	str	r2, [r3, #24]
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	68da      	ldr	r2, [r3, #12]
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	699b      	ldr	r3, [r3, #24]
 8010f5c:	429a      	cmp	r2, r3
 8010f5e:	bf38      	it	cc
 8010f60:	461a      	movcc	r2, r3
 8010f62:	68fb      	ldr	r3, [r7, #12]
 8010f64:	60da      	str	r2, [r3, #12]
 8010f66:	683b      	ldr	r3, [r7, #0]
 8010f68:	681a      	ldr	r2, [r3, #0]
 8010f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f6c:	441a      	add	r2, r3
 8010f6e:	683b      	ldr	r3, [r7, #0]
 8010f70:	601a      	str	r2, [r3, #0]
 8010f72:	687a      	ldr	r2, [r7, #4]
 8010f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f76:	1ad3      	subs	r3, r2, r3
 8010f78:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	f47f aed4 	bne.w	8010d2a <f_write+0x76>
 8010f82:	e000      	b.n	8010f86 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010f84:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	7d1b      	ldrb	r3, [r3, #20]
 8010f8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f8e:	b2da      	uxtb	r2, r3
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010f94:	2300      	movs	r3, #0
}
 8010f96:	4618      	mov	r0, r3
 8010f98:	3730      	adds	r7, #48	; 0x30
 8010f9a:	46bd      	mov	sp, r7
 8010f9c:	bd80      	pop	{r7, pc}

08010f9e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010f9e:	b580      	push	{r7, lr}
 8010fa0:	b086      	sub	sp, #24
 8010fa2:	af00      	add	r7, sp, #0
 8010fa4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	f107 0208 	add.w	r2, r7, #8
 8010fac:	4611      	mov	r1, r2
 8010fae:	4618      	mov	r0, r3
 8010fb0:	f7ff fc46 	bl	8010840 <validate>
 8010fb4:	4603      	mov	r3, r0
 8010fb6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010fb8:	7dfb      	ldrb	r3, [r7, #23]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d168      	bne.n	8011090 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	7d1b      	ldrb	r3, [r3, #20]
 8010fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d062      	beq.n	8011090 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	7d1b      	ldrb	r3, [r3, #20]
 8010fce:	b25b      	sxtb	r3, r3
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	da15      	bge.n	8011000 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010fd4:	68bb      	ldr	r3, [r7, #8]
 8010fd6:	7858      	ldrb	r0, [r3, #1]
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	6a1a      	ldr	r2, [r3, #32]
 8010fe2:	2301      	movs	r3, #1
 8010fe4:	f7fd ff86 	bl	800eef4 <disk_write>
 8010fe8:	4603      	mov	r3, r0
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d001      	beq.n	8010ff2 <f_sync+0x54>
 8010fee:	2301      	movs	r3, #1
 8010ff0:	e04f      	b.n	8011092 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	7d1b      	ldrb	r3, [r3, #20]
 8010ff6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010ffa:	b2da      	uxtb	r2, r3
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8011000:	f7fd fcd6 	bl	800e9b0 <get_fattime>
 8011004:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8011006:	68ba      	ldr	r2, [r7, #8]
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801100c:	4619      	mov	r1, r3
 801100e:	4610      	mov	r0, r2
 8011010:	f7fe fa5e 	bl	800f4d0 <move_window>
 8011014:	4603      	mov	r3, r0
 8011016:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8011018:	7dfb      	ldrb	r3, [r7, #23]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d138      	bne.n	8011090 <f_sync+0xf2>
					dir = fp->dir_ptr;
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011022:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	330b      	adds	r3, #11
 8011028:	781a      	ldrb	r2, [r3, #0]
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	330b      	adds	r3, #11
 801102e:	f042 0220 	orr.w	r2, r2, #32
 8011032:	b2d2      	uxtb	r2, r2
 8011034:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	6818      	ldr	r0, [r3, #0]
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	689b      	ldr	r3, [r3, #8]
 801103e:	461a      	mov	r2, r3
 8011040:	68f9      	ldr	r1, [r7, #12]
 8011042:	f7fe ff69 	bl	800ff18 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8011046:	68fb      	ldr	r3, [r7, #12]
 8011048:	f103 021c 	add.w	r2, r3, #28
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	68db      	ldr	r3, [r3, #12]
 8011050:	4619      	mov	r1, r3
 8011052:	4610      	mov	r0, r2
 8011054:	f7fd ffe2 	bl	800f01c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8011058:	68fb      	ldr	r3, [r7, #12]
 801105a:	3316      	adds	r3, #22
 801105c:	6939      	ldr	r1, [r7, #16]
 801105e:	4618      	mov	r0, r3
 8011060:	f7fd ffdc 	bl	800f01c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	3312      	adds	r3, #18
 8011068:	2100      	movs	r1, #0
 801106a:	4618      	mov	r0, r3
 801106c:	f7fd ffbb 	bl	800efe6 <st_word>
					fs->wflag = 1;
 8011070:	68bb      	ldr	r3, [r7, #8]
 8011072:	2201      	movs	r2, #1
 8011074:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8011076:	68bb      	ldr	r3, [r7, #8]
 8011078:	4618      	mov	r0, r3
 801107a:	f7fe fa57 	bl	800f52c <sync_fs>
 801107e:	4603      	mov	r3, r0
 8011080:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8011082:	687b      	ldr	r3, [r7, #4]
 8011084:	7d1b      	ldrb	r3, [r3, #20]
 8011086:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801108a:	b2da      	uxtb	r2, r3
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011090:	7dfb      	ldrb	r3, [r7, #23]
}
 8011092:	4618      	mov	r0, r3
 8011094:	3718      	adds	r7, #24
 8011096:	46bd      	mov	sp, r7
 8011098:	bd80      	pop	{r7, pc}

0801109a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801109a:	b580      	push	{r7, lr}
 801109c:	b084      	sub	sp, #16
 801109e:	af00      	add	r7, sp, #0
 80110a0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80110a2:	6878      	ldr	r0, [r7, #4]
 80110a4:	f7ff ff7b 	bl	8010f9e <f_sync>
 80110a8:	4603      	mov	r3, r0
 80110aa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80110ac:	7bfb      	ldrb	r3, [r7, #15]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d118      	bne.n	80110e4 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	f107 0208 	add.w	r2, r7, #8
 80110b8:	4611      	mov	r1, r2
 80110ba:	4618      	mov	r0, r3
 80110bc:	f7ff fbc0 	bl	8010840 <validate>
 80110c0:	4603      	mov	r3, r0
 80110c2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80110c4:	7bfb      	ldrb	r3, [r7, #15]
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d10c      	bne.n	80110e4 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	691b      	ldr	r3, [r3, #16]
 80110ce:	4618      	mov	r0, r3
 80110d0:	f7fe f95a 	bl	800f388 <dec_lock>
 80110d4:	4603      	mov	r3, r0
 80110d6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80110d8:	7bfb      	ldrb	r3, [r7, #15]
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d102      	bne.n	80110e4 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	2200      	movs	r2, #0
 80110e2:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80110e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80110e6:	4618      	mov	r0, r3
 80110e8:	3710      	adds	r7, #16
 80110ea:	46bd      	mov	sp, r7
 80110ec:	bd80      	pop	{r7, pc}
	...

080110f0 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 80110f0:	b590      	push	{r4, r7, lr}
 80110f2:	b09d      	sub	sp, #116	; 0x74
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	60f8      	str	r0, [r7, #12]
 80110f8:	607a      	str	r2, [r7, #4]
 80110fa:	603b      	str	r3, [r7, #0]
 80110fc:	460b      	mov	r3, r1
 80110fe:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 8011100:	2301      	movs	r3, #1
 8011102:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 8011104:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011108:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 801110a:	f107 030c 	add.w	r3, r7, #12
 801110e:	4618      	mov	r0, r3
 8011110:	f7ff f8af 	bl	8010272 <get_ldnumber>
 8011114:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8011116:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011118:	2b00      	cmp	r3, #0
 801111a:	da02      	bge.n	8011122 <f_mkfs+0x32>
 801111c:	230b      	movs	r3, #11
 801111e:	f000 bc0d 	b.w	801193c <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 8011122:	4a94      	ldr	r2, [pc, #592]	; (8011374 <f_mkfs+0x284>)
 8011124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011126:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d005      	beq.n	801113a <f_mkfs+0x4a>
 801112e:	4a91      	ldr	r2, [pc, #580]	; (8011374 <f_mkfs+0x284>)
 8011130:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011136:	2200      	movs	r2, #0
 8011138:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 801113a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801113c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 8011140:	2300      	movs	r3, #0
 8011142:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 8011146:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801114a:	4618      	mov	r0, r3
 801114c:	f7fd fe8c 	bl	800ee68 <disk_initialize>
 8011150:	4603      	mov	r3, r0
 8011152:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8011156:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 801115a:	f003 0301 	and.w	r3, r3, #1
 801115e:	2b00      	cmp	r3, #0
 8011160:	d001      	beq.n	8011166 <f_mkfs+0x76>
 8011162:	2303      	movs	r3, #3
 8011164:	e3ea      	b.n	801193c <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8011166:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 801116a:	f003 0304 	and.w	r3, r3, #4
 801116e:	2b00      	cmp	r3, #0
 8011170:	d001      	beq.n	8011176 <f_mkfs+0x86>
 8011172:	230a      	movs	r3, #10
 8011174:	e3e2      	b.n	801193c <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 8011176:	f107 0214 	add.w	r2, r7, #20
 801117a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801117e:	2103      	movs	r1, #3
 8011180:	4618      	mov	r0, r3
 8011182:	f7fd fed7 	bl	800ef34 <disk_ioctl>
 8011186:	4603      	mov	r3, r0
 8011188:	2b00      	cmp	r3, #0
 801118a:	d10c      	bne.n	80111a6 <f_mkfs+0xb6>
 801118c:	697b      	ldr	r3, [r7, #20]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d009      	beq.n	80111a6 <f_mkfs+0xb6>
 8011192:	697b      	ldr	r3, [r7, #20]
 8011194:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011198:	d805      	bhi.n	80111a6 <f_mkfs+0xb6>
 801119a:	697b      	ldr	r3, [r7, #20]
 801119c:	1e5a      	subs	r2, r3, #1
 801119e:	697b      	ldr	r3, [r7, #20]
 80111a0:	4013      	ands	r3, r2
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d001      	beq.n	80111aa <f_mkfs+0xba>
 80111a6:	2301      	movs	r3, #1
 80111a8:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 80111aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80111ae:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d003      	beq.n	80111be <f_mkfs+0xce>
 80111b6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80111b8:	687a      	ldr	r2, [r7, #4]
 80111ba:	429a      	cmp	r2, r3
 80111bc:	d309      	bcc.n	80111d2 <f_mkfs+0xe2>
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80111c4:	d805      	bhi.n	80111d2 <f_mkfs+0xe2>
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	1e5a      	subs	r2, r3, #1
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	4013      	ands	r3, r2
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d001      	beq.n	80111d6 <f_mkfs+0xe6>
 80111d2:	2313      	movs	r3, #19
 80111d4:	e3b2      	b.n	801193c <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 80111d6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80111d8:	687a      	ldr	r2, [r7, #4]
 80111da:	fbb2 f3f3 	udiv	r3, r2, r3
 80111de:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 80111e0:	683b      	ldr	r3, [r7, #0]
 80111e2:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 80111e4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80111e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80111ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80111ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 80111f0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80111f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111f4:	fb02 f303 	mul.w	r3, r2, r3
 80111f8:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 80111fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d101      	bne.n	8011204 <f_mkfs+0x114>
 8011200:	230e      	movs	r3, #14
 8011202:	e39b      	b.n	801193c <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8011204:	f107 0210 	add.w	r2, r7, #16
 8011208:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801120c:	2101      	movs	r1, #1
 801120e:	4618      	mov	r0, r3
 8011210:	f7fd fe90 	bl	800ef34 <disk_ioctl>
 8011214:	4603      	mov	r3, r0
 8011216:	2b00      	cmp	r3, #0
 8011218:	d001      	beq.n	801121e <f_mkfs+0x12e>
 801121a:	2301      	movs	r3, #1
 801121c:	e38e      	b.n	801193c <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 801121e:	7afb      	ldrb	r3, [r7, #11]
 8011220:	f003 0308 	and.w	r3, r3, #8
 8011224:	2b00      	cmp	r3, #0
 8011226:	d001      	beq.n	801122c <f_mkfs+0x13c>
 8011228:	2300      	movs	r3, #0
 801122a:	e000      	b.n	801122e <f_mkfs+0x13e>
 801122c:	233f      	movs	r3, #63	; 0x3f
 801122e:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 8011230:	693b      	ldr	r3, [r7, #16]
 8011232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011234:	429a      	cmp	r2, r3
 8011236:	d901      	bls.n	801123c <f_mkfs+0x14c>
 8011238:	230e      	movs	r3, #14
 801123a:	e37f      	b.n	801193c <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 801123c:	693a      	ldr	r2, [r7, #16]
 801123e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011240:	1ad3      	subs	r3, r2, r3
 8011242:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 8011244:	693b      	ldr	r3, [r7, #16]
 8011246:	2b7f      	cmp	r3, #127	; 0x7f
 8011248:	d801      	bhi.n	801124e <f_mkfs+0x15e>
 801124a:	230e      	movs	r3, #14
 801124c:	e376      	b.n	801193c <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	2b80      	cmp	r3, #128	; 0x80
 8011252:	d901      	bls.n	8011258 <f_mkfs+0x168>
 8011254:	2313      	movs	r3, #19
 8011256:	e371      	b.n	801193c <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 8011258:	7afb      	ldrb	r3, [r7, #11]
 801125a:	f003 0302 	and.w	r3, r3, #2
 801125e:	2b00      	cmp	r3, #0
 8011260:	d00d      	beq.n	801127e <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 8011262:	7afb      	ldrb	r3, [r7, #11]
 8011264:	f003 0307 	and.w	r3, r3, #7
 8011268:	2b02      	cmp	r3, #2
 801126a:	d004      	beq.n	8011276 <f_mkfs+0x186>
 801126c:	7afb      	ldrb	r3, [r7, #11]
 801126e:	f003 0301 	and.w	r3, r3, #1
 8011272:	2b00      	cmp	r3, #0
 8011274:	d103      	bne.n	801127e <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 8011276:	2303      	movs	r3, #3
 8011278:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 801127c:	e009      	b.n	8011292 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 801127e:	7afb      	ldrb	r3, [r7, #11]
 8011280:	f003 0301 	and.w	r3, r3, #1
 8011284:	2b00      	cmp	r3, #0
 8011286:	d101      	bne.n	801128c <f_mkfs+0x19c>
 8011288:	2313      	movs	r3, #19
 801128a:	e357      	b.n	801193c <f_mkfs+0x84c>
		fmt = FS_FAT16;
 801128c:	2302      	movs	r3, #2
 801128e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	653b      	str	r3, [r7, #80]	; 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 8011296:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801129a:	2b03      	cmp	r3, #3
 801129c:	d13c      	bne.n	8011318 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 801129e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d11b      	bne.n	80112dc <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 80112a4:	693b      	ldr	r3, [r7, #16]
 80112a6:	0c5b      	lsrs	r3, r3, #17
 80112a8:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 80112aa:	2300      	movs	r3, #0
 80112ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80112ae:	2301      	movs	r3, #1
 80112b0:	653b      	str	r3, [r7, #80]	; 0x50
 80112b2:	e005      	b.n	80112c0 <f_mkfs+0x1d0>
 80112b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80112b6:	3301      	adds	r3, #1
 80112b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80112ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80112bc:	005b      	lsls	r3, r3, #1
 80112be:	653b      	str	r3, [r7, #80]	; 0x50
 80112c0:	4a2d      	ldr	r2, [pc, #180]	; (8011378 <f_mkfs+0x288>)
 80112c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80112c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d007      	beq.n	80112dc <f_mkfs+0x1ec>
 80112cc:	4a2a      	ldr	r2, [pc, #168]	; (8011378 <f_mkfs+0x288>)
 80112ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80112d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80112d4:	461a      	mov	r2, r3
 80112d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80112d8:	4293      	cmp	r3, r2
 80112da:	d2eb      	bcs.n	80112b4 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 80112dc:	693a      	ldr	r2, [r7, #16]
 80112de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80112e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80112e4:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 80112e6:	6a3b      	ldr	r3, [r7, #32]
 80112e8:	3302      	adds	r3, #2
 80112ea:	009a      	lsls	r2, r3, #2
 80112ec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80112ee:	4413      	add	r3, r2
 80112f0:	1e5a      	subs	r2, r3, #1
 80112f2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80112f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80112f8:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 80112fa:	2320      	movs	r3, #32
 80112fc:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = 0;		/* No static directory */
 80112fe:	2300      	movs	r3, #0
 8011300:	66fb      	str	r3, [r7, #108]	; 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 8011302:	6a3b      	ldr	r3, [r7, #32]
 8011304:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8011308:	4293      	cmp	r3, r2
 801130a:	d903      	bls.n	8011314 <f_mkfs+0x224>
 801130c:	6a3b      	ldr	r3, [r7, #32]
 801130e:	4a1b      	ldr	r2, [pc, #108]	; (801137c <f_mkfs+0x28c>)
 8011310:	4293      	cmp	r3, r2
 8011312:	d952      	bls.n	80113ba <f_mkfs+0x2ca>
 8011314:	230e      	movs	r3, #14
 8011316:	e311      	b.n	801193c <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 8011318:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801131a:	2b00      	cmp	r3, #0
 801131c:	d11b      	bne.n	8011356 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 801131e:	693b      	ldr	r3, [r7, #16]
 8011320:	0b1b      	lsrs	r3, r3, #12
 8011322:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8011324:	2300      	movs	r3, #0
 8011326:	64bb      	str	r3, [r7, #72]	; 0x48
 8011328:	2301      	movs	r3, #1
 801132a:	653b      	str	r3, [r7, #80]	; 0x50
 801132c:	e005      	b.n	801133a <f_mkfs+0x24a>
 801132e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011330:	3301      	adds	r3, #1
 8011332:	64bb      	str	r3, [r7, #72]	; 0x48
 8011334:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011336:	005b      	lsls	r3, r3, #1
 8011338:	653b      	str	r3, [r7, #80]	; 0x50
 801133a:	4a11      	ldr	r2, [pc, #68]	; (8011380 <f_mkfs+0x290>)
 801133c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801133e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011342:	2b00      	cmp	r3, #0
 8011344:	d007      	beq.n	8011356 <f_mkfs+0x266>
 8011346:	4a0e      	ldr	r2, [pc, #56]	; (8011380 <f_mkfs+0x290>)
 8011348:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801134a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801134e:	461a      	mov	r2, r3
 8011350:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011352:	4293      	cmp	r3, r2
 8011354:	d2eb      	bcs.n	801132e <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 8011356:	693a      	ldr	r2, [r7, #16]
 8011358:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801135a:	fbb2 f3f3 	udiv	r3, r2, r3
 801135e:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 8011360:	6a3b      	ldr	r3, [r7, #32]
 8011362:	f640 72f5 	movw	r2, #4085	; 0xff5
 8011366:	4293      	cmp	r3, r2
 8011368:	d90c      	bls.n	8011384 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 801136a:	6a3b      	ldr	r3, [r7, #32]
 801136c:	3302      	adds	r3, #2
 801136e:	005b      	lsls	r3, r3, #1
 8011370:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011372:	e012      	b.n	801139a <f_mkfs+0x2aa>
 8011374:	200380ec 	.word	0x200380ec
 8011378:	080d69b0 	.word	0x080d69b0
 801137c:	0ffffff5 	.word	0x0ffffff5
 8011380:	080d69c0 	.word	0x080d69c0
				} else {
					fmt = FS_FAT12;
 8011384:	2301      	movs	r3, #1
 8011386:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 801138a:	6a3a      	ldr	r2, [r7, #32]
 801138c:	4613      	mov	r3, r2
 801138e:	005b      	lsls	r3, r3, #1
 8011390:	4413      	add	r3, r2
 8011392:	3301      	adds	r3, #1
 8011394:	085b      	lsrs	r3, r3, #1
 8011396:	3303      	adds	r3, #3
 8011398:	65fb      	str	r3, [r7, #92]	; 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 801139a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801139c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801139e:	4413      	add	r3, r2
 80113a0:	1e5a      	subs	r2, r3, #1
 80113a2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80113a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80113a8:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 80113aa:	2301      	movs	r3, #1
 80113ac:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 80113ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80113b0:	015a      	lsls	r2, r3, #5
 80113b2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80113b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80113b8:	66fb      	str	r3, [r7, #108]	; 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 80113ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80113bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80113be:	4413      	add	r3, r2
 80113c0:	65bb      	str	r3, [r7, #88]	; 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 80113c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80113c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80113c6:	fb03 f202 	mul.w	r2, r3, r2
 80113ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80113cc:	4413      	add	r3, r2
 80113ce:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80113d0:	4413      	add	r3, r2
 80113d2:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 80113d4:	697a      	ldr	r2, [r7, #20]
 80113d6:	69fb      	ldr	r3, [r7, #28]
 80113d8:	4413      	add	r3, r2
 80113da:	1e5a      	subs	r2, r3, #1
 80113dc:	697b      	ldr	r3, [r7, #20]
 80113de:	425b      	negs	r3, r3
 80113e0:	401a      	ands	r2, r3
 80113e2:	69fb      	ldr	r3, [r7, #28]
 80113e4:	1ad3      	subs	r3, r2, r3
 80113e6:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 80113e8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80113ec:	2b03      	cmp	r3, #3
 80113ee:	d108      	bne.n	8011402 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 80113f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80113f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80113f4:	4413      	add	r3, r2
 80113f6:	657b      	str	r3, [r7, #84]	; 0x54
 80113f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80113fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80113fc:	4413      	add	r3, r2
 80113fe:	65bb      	str	r3, [r7, #88]	; 0x58
 8011400:	e006      	b.n	8011410 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 8011402:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8011404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011406:	fbb2 f3f3 	udiv	r3, r2, r3
 801140a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801140c:	4413      	add	r3, r2
 801140e:	66bb      	str	r3, [r7, #104]	; 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8011410:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011412:	011a      	lsls	r2, r3, #4
 8011414:	69fb      	ldr	r3, [r7, #28]
 8011416:	441a      	add	r2, r3
 8011418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801141a:	1ad2      	subs	r2, r2, r3
 801141c:	693b      	ldr	r3, [r7, #16]
 801141e:	429a      	cmp	r2, r3
 8011420:	d901      	bls.n	8011426 <f_mkfs+0x336>
 8011422:	230e      	movs	r3, #14
 8011424:	e28a      	b.n	801193c <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 8011426:	693a      	ldr	r2, [r7, #16]
 8011428:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801142a:	1ad2      	subs	r2, r2, r3
 801142c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801142e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011430:	fb01 f303 	mul.w	r3, r1, r3
 8011434:	1ad2      	subs	r2, r2, r3
 8011436:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011438:	1ad2      	subs	r2, r2, r3
 801143a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801143c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011440:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 8011442:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011446:	2b03      	cmp	r3, #3
 8011448:	d10f      	bne.n	801146a <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 801144a:	6a3b      	ldr	r3, [r7, #32]
 801144c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8011450:	4293      	cmp	r3, r2
 8011452:	d80a      	bhi.n	801146a <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	2b00      	cmp	r3, #0
 8011458:	d105      	bne.n	8011466 <f_mkfs+0x376>
 801145a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801145c:	085b      	lsrs	r3, r3, #1
 801145e:	607b      	str	r3, [r7, #4]
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	2b00      	cmp	r3, #0
 8011464:	d144      	bne.n	80114f0 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 8011466:	230e      	movs	r3, #14
 8011468:	e268      	b.n	801193c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 801146a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801146e:	2b02      	cmp	r3, #2
 8011470:	d133      	bne.n	80114da <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 8011472:	6a3b      	ldr	r3, [r7, #32]
 8011474:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8011478:	4293      	cmp	r3, r2
 801147a:	d91e      	bls.n	80114ba <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d107      	bne.n	8011492 <f_mkfs+0x3a2>
 8011482:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011484:	005b      	lsls	r3, r3, #1
 8011486:	2b40      	cmp	r3, #64	; 0x40
 8011488:	d803      	bhi.n	8011492 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 801148a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801148c:	005b      	lsls	r3, r3, #1
 801148e:	607b      	str	r3, [r7, #4]
 8011490:	e033      	b.n	80114fa <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 8011492:	7afb      	ldrb	r3, [r7, #11]
 8011494:	f003 0302 	and.w	r3, r3, #2
 8011498:	2b00      	cmp	r3, #0
 801149a:	d003      	beq.n	80114a4 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 801149c:	2303      	movs	r3, #3
 801149e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80114a2:	e02a      	b.n	80114fa <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d105      	bne.n	80114b6 <f_mkfs+0x3c6>
 80114aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80114ac:	005b      	lsls	r3, r3, #1
 80114ae:	607b      	str	r3, [r7, #4]
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	2b80      	cmp	r3, #128	; 0x80
 80114b4:	d91e      	bls.n	80114f4 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 80114b6:	230e      	movs	r3, #14
 80114b8:	e240      	b.n	801193c <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 80114ba:	6a3b      	ldr	r3, [r7, #32]
 80114bc:	f640 72f5 	movw	r2, #4085	; 0xff5
 80114c0:	4293      	cmp	r3, r2
 80114c2:	d80a      	bhi.n	80114da <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d105      	bne.n	80114d6 <f_mkfs+0x3e6>
 80114ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80114cc:	005b      	lsls	r3, r3, #1
 80114ce:	607b      	str	r3, [r7, #4]
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	2b80      	cmp	r3, #128	; 0x80
 80114d4:	d910      	bls.n	80114f8 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 80114d6:	230e      	movs	r3, #14
 80114d8:	e230      	b.n	801193c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 80114da:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80114de:	2b01      	cmp	r3, #1
 80114e0:	d10c      	bne.n	80114fc <f_mkfs+0x40c>
 80114e2:	6a3b      	ldr	r3, [r7, #32]
 80114e4:	f640 72f5 	movw	r2, #4085	; 0xff5
 80114e8:	4293      	cmp	r3, r2
 80114ea:	d907      	bls.n	80114fc <f_mkfs+0x40c>
 80114ec:	230e      	movs	r3, #14
 80114ee:	e225      	b.n	801193c <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 80114f0:	bf00      	nop
 80114f2:	e6ce      	b.n	8011292 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80114f4:	bf00      	nop
 80114f6:	e6cc      	b.n	8011292 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80114f8:	bf00      	nop
			pau = au;
 80114fa:	e6ca      	b.n	8011292 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 80114fc:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 80114fe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011500:	461a      	mov	r2, r3
 8011502:	2100      	movs	r1, #0
 8011504:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011506:	f7fd fdd6 	bl	800f0b6 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 801150a:	220b      	movs	r2, #11
 801150c:	49b2      	ldr	r1, [pc, #712]	; (80117d8 <f_mkfs+0x6e8>)
 801150e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011510:	f7fd fdb0 	bl	800f074 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 8011514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011516:	330b      	adds	r3, #11
 8011518:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801151a:	4611      	mov	r1, r2
 801151c:	4618      	mov	r0, r3
 801151e:	f7fd fd62 	bl	800efe6 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 8011522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011524:	330d      	adds	r3, #13
 8011526:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011528:	b2d2      	uxtb	r2, r2
 801152a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 801152c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801152e:	330e      	adds	r3, #14
 8011530:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011532:	b292      	uxth	r2, r2
 8011534:	4611      	mov	r1, r2
 8011536:	4618      	mov	r0, r3
 8011538:	f7fd fd55 	bl	800efe6 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 801153c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801153e:	3310      	adds	r3, #16
 8011540:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011542:	b2d2      	uxtb	r2, r2
 8011544:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 8011546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011548:	f103 0211 	add.w	r2, r3, #17
 801154c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011550:	2b03      	cmp	r3, #3
 8011552:	d002      	beq.n	801155a <f_mkfs+0x46a>
 8011554:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011556:	b29b      	uxth	r3, r3
 8011558:	e000      	b.n	801155c <f_mkfs+0x46c>
 801155a:	2300      	movs	r3, #0
 801155c:	4619      	mov	r1, r3
 801155e:	4610      	mov	r0, r2
 8011560:	f7fd fd41 	bl	800efe6 <st_word>
		if (sz_vol < 0x10000) {
 8011564:	693b      	ldr	r3, [r7, #16]
 8011566:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801156a:	d208      	bcs.n	801157e <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 801156c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801156e:	3313      	adds	r3, #19
 8011570:	693a      	ldr	r2, [r7, #16]
 8011572:	b292      	uxth	r2, r2
 8011574:	4611      	mov	r1, r2
 8011576:	4618      	mov	r0, r3
 8011578:	f7fd fd35 	bl	800efe6 <st_word>
 801157c:	e006      	b.n	801158c <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 801157e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011580:	3320      	adds	r3, #32
 8011582:	693a      	ldr	r2, [r7, #16]
 8011584:	4611      	mov	r1, r2
 8011586:	4618      	mov	r0, r3
 8011588:	f7fd fd48 	bl	800f01c <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 801158c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801158e:	3315      	adds	r3, #21
 8011590:	22f8      	movs	r2, #248	; 0xf8
 8011592:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8011594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011596:	3318      	adds	r3, #24
 8011598:	213f      	movs	r1, #63	; 0x3f
 801159a:	4618      	mov	r0, r3
 801159c:	f7fd fd23 	bl	800efe6 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 80115a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115a2:	331a      	adds	r3, #26
 80115a4:	21ff      	movs	r1, #255	; 0xff
 80115a6:	4618      	mov	r0, r3
 80115a8:	f7fd fd1d 	bl	800efe6 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 80115ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115ae:	331c      	adds	r3, #28
 80115b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80115b2:	4618      	mov	r0, r3
 80115b4:	f7fd fd32 	bl	800f01c <st_dword>
		if (fmt == FS_FAT32) {
 80115b8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80115bc:	2b03      	cmp	r3, #3
 80115be:	d131      	bne.n	8011624 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 80115c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115c2:	f103 0443 	add.w	r4, r3, #67	; 0x43
 80115c6:	f7fd f9f3 	bl	800e9b0 <get_fattime>
 80115ca:	4603      	mov	r3, r0
 80115cc:	4619      	mov	r1, r3
 80115ce:	4620      	mov	r0, r4
 80115d0:	f7fd fd24 	bl	800f01c <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 80115d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115d6:	3324      	adds	r3, #36	; 0x24
 80115d8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80115da:	4618      	mov	r0, r3
 80115dc:	f7fd fd1e 	bl	800f01c <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 80115e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115e2:	332c      	adds	r3, #44	; 0x2c
 80115e4:	2102      	movs	r1, #2
 80115e6:	4618      	mov	r0, r3
 80115e8:	f7fd fd18 	bl	800f01c <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 80115ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115ee:	3330      	adds	r3, #48	; 0x30
 80115f0:	2101      	movs	r1, #1
 80115f2:	4618      	mov	r0, r3
 80115f4:	f7fd fcf7 	bl	800efe6 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 80115f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115fa:	3332      	adds	r3, #50	; 0x32
 80115fc:	2106      	movs	r1, #6
 80115fe:	4618      	mov	r0, r3
 8011600:	f7fd fcf1 	bl	800efe6 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8011604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011606:	3340      	adds	r3, #64	; 0x40
 8011608:	2280      	movs	r2, #128	; 0x80
 801160a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 801160c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801160e:	3342      	adds	r3, #66	; 0x42
 8011610:	2229      	movs	r2, #41	; 0x29
 8011612:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8011614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011616:	3347      	adds	r3, #71	; 0x47
 8011618:	2213      	movs	r2, #19
 801161a:	4970      	ldr	r1, [pc, #448]	; (80117dc <f_mkfs+0x6ec>)
 801161c:	4618      	mov	r0, r3
 801161e:	f7fd fd29 	bl	800f074 <mem_cpy>
 8011622:	e020      	b.n	8011666 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 8011624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011626:	f103 0427 	add.w	r4, r3, #39	; 0x27
 801162a:	f7fd f9c1 	bl	800e9b0 <get_fattime>
 801162e:	4603      	mov	r3, r0
 8011630:	4619      	mov	r1, r3
 8011632:	4620      	mov	r0, r4
 8011634:	f7fd fcf2 	bl	800f01c <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 8011638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801163a:	3316      	adds	r3, #22
 801163c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801163e:	b292      	uxth	r2, r2
 8011640:	4611      	mov	r1, r2
 8011642:	4618      	mov	r0, r3
 8011644:	f7fd fccf 	bl	800efe6 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 8011648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801164a:	3324      	adds	r3, #36	; 0x24
 801164c:	2280      	movs	r2, #128	; 0x80
 801164e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 8011650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011652:	3326      	adds	r3, #38	; 0x26
 8011654:	2229      	movs	r2, #41	; 0x29
 8011656:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8011658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801165a:	332b      	adds	r3, #43	; 0x2b
 801165c:	2213      	movs	r2, #19
 801165e:	4960      	ldr	r1, [pc, #384]	; (80117e0 <f_mkfs+0x6f0>)
 8011660:	4618      	mov	r0, r3
 8011662:	f7fd fd07 	bl	800f074 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 8011666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011668:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801166c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8011670:	4618      	mov	r0, r3
 8011672:	f7fd fcb8 	bl	800efe6 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 8011676:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801167a:	2301      	movs	r3, #1
 801167c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801167e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011680:	f7fd fc38 	bl	800eef4 <disk_write>
 8011684:	4603      	mov	r3, r0
 8011686:	2b00      	cmp	r3, #0
 8011688:	d001      	beq.n	801168e <f_mkfs+0x59e>
 801168a:	2301      	movs	r3, #1
 801168c:	e156      	b.n	801193c <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 801168e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011692:	2b03      	cmp	r3, #3
 8011694:	d140      	bne.n	8011718 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 8011696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011698:	1d9a      	adds	r2, r3, #6
 801169a:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801169e:	2301      	movs	r3, #1
 80116a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80116a2:	f7fd fc27 	bl	800eef4 <disk_write>
			mem_set(buf, 0, ss);
 80116a6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80116a8:	461a      	mov	r2, r3
 80116aa:	2100      	movs	r1, #0
 80116ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80116ae:	f7fd fd02 	bl	800f0b6 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 80116b2:	494c      	ldr	r1, [pc, #304]	; (80117e4 <f_mkfs+0x6f4>)
 80116b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80116b6:	f7fd fcb1 	bl	800f01c <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 80116ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116bc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80116c0:	4949      	ldr	r1, [pc, #292]	; (80117e8 <f_mkfs+0x6f8>)
 80116c2:	4618      	mov	r0, r3
 80116c4:	f7fd fcaa 	bl	800f01c <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 80116c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ca:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80116ce:	6a3b      	ldr	r3, [r7, #32]
 80116d0:	3b01      	subs	r3, #1
 80116d2:	4619      	mov	r1, r3
 80116d4:	4610      	mov	r0, r2
 80116d6:	f7fd fca1 	bl	800f01c <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 80116da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116dc:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80116e0:	2102      	movs	r1, #2
 80116e2:	4618      	mov	r0, r3
 80116e4:	f7fd fc9a 	bl	800f01c <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 80116e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ea:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80116ee:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80116f2:	4618      	mov	r0, r3
 80116f4:	f7fd fc77 	bl	800efe6 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 80116f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116fa:	1dda      	adds	r2, r3, #7
 80116fc:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8011700:	2301      	movs	r3, #1
 8011702:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011704:	f7fd fbf6 	bl	800eef4 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 8011708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801170a:	1c5a      	adds	r2, r3, #1
 801170c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8011710:	2301      	movs	r3, #1
 8011712:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011714:	f7fd fbee 	bl	800eef4 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 8011718:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801171a:	2100      	movs	r1, #0
 801171c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801171e:	f7fd fcca 	bl	800f0b6 <mem_set>
		sect = b_fat;		/* FAT start sector */
 8011722:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011724:	667b      	str	r3, [r7, #100]	; 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8011726:	2300      	movs	r3, #0
 8011728:	64bb      	str	r3, [r7, #72]	; 0x48
 801172a:	e04b      	b.n	80117c4 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 801172c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011730:	2b03      	cmp	r3, #3
 8011732:	d113      	bne.n	801175c <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 8011734:	f06f 0107 	mvn.w	r1, #7
 8011738:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801173a:	f7fd fc6f 	bl	800f01c <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 801173e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011740:	3304      	adds	r3, #4
 8011742:	f04f 31ff 	mov.w	r1, #4294967295
 8011746:	4618      	mov	r0, r3
 8011748:	f7fd fc68 	bl	800f01c <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 801174c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801174e:	3308      	adds	r3, #8
 8011750:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8011754:	4618      	mov	r0, r3
 8011756:	f7fd fc61 	bl	800f01c <st_dword>
 801175a:	e00b      	b.n	8011774 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 801175c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011760:	2b01      	cmp	r3, #1
 8011762:	d101      	bne.n	8011768 <f_mkfs+0x678>
 8011764:	4b21      	ldr	r3, [pc, #132]	; (80117ec <f_mkfs+0x6fc>)
 8011766:	e001      	b.n	801176c <f_mkfs+0x67c>
 8011768:	f06f 0307 	mvn.w	r3, #7
 801176c:	4619      	mov	r1, r3
 801176e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011770:	f7fd fc54 	bl	800f01c <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 8011774:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011776:	663b      	str	r3, [r7, #96]	; 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 8011778:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801177a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801177c:	4293      	cmp	r3, r2
 801177e:	bf28      	it	cs
 8011780:	4613      	movcs	r3, r2
 8011782:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8011784:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8011788:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801178a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801178c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801178e:	f7fd fbb1 	bl	800eef4 <disk_write>
 8011792:	4603      	mov	r3, r0
 8011794:	2b00      	cmp	r3, #0
 8011796:	d001      	beq.n	801179c <f_mkfs+0x6ac>
 8011798:	2301      	movs	r3, #1
 801179a:	e0cf      	b.n	801193c <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 801179c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801179e:	461a      	mov	r2, r3
 80117a0:	2100      	movs	r1, #0
 80117a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80117a4:	f7fd fc87 	bl	800f0b6 <mem_set>
				sect += n; nsect -= n;
 80117a8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80117aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80117ac:	4413      	add	r3, r2
 80117ae:	667b      	str	r3, [r7, #100]	; 0x64
 80117b0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80117b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80117b4:	1ad3      	subs	r3, r2, r3
 80117b6:	663b      	str	r3, [r7, #96]	; 0x60
			} while (nsect);
 80117b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d1dc      	bne.n	8011778 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 80117be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80117c0:	3301      	adds	r3, #1
 80117c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80117c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80117c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80117c8:	429a      	cmp	r2, r3
 80117ca:	d3af      	bcc.n	801172c <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 80117cc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80117d0:	2b03      	cmp	r3, #3
 80117d2:	d10d      	bne.n	80117f0 <f_mkfs+0x700>
 80117d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80117d6:	e00c      	b.n	80117f2 <f_mkfs+0x702>
 80117d8:	08014914 	.word	0x08014914
 80117dc:	08014920 	.word	0x08014920
 80117e0:	08014934 	.word	0x08014934
 80117e4:	41615252 	.word	0x41615252
 80117e8:	61417272 	.word	0x61417272
 80117ec:	00fffff8 	.word	0x00fffff8
 80117f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80117f2:	663b      	str	r3, [r7, #96]	; 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 80117f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80117f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117f8:	4293      	cmp	r3, r2
 80117fa:	bf28      	it	cs
 80117fc:	4613      	movcs	r3, r2
 80117fe:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8011800:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8011804:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011806:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8011808:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801180a:	f7fd fb73 	bl	800eef4 <disk_write>
 801180e:	4603      	mov	r3, r0
 8011810:	2b00      	cmp	r3, #0
 8011812:	d001      	beq.n	8011818 <f_mkfs+0x728>
 8011814:	2301      	movs	r3, #1
 8011816:	e091      	b.n	801193c <f_mkfs+0x84c>
			sect += n; nsect -= n;
 8011818:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801181a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801181c:	4413      	add	r3, r2
 801181e:	667b      	str	r3, [r7, #100]	; 0x64
 8011820:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011822:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011824:	1ad3      	subs	r3, r2, r3
 8011826:	663b      	str	r3, [r7, #96]	; 0x60
		} while (nsect);
 8011828:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801182a:	2b00      	cmp	r3, #0
 801182c:	d1e2      	bne.n	80117f4 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 801182e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011832:	2b03      	cmp	r3, #3
 8011834:	d103      	bne.n	801183e <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 8011836:	230c      	movs	r3, #12
 8011838:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 801183c:	e010      	b.n	8011860 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 801183e:	693b      	ldr	r3, [r7, #16]
 8011840:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011844:	d303      	bcc.n	801184e <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 8011846:	2306      	movs	r3, #6
 8011848:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 801184c:	e008      	b.n	8011860 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 801184e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011852:	2b02      	cmp	r3, #2
 8011854:	d101      	bne.n	801185a <f_mkfs+0x76a>
 8011856:	2304      	movs	r3, #4
 8011858:	e000      	b.n	801185c <f_mkfs+0x76c>
 801185a:	2301      	movs	r3, #1
 801185c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 8011860:	7afb      	ldrb	r3, [r7, #11]
 8011862:	f003 0308 	and.w	r3, r3, #8
 8011866:	2b00      	cmp	r3, #0
 8011868:	d15b      	bne.n	8011922 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 801186a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801186c:	461a      	mov	r2, r3
 801186e:	2100      	movs	r1, #0
 8011870:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011872:	f7fd fc20 	bl	800f0b6 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 8011876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011878:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801187c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8011880:	4618      	mov	r0, r3
 8011882:	f7fd fbb0 	bl	800efe6 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 8011886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011888:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 801188c:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 801188e:	69bb      	ldr	r3, [r7, #24]
 8011890:	2200      	movs	r2, #0
 8011892:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8011894:	69bb      	ldr	r3, [r7, #24]
 8011896:	3301      	adds	r3, #1
 8011898:	2201      	movs	r2, #1
 801189a:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 801189c:	69bb      	ldr	r3, [r7, #24]
 801189e:	3302      	adds	r3, #2
 80118a0:	2201      	movs	r2, #1
 80118a2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 80118a4:	69bb      	ldr	r3, [r7, #24]
 80118a6:	3303      	adds	r3, #3
 80118a8:	2200      	movs	r2, #0
 80118aa:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 80118ac:	69bb      	ldr	r3, [r7, #24]
 80118ae:	3304      	adds	r3, #4
 80118b0:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 80118b4:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 80118b6:	693a      	ldr	r2, [r7, #16]
 80118b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118ba:	441a      	add	r2, r3
 80118bc:	4b21      	ldr	r3, [pc, #132]	; (8011944 <f_mkfs+0x854>)
 80118be:	fba3 1302 	umull	r1, r3, r3, r2
 80118c2:	1ad2      	subs	r2, r2, r3
 80118c4:	0852      	lsrs	r2, r2, #1
 80118c6:	4413      	add	r3, r2
 80118c8:	0b5b      	lsrs	r3, r3, #13
 80118ca:	65fb      	str	r3, [r7, #92]	; 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 80118cc:	69bb      	ldr	r3, [r7, #24]
 80118ce:	3305      	adds	r3, #5
 80118d0:	22fe      	movs	r2, #254	; 0xfe
 80118d2:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 80118d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80118d6:	089b      	lsrs	r3, r3, #2
 80118d8:	b2da      	uxtb	r2, r3
 80118da:	69bb      	ldr	r3, [r7, #24]
 80118dc:	3306      	adds	r3, #6
 80118de:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 80118e2:	b2d2      	uxtb	r2, r2
 80118e4:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 80118e6:	69bb      	ldr	r3, [r7, #24]
 80118e8:	3307      	adds	r3, #7
 80118ea:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80118ec:	b2d2      	uxtb	r2, r2
 80118ee:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 80118f0:	69bb      	ldr	r3, [r7, #24]
 80118f2:	3308      	adds	r3, #8
 80118f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80118f6:	4618      	mov	r0, r3
 80118f8:	f7fd fb90 	bl	800f01c <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 80118fc:	69bb      	ldr	r3, [r7, #24]
 80118fe:	330c      	adds	r3, #12
 8011900:	693a      	ldr	r2, [r7, #16]
 8011902:	4611      	mov	r1, r2
 8011904:	4618      	mov	r0, r3
 8011906:	f7fd fb89 	bl	800f01c <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 801190a:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801190e:	2301      	movs	r3, #1
 8011910:	2200      	movs	r2, #0
 8011912:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011914:	f7fd faee 	bl	800eef4 <disk_write>
 8011918:	4603      	mov	r3, r0
 801191a:	2b00      	cmp	r3, #0
 801191c:	d001      	beq.n	8011922 <f_mkfs+0x832>
 801191e:	2301      	movs	r3, #1
 8011920:	e00c      	b.n	801193c <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 8011922:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8011926:	2200      	movs	r2, #0
 8011928:	2100      	movs	r1, #0
 801192a:	4618      	mov	r0, r3
 801192c:	f7fd fb02 	bl	800ef34 <disk_ioctl>
 8011930:	4603      	mov	r3, r0
 8011932:	2b00      	cmp	r3, #0
 8011934:	d001      	beq.n	801193a <f_mkfs+0x84a>
 8011936:	2301      	movs	r3, #1
 8011938:	e000      	b.n	801193c <f_mkfs+0x84c>

	return FR_OK;
 801193a:	2300      	movs	r3, #0
}
 801193c:	4618      	mov	r0, r3
 801193e:	3774      	adds	r7, #116	; 0x74
 8011940:	46bd      	mov	sp, r7
 8011942:	bd90      	pop	{r4, r7, pc}
 8011944:	0515565b 	.word	0x0515565b

08011948 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011948:	b480      	push	{r7}
 801194a:	b087      	sub	sp, #28
 801194c:	af00      	add	r7, sp, #0
 801194e:	60f8      	str	r0, [r7, #12]
 8011950:	60b9      	str	r1, [r7, #8]
 8011952:	4613      	mov	r3, r2
 8011954:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011956:	2301      	movs	r3, #1
 8011958:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801195a:	2300      	movs	r3, #0
 801195c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801195e:	4b1f      	ldr	r3, [pc, #124]	; (80119dc <FATFS_LinkDriverEx+0x94>)
 8011960:	7a5b      	ldrb	r3, [r3, #9]
 8011962:	b2db      	uxtb	r3, r3
 8011964:	2b00      	cmp	r3, #0
 8011966:	d131      	bne.n	80119cc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011968:	4b1c      	ldr	r3, [pc, #112]	; (80119dc <FATFS_LinkDriverEx+0x94>)
 801196a:	7a5b      	ldrb	r3, [r3, #9]
 801196c:	b2db      	uxtb	r3, r3
 801196e:	461a      	mov	r2, r3
 8011970:	4b1a      	ldr	r3, [pc, #104]	; (80119dc <FATFS_LinkDriverEx+0x94>)
 8011972:	2100      	movs	r1, #0
 8011974:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011976:	4b19      	ldr	r3, [pc, #100]	; (80119dc <FATFS_LinkDriverEx+0x94>)
 8011978:	7a5b      	ldrb	r3, [r3, #9]
 801197a:	b2db      	uxtb	r3, r3
 801197c:	4a17      	ldr	r2, [pc, #92]	; (80119dc <FATFS_LinkDriverEx+0x94>)
 801197e:	009b      	lsls	r3, r3, #2
 8011980:	4413      	add	r3, r2
 8011982:	68fa      	ldr	r2, [r7, #12]
 8011984:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011986:	4b15      	ldr	r3, [pc, #84]	; (80119dc <FATFS_LinkDriverEx+0x94>)
 8011988:	7a5b      	ldrb	r3, [r3, #9]
 801198a:	b2db      	uxtb	r3, r3
 801198c:	461a      	mov	r2, r3
 801198e:	4b13      	ldr	r3, [pc, #76]	; (80119dc <FATFS_LinkDriverEx+0x94>)
 8011990:	4413      	add	r3, r2
 8011992:	79fa      	ldrb	r2, [r7, #7]
 8011994:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011996:	4b11      	ldr	r3, [pc, #68]	; (80119dc <FATFS_LinkDriverEx+0x94>)
 8011998:	7a5b      	ldrb	r3, [r3, #9]
 801199a:	b2db      	uxtb	r3, r3
 801199c:	1c5a      	adds	r2, r3, #1
 801199e:	b2d1      	uxtb	r1, r2
 80119a0:	4a0e      	ldr	r2, [pc, #56]	; (80119dc <FATFS_LinkDriverEx+0x94>)
 80119a2:	7251      	strb	r1, [r2, #9]
 80119a4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80119a6:	7dbb      	ldrb	r3, [r7, #22]
 80119a8:	3330      	adds	r3, #48	; 0x30
 80119aa:	b2da      	uxtb	r2, r3
 80119ac:	68bb      	ldr	r3, [r7, #8]
 80119ae:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80119b0:	68bb      	ldr	r3, [r7, #8]
 80119b2:	3301      	adds	r3, #1
 80119b4:	223a      	movs	r2, #58	; 0x3a
 80119b6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80119b8:	68bb      	ldr	r3, [r7, #8]
 80119ba:	3302      	adds	r3, #2
 80119bc:	222f      	movs	r2, #47	; 0x2f
 80119be:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80119c0:	68bb      	ldr	r3, [r7, #8]
 80119c2:	3303      	adds	r3, #3
 80119c4:	2200      	movs	r2, #0
 80119c6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80119c8:	2300      	movs	r3, #0
 80119ca:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80119cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80119ce:	4618      	mov	r0, r3
 80119d0:	371c      	adds	r7, #28
 80119d2:	46bd      	mov	sp, r7
 80119d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119d8:	4770      	bx	lr
 80119da:	bf00      	nop
 80119dc:	20038114 	.word	0x20038114

080119e0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	b082      	sub	sp, #8
 80119e4:	af00      	add	r7, sp, #0
 80119e6:	6078      	str	r0, [r7, #4]
 80119e8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80119ea:	2200      	movs	r2, #0
 80119ec:	6839      	ldr	r1, [r7, #0]
 80119ee:	6878      	ldr	r0, [r7, #4]
 80119f0:	f7ff ffaa 	bl	8011948 <FATFS_LinkDriverEx>
 80119f4:	4603      	mov	r3, r0
}
 80119f6:	4618      	mov	r0, r3
 80119f8:	3708      	adds	r7, #8
 80119fa:	46bd      	mov	sp, r7
 80119fc:	bd80      	pop	{r7, pc}
	...

08011a00 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 8011a00:	b480      	push	{r7}
 8011a02:	b085      	sub	sp, #20
 8011a04:	af00      	add	r7, sp, #0
 8011a06:	6078      	str	r0, [r7, #4]
 8011a08:	460b      	mov	r3, r1
 8011a0a:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 8011a0c:	2300      	movs	r3, #0
 8011a0e:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 8011a10:	2301      	movs	r3, #1
 8011a12:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 8011a14:	4b15      	ldr	r3, [pc, #84]	; (8011a6c <FATFS_UnLinkDriverEx+0x6c>)
 8011a16:	7a5b      	ldrb	r3, [r3, #9]
 8011a18:	b2db      	uxtb	r3, r3
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d01e      	beq.n	8011a5c <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	781b      	ldrb	r3, [r3, #0]
 8011a22:	3b30      	subs	r3, #48	; 0x30
 8011a24:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 8011a26:	7bbb      	ldrb	r3, [r7, #14]
 8011a28:	4a10      	ldr	r2, [pc, #64]	; (8011a6c <FATFS_UnLinkDriverEx+0x6c>)
 8011a2a:	009b      	lsls	r3, r3, #2
 8011a2c:	4413      	add	r3, r2
 8011a2e:	685b      	ldr	r3, [r3, #4]
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d013      	beq.n	8011a5c <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 8011a34:	7bbb      	ldrb	r3, [r7, #14]
 8011a36:	4a0d      	ldr	r2, [pc, #52]	; (8011a6c <FATFS_UnLinkDriverEx+0x6c>)
 8011a38:	009b      	lsls	r3, r3, #2
 8011a3a:	4413      	add	r3, r2
 8011a3c:	2200      	movs	r2, #0
 8011a3e:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 8011a40:	7bbb      	ldrb	r3, [r7, #14]
 8011a42:	4a0a      	ldr	r2, [pc, #40]	; (8011a6c <FATFS_UnLinkDriverEx+0x6c>)
 8011a44:	4413      	add	r3, r2
 8011a46:	2200      	movs	r2, #0
 8011a48:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 8011a4a:	4b08      	ldr	r3, [pc, #32]	; (8011a6c <FATFS_UnLinkDriverEx+0x6c>)
 8011a4c:	7a5b      	ldrb	r3, [r3, #9]
 8011a4e:	b2db      	uxtb	r3, r3
 8011a50:	3b01      	subs	r3, #1
 8011a52:	b2da      	uxtb	r2, r3
 8011a54:	4b05      	ldr	r3, [pc, #20]	; (8011a6c <FATFS_UnLinkDriverEx+0x6c>)
 8011a56:	725a      	strb	r2, [r3, #9]
      ret = 0;
 8011a58:	2300      	movs	r3, #0
 8011a5a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8011a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a5e:	4618      	mov	r0, r3
 8011a60:	3714      	adds	r7, #20
 8011a62:	46bd      	mov	sp, r7
 8011a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a68:	4770      	bx	lr
 8011a6a:	bf00      	nop
 8011a6c:	20038114 	.word	0x20038114

08011a70 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 8011a70:	b580      	push	{r7, lr}
 8011a72:	b082      	sub	sp, #8
 8011a74:	af00      	add	r7, sp, #0
 8011a76:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 8011a78:	2100      	movs	r1, #0
 8011a7a:	6878      	ldr	r0, [r7, #4]
 8011a7c:	f7ff ffc0 	bl	8011a00 <FATFS_UnLinkDriverEx>
 8011a80:	4603      	mov	r3, r0
}
 8011a82:	4618      	mov	r0, r3
 8011a84:	3708      	adds	r7, #8
 8011a86:	46bd      	mov	sp, r7
 8011a88:	bd80      	pop	{r7, pc}

08011a8a <__cvt>:
 8011a8a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011a8e:	ec55 4b10 	vmov	r4, r5, d0
 8011a92:	2d00      	cmp	r5, #0
 8011a94:	460e      	mov	r6, r1
 8011a96:	4619      	mov	r1, r3
 8011a98:	462b      	mov	r3, r5
 8011a9a:	bfbb      	ittet	lt
 8011a9c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011aa0:	461d      	movlt	r5, r3
 8011aa2:	2300      	movge	r3, #0
 8011aa4:	232d      	movlt	r3, #45	; 0x2d
 8011aa6:	700b      	strb	r3, [r1, #0]
 8011aa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011aaa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011aae:	4691      	mov	r9, r2
 8011ab0:	f023 0820 	bic.w	r8, r3, #32
 8011ab4:	bfbc      	itt	lt
 8011ab6:	4622      	movlt	r2, r4
 8011ab8:	4614      	movlt	r4, r2
 8011aba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011abe:	d005      	beq.n	8011acc <__cvt+0x42>
 8011ac0:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011ac4:	d100      	bne.n	8011ac8 <__cvt+0x3e>
 8011ac6:	3601      	adds	r6, #1
 8011ac8:	2102      	movs	r1, #2
 8011aca:	e000      	b.n	8011ace <__cvt+0x44>
 8011acc:	2103      	movs	r1, #3
 8011ace:	ab03      	add	r3, sp, #12
 8011ad0:	9301      	str	r3, [sp, #4]
 8011ad2:	ab02      	add	r3, sp, #8
 8011ad4:	9300      	str	r3, [sp, #0]
 8011ad6:	ec45 4b10 	vmov	d0, r4, r5
 8011ada:	4653      	mov	r3, sl
 8011adc:	4632      	mov	r2, r6
 8011ade:	f000 fe6b 	bl	80127b8 <_dtoa_r>
 8011ae2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011ae6:	4607      	mov	r7, r0
 8011ae8:	d102      	bne.n	8011af0 <__cvt+0x66>
 8011aea:	f019 0f01 	tst.w	r9, #1
 8011aee:	d022      	beq.n	8011b36 <__cvt+0xac>
 8011af0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011af4:	eb07 0906 	add.w	r9, r7, r6
 8011af8:	d110      	bne.n	8011b1c <__cvt+0x92>
 8011afa:	783b      	ldrb	r3, [r7, #0]
 8011afc:	2b30      	cmp	r3, #48	; 0x30
 8011afe:	d10a      	bne.n	8011b16 <__cvt+0x8c>
 8011b00:	2200      	movs	r2, #0
 8011b02:	2300      	movs	r3, #0
 8011b04:	4620      	mov	r0, r4
 8011b06:	4629      	mov	r1, r5
 8011b08:	f7ee fffe 	bl	8000b08 <__aeabi_dcmpeq>
 8011b0c:	b918      	cbnz	r0, 8011b16 <__cvt+0x8c>
 8011b0e:	f1c6 0601 	rsb	r6, r6, #1
 8011b12:	f8ca 6000 	str.w	r6, [sl]
 8011b16:	f8da 3000 	ldr.w	r3, [sl]
 8011b1a:	4499      	add	r9, r3
 8011b1c:	2200      	movs	r2, #0
 8011b1e:	2300      	movs	r3, #0
 8011b20:	4620      	mov	r0, r4
 8011b22:	4629      	mov	r1, r5
 8011b24:	f7ee fff0 	bl	8000b08 <__aeabi_dcmpeq>
 8011b28:	b108      	cbz	r0, 8011b2e <__cvt+0xa4>
 8011b2a:	f8cd 900c 	str.w	r9, [sp, #12]
 8011b2e:	2230      	movs	r2, #48	; 0x30
 8011b30:	9b03      	ldr	r3, [sp, #12]
 8011b32:	454b      	cmp	r3, r9
 8011b34:	d307      	bcc.n	8011b46 <__cvt+0xbc>
 8011b36:	9b03      	ldr	r3, [sp, #12]
 8011b38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011b3a:	1bdb      	subs	r3, r3, r7
 8011b3c:	4638      	mov	r0, r7
 8011b3e:	6013      	str	r3, [r2, #0]
 8011b40:	b004      	add	sp, #16
 8011b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b46:	1c59      	adds	r1, r3, #1
 8011b48:	9103      	str	r1, [sp, #12]
 8011b4a:	701a      	strb	r2, [r3, #0]
 8011b4c:	e7f0      	b.n	8011b30 <__cvt+0xa6>

08011b4e <__exponent>:
 8011b4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011b50:	4603      	mov	r3, r0
 8011b52:	2900      	cmp	r1, #0
 8011b54:	bfb8      	it	lt
 8011b56:	4249      	neglt	r1, r1
 8011b58:	f803 2b02 	strb.w	r2, [r3], #2
 8011b5c:	bfb4      	ite	lt
 8011b5e:	222d      	movlt	r2, #45	; 0x2d
 8011b60:	222b      	movge	r2, #43	; 0x2b
 8011b62:	2909      	cmp	r1, #9
 8011b64:	7042      	strb	r2, [r0, #1]
 8011b66:	dd2a      	ble.n	8011bbe <__exponent+0x70>
 8011b68:	f10d 0207 	add.w	r2, sp, #7
 8011b6c:	4617      	mov	r7, r2
 8011b6e:	260a      	movs	r6, #10
 8011b70:	4694      	mov	ip, r2
 8011b72:	fb91 f5f6 	sdiv	r5, r1, r6
 8011b76:	fb06 1415 	mls	r4, r6, r5, r1
 8011b7a:	3430      	adds	r4, #48	; 0x30
 8011b7c:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8011b80:	460c      	mov	r4, r1
 8011b82:	2c63      	cmp	r4, #99	; 0x63
 8011b84:	f102 32ff 	add.w	r2, r2, #4294967295
 8011b88:	4629      	mov	r1, r5
 8011b8a:	dcf1      	bgt.n	8011b70 <__exponent+0x22>
 8011b8c:	3130      	adds	r1, #48	; 0x30
 8011b8e:	f1ac 0402 	sub.w	r4, ip, #2
 8011b92:	f802 1c01 	strb.w	r1, [r2, #-1]
 8011b96:	1c41      	adds	r1, r0, #1
 8011b98:	4622      	mov	r2, r4
 8011b9a:	42ba      	cmp	r2, r7
 8011b9c:	d30a      	bcc.n	8011bb4 <__exponent+0x66>
 8011b9e:	f10d 0209 	add.w	r2, sp, #9
 8011ba2:	eba2 020c 	sub.w	r2, r2, ip
 8011ba6:	42bc      	cmp	r4, r7
 8011ba8:	bf88      	it	hi
 8011baa:	2200      	movhi	r2, #0
 8011bac:	4413      	add	r3, r2
 8011bae:	1a18      	subs	r0, r3, r0
 8011bb0:	b003      	add	sp, #12
 8011bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011bb4:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011bb8:	f801 5f01 	strb.w	r5, [r1, #1]!
 8011bbc:	e7ed      	b.n	8011b9a <__exponent+0x4c>
 8011bbe:	2330      	movs	r3, #48	; 0x30
 8011bc0:	3130      	adds	r1, #48	; 0x30
 8011bc2:	7083      	strb	r3, [r0, #2]
 8011bc4:	70c1      	strb	r1, [r0, #3]
 8011bc6:	1d03      	adds	r3, r0, #4
 8011bc8:	e7f1      	b.n	8011bae <__exponent+0x60>
	...

08011bcc <_printf_float>:
 8011bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bd0:	ed2d 8b02 	vpush	{d8}
 8011bd4:	b08d      	sub	sp, #52	; 0x34
 8011bd6:	460c      	mov	r4, r1
 8011bd8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011bdc:	4616      	mov	r6, r2
 8011bde:	461f      	mov	r7, r3
 8011be0:	4605      	mov	r5, r0
 8011be2:	f000 fce7 	bl	80125b4 <_localeconv_r>
 8011be6:	f8d0 a000 	ldr.w	sl, [r0]
 8011bea:	4650      	mov	r0, sl
 8011bec:	f7ee fb60 	bl	80002b0 <strlen>
 8011bf0:	2300      	movs	r3, #0
 8011bf2:	930a      	str	r3, [sp, #40]	; 0x28
 8011bf4:	6823      	ldr	r3, [r4, #0]
 8011bf6:	9305      	str	r3, [sp, #20]
 8011bf8:	f8d8 3000 	ldr.w	r3, [r8]
 8011bfc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011c00:	3307      	adds	r3, #7
 8011c02:	f023 0307 	bic.w	r3, r3, #7
 8011c06:	f103 0208 	add.w	r2, r3, #8
 8011c0a:	f8c8 2000 	str.w	r2, [r8]
 8011c0e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011c12:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011c16:	9307      	str	r3, [sp, #28]
 8011c18:	f8cd 8018 	str.w	r8, [sp, #24]
 8011c1c:	ee08 0a10 	vmov	s16, r0
 8011c20:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8011c24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011c28:	4b9e      	ldr	r3, [pc, #632]	; (8011ea4 <_printf_float+0x2d8>)
 8011c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8011c2e:	f7ee ff9d 	bl	8000b6c <__aeabi_dcmpun>
 8011c32:	bb88      	cbnz	r0, 8011c98 <_printf_float+0xcc>
 8011c34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011c38:	4b9a      	ldr	r3, [pc, #616]	; (8011ea4 <_printf_float+0x2d8>)
 8011c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8011c3e:	f7ee ff77 	bl	8000b30 <__aeabi_dcmple>
 8011c42:	bb48      	cbnz	r0, 8011c98 <_printf_float+0xcc>
 8011c44:	2200      	movs	r2, #0
 8011c46:	2300      	movs	r3, #0
 8011c48:	4640      	mov	r0, r8
 8011c4a:	4649      	mov	r1, r9
 8011c4c:	f7ee ff66 	bl	8000b1c <__aeabi_dcmplt>
 8011c50:	b110      	cbz	r0, 8011c58 <_printf_float+0x8c>
 8011c52:	232d      	movs	r3, #45	; 0x2d
 8011c54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011c58:	4a93      	ldr	r2, [pc, #588]	; (8011ea8 <_printf_float+0x2dc>)
 8011c5a:	4b94      	ldr	r3, [pc, #592]	; (8011eac <_printf_float+0x2e0>)
 8011c5c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011c60:	bf94      	ite	ls
 8011c62:	4690      	movls	r8, r2
 8011c64:	4698      	movhi	r8, r3
 8011c66:	2303      	movs	r3, #3
 8011c68:	6123      	str	r3, [r4, #16]
 8011c6a:	9b05      	ldr	r3, [sp, #20]
 8011c6c:	f023 0304 	bic.w	r3, r3, #4
 8011c70:	6023      	str	r3, [r4, #0]
 8011c72:	f04f 0900 	mov.w	r9, #0
 8011c76:	9700      	str	r7, [sp, #0]
 8011c78:	4633      	mov	r3, r6
 8011c7a:	aa0b      	add	r2, sp, #44	; 0x2c
 8011c7c:	4621      	mov	r1, r4
 8011c7e:	4628      	mov	r0, r5
 8011c80:	f000 f9da 	bl	8012038 <_printf_common>
 8011c84:	3001      	adds	r0, #1
 8011c86:	f040 8090 	bne.w	8011daa <_printf_float+0x1de>
 8011c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8011c8e:	b00d      	add	sp, #52	; 0x34
 8011c90:	ecbd 8b02 	vpop	{d8}
 8011c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c98:	4642      	mov	r2, r8
 8011c9a:	464b      	mov	r3, r9
 8011c9c:	4640      	mov	r0, r8
 8011c9e:	4649      	mov	r1, r9
 8011ca0:	f7ee ff64 	bl	8000b6c <__aeabi_dcmpun>
 8011ca4:	b140      	cbz	r0, 8011cb8 <_printf_float+0xec>
 8011ca6:	464b      	mov	r3, r9
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	bfbc      	itt	lt
 8011cac:	232d      	movlt	r3, #45	; 0x2d
 8011cae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011cb2:	4a7f      	ldr	r2, [pc, #508]	; (8011eb0 <_printf_float+0x2e4>)
 8011cb4:	4b7f      	ldr	r3, [pc, #508]	; (8011eb4 <_printf_float+0x2e8>)
 8011cb6:	e7d1      	b.n	8011c5c <_printf_float+0x90>
 8011cb8:	6863      	ldr	r3, [r4, #4]
 8011cba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011cbe:	9206      	str	r2, [sp, #24]
 8011cc0:	1c5a      	adds	r2, r3, #1
 8011cc2:	d13f      	bne.n	8011d44 <_printf_float+0x178>
 8011cc4:	2306      	movs	r3, #6
 8011cc6:	6063      	str	r3, [r4, #4]
 8011cc8:	9b05      	ldr	r3, [sp, #20]
 8011cca:	6861      	ldr	r1, [r4, #4]
 8011ccc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	9303      	str	r3, [sp, #12]
 8011cd4:	ab0a      	add	r3, sp, #40	; 0x28
 8011cd6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011cda:	ab09      	add	r3, sp, #36	; 0x24
 8011cdc:	ec49 8b10 	vmov	d0, r8, r9
 8011ce0:	9300      	str	r3, [sp, #0]
 8011ce2:	6022      	str	r2, [r4, #0]
 8011ce4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011ce8:	4628      	mov	r0, r5
 8011cea:	f7ff fece 	bl	8011a8a <__cvt>
 8011cee:	9b06      	ldr	r3, [sp, #24]
 8011cf0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011cf2:	2b47      	cmp	r3, #71	; 0x47
 8011cf4:	4680      	mov	r8, r0
 8011cf6:	d108      	bne.n	8011d0a <_printf_float+0x13e>
 8011cf8:	1cc8      	adds	r0, r1, #3
 8011cfa:	db02      	blt.n	8011d02 <_printf_float+0x136>
 8011cfc:	6863      	ldr	r3, [r4, #4]
 8011cfe:	4299      	cmp	r1, r3
 8011d00:	dd41      	ble.n	8011d86 <_printf_float+0x1ba>
 8011d02:	f1ab 0302 	sub.w	r3, fp, #2
 8011d06:	fa5f fb83 	uxtb.w	fp, r3
 8011d0a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011d0e:	d820      	bhi.n	8011d52 <_printf_float+0x186>
 8011d10:	3901      	subs	r1, #1
 8011d12:	465a      	mov	r2, fp
 8011d14:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011d18:	9109      	str	r1, [sp, #36]	; 0x24
 8011d1a:	f7ff ff18 	bl	8011b4e <__exponent>
 8011d1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011d20:	1813      	adds	r3, r2, r0
 8011d22:	2a01      	cmp	r2, #1
 8011d24:	4681      	mov	r9, r0
 8011d26:	6123      	str	r3, [r4, #16]
 8011d28:	dc02      	bgt.n	8011d30 <_printf_float+0x164>
 8011d2a:	6822      	ldr	r2, [r4, #0]
 8011d2c:	07d2      	lsls	r2, r2, #31
 8011d2e:	d501      	bpl.n	8011d34 <_printf_float+0x168>
 8011d30:	3301      	adds	r3, #1
 8011d32:	6123      	str	r3, [r4, #16]
 8011d34:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d09c      	beq.n	8011c76 <_printf_float+0xaa>
 8011d3c:	232d      	movs	r3, #45	; 0x2d
 8011d3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011d42:	e798      	b.n	8011c76 <_printf_float+0xaa>
 8011d44:	9a06      	ldr	r2, [sp, #24]
 8011d46:	2a47      	cmp	r2, #71	; 0x47
 8011d48:	d1be      	bne.n	8011cc8 <_printf_float+0xfc>
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d1bc      	bne.n	8011cc8 <_printf_float+0xfc>
 8011d4e:	2301      	movs	r3, #1
 8011d50:	e7b9      	b.n	8011cc6 <_printf_float+0xfa>
 8011d52:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8011d56:	d118      	bne.n	8011d8a <_printf_float+0x1be>
 8011d58:	2900      	cmp	r1, #0
 8011d5a:	6863      	ldr	r3, [r4, #4]
 8011d5c:	dd0b      	ble.n	8011d76 <_printf_float+0x1aa>
 8011d5e:	6121      	str	r1, [r4, #16]
 8011d60:	b913      	cbnz	r3, 8011d68 <_printf_float+0x19c>
 8011d62:	6822      	ldr	r2, [r4, #0]
 8011d64:	07d0      	lsls	r0, r2, #31
 8011d66:	d502      	bpl.n	8011d6e <_printf_float+0x1a2>
 8011d68:	3301      	adds	r3, #1
 8011d6a:	440b      	add	r3, r1
 8011d6c:	6123      	str	r3, [r4, #16]
 8011d6e:	65a1      	str	r1, [r4, #88]	; 0x58
 8011d70:	f04f 0900 	mov.w	r9, #0
 8011d74:	e7de      	b.n	8011d34 <_printf_float+0x168>
 8011d76:	b913      	cbnz	r3, 8011d7e <_printf_float+0x1b2>
 8011d78:	6822      	ldr	r2, [r4, #0]
 8011d7a:	07d2      	lsls	r2, r2, #31
 8011d7c:	d501      	bpl.n	8011d82 <_printf_float+0x1b6>
 8011d7e:	3302      	adds	r3, #2
 8011d80:	e7f4      	b.n	8011d6c <_printf_float+0x1a0>
 8011d82:	2301      	movs	r3, #1
 8011d84:	e7f2      	b.n	8011d6c <_printf_float+0x1a0>
 8011d86:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011d8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d8c:	4299      	cmp	r1, r3
 8011d8e:	db05      	blt.n	8011d9c <_printf_float+0x1d0>
 8011d90:	6823      	ldr	r3, [r4, #0]
 8011d92:	6121      	str	r1, [r4, #16]
 8011d94:	07d8      	lsls	r0, r3, #31
 8011d96:	d5ea      	bpl.n	8011d6e <_printf_float+0x1a2>
 8011d98:	1c4b      	adds	r3, r1, #1
 8011d9a:	e7e7      	b.n	8011d6c <_printf_float+0x1a0>
 8011d9c:	2900      	cmp	r1, #0
 8011d9e:	bfd4      	ite	le
 8011da0:	f1c1 0202 	rsble	r2, r1, #2
 8011da4:	2201      	movgt	r2, #1
 8011da6:	4413      	add	r3, r2
 8011da8:	e7e0      	b.n	8011d6c <_printf_float+0x1a0>
 8011daa:	6823      	ldr	r3, [r4, #0]
 8011dac:	055a      	lsls	r2, r3, #21
 8011dae:	d407      	bmi.n	8011dc0 <_printf_float+0x1f4>
 8011db0:	6923      	ldr	r3, [r4, #16]
 8011db2:	4642      	mov	r2, r8
 8011db4:	4631      	mov	r1, r6
 8011db6:	4628      	mov	r0, r5
 8011db8:	47b8      	blx	r7
 8011dba:	3001      	adds	r0, #1
 8011dbc:	d12c      	bne.n	8011e18 <_printf_float+0x24c>
 8011dbe:	e764      	b.n	8011c8a <_printf_float+0xbe>
 8011dc0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011dc4:	f240 80e0 	bls.w	8011f88 <_printf_float+0x3bc>
 8011dc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011dcc:	2200      	movs	r2, #0
 8011dce:	2300      	movs	r3, #0
 8011dd0:	f7ee fe9a 	bl	8000b08 <__aeabi_dcmpeq>
 8011dd4:	2800      	cmp	r0, #0
 8011dd6:	d034      	beq.n	8011e42 <_printf_float+0x276>
 8011dd8:	4a37      	ldr	r2, [pc, #220]	; (8011eb8 <_printf_float+0x2ec>)
 8011dda:	2301      	movs	r3, #1
 8011ddc:	4631      	mov	r1, r6
 8011dde:	4628      	mov	r0, r5
 8011de0:	47b8      	blx	r7
 8011de2:	3001      	adds	r0, #1
 8011de4:	f43f af51 	beq.w	8011c8a <_printf_float+0xbe>
 8011de8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011dec:	429a      	cmp	r2, r3
 8011dee:	db02      	blt.n	8011df6 <_printf_float+0x22a>
 8011df0:	6823      	ldr	r3, [r4, #0]
 8011df2:	07d8      	lsls	r0, r3, #31
 8011df4:	d510      	bpl.n	8011e18 <_printf_float+0x24c>
 8011df6:	ee18 3a10 	vmov	r3, s16
 8011dfa:	4652      	mov	r2, sl
 8011dfc:	4631      	mov	r1, r6
 8011dfe:	4628      	mov	r0, r5
 8011e00:	47b8      	blx	r7
 8011e02:	3001      	adds	r0, #1
 8011e04:	f43f af41 	beq.w	8011c8a <_printf_float+0xbe>
 8011e08:	f04f 0800 	mov.w	r8, #0
 8011e0c:	f104 091a 	add.w	r9, r4, #26
 8011e10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e12:	3b01      	subs	r3, #1
 8011e14:	4543      	cmp	r3, r8
 8011e16:	dc09      	bgt.n	8011e2c <_printf_float+0x260>
 8011e18:	6823      	ldr	r3, [r4, #0]
 8011e1a:	079b      	lsls	r3, r3, #30
 8011e1c:	f100 8107 	bmi.w	801202e <_printf_float+0x462>
 8011e20:	68e0      	ldr	r0, [r4, #12]
 8011e22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011e24:	4298      	cmp	r0, r3
 8011e26:	bfb8      	it	lt
 8011e28:	4618      	movlt	r0, r3
 8011e2a:	e730      	b.n	8011c8e <_printf_float+0xc2>
 8011e2c:	2301      	movs	r3, #1
 8011e2e:	464a      	mov	r2, r9
 8011e30:	4631      	mov	r1, r6
 8011e32:	4628      	mov	r0, r5
 8011e34:	47b8      	blx	r7
 8011e36:	3001      	adds	r0, #1
 8011e38:	f43f af27 	beq.w	8011c8a <_printf_float+0xbe>
 8011e3c:	f108 0801 	add.w	r8, r8, #1
 8011e40:	e7e6      	b.n	8011e10 <_printf_float+0x244>
 8011e42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	dc39      	bgt.n	8011ebc <_printf_float+0x2f0>
 8011e48:	4a1b      	ldr	r2, [pc, #108]	; (8011eb8 <_printf_float+0x2ec>)
 8011e4a:	2301      	movs	r3, #1
 8011e4c:	4631      	mov	r1, r6
 8011e4e:	4628      	mov	r0, r5
 8011e50:	47b8      	blx	r7
 8011e52:	3001      	adds	r0, #1
 8011e54:	f43f af19 	beq.w	8011c8a <_printf_float+0xbe>
 8011e58:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011e5c:	4313      	orrs	r3, r2
 8011e5e:	d102      	bne.n	8011e66 <_printf_float+0x29a>
 8011e60:	6823      	ldr	r3, [r4, #0]
 8011e62:	07d9      	lsls	r1, r3, #31
 8011e64:	d5d8      	bpl.n	8011e18 <_printf_float+0x24c>
 8011e66:	ee18 3a10 	vmov	r3, s16
 8011e6a:	4652      	mov	r2, sl
 8011e6c:	4631      	mov	r1, r6
 8011e6e:	4628      	mov	r0, r5
 8011e70:	47b8      	blx	r7
 8011e72:	3001      	adds	r0, #1
 8011e74:	f43f af09 	beq.w	8011c8a <_printf_float+0xbe>
 8011e78:	f04f 0900 	mov.w	r9, #0
 8011e7c:	f104 0a1a 	add.w	sl, r4, #26
 8011e80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e82:	425b      	negs	r3, r3
 8011e84:	454b      	cmp	r3, r9
 8011e86:	dc01      	bgt.n	8011e8c <_printf_float+0x2c0>
 8011e88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e8a:	e792      	b.n	8011db2 <_printf_float+0x1e6>
 8011e8c:	2301      	movs	r3, #1
 8011e8e:	4652      	mov	r2, sl
 8011e90:	4631      	mov	r1, r6
 8011e92:	4628      	mov	r0, r5
 8011e94:	47b8      	blx	r7
 8011e96:	3001      	adds	r0, #1
 8011e98:	f43f aef7 	beq.w	8011c8a <_printf_float+0xbe>
 8011e9c:	f109 0901 	add.w	r9, r9, #1
 8011ea0:	e7ee      	b.n	8011e80 <_printf_float+0x2b4>
 8011ea2:	bf00      	nop
 8011ea4:	7fefffff 	.word	0x7fefffff
 8011ea8:	080d69ce 	.word	0x080d69ce
 8011eac:	080d69d2 	.word	0x080d69d2
 8011eb0:	080d69d6 	.word	0x080d69d6
 8011eb4:	080d69da 	.word	0x080d69da
 8011eb8:	080d69de 	.word	0x080d69de
 8011ebc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011ebe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011ec0:	429a      	cmp	r2, r3
 8011ec2:	bfa8      	it	ge
 8011ec4:	461a      	movge	r2, r3
 8011ec6:	2a00      	cmp	r2, #0
 8011ec8:	4691      	mov	r9, r2
 8011eca:	dc37      	bgt.n	8011f3c <_printf_float+0x370>
 8011ecc:	f04f 0b00 	mov.w	fp, #0
 8011ed0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011ed4:	f104 021a 	add.w	r2, r4, #26
 8011ed8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011eda:	9305      	str	r3, [sp, #20]
 8011edc:	eba3 0309 	sub.w	r3, r3, r9
 8011ee0:	455b      	cmp	r3, fp
 8011ee2:	dc33      	bgt.n	8011f4c <_printf_float+0x380>
 8011ee4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011ee8:	429a      	cmp	r2, r3
 8011eea:	db3b      	blt.n	8011f64 <_printf_float+0x398>
 8011eec:	6823      	ldr	r3, [r4, #0]
 8011eee:	07da      	lsls	r2, r3, #31
 8011ef0:	d438      	bmi.n	8011f64 <_printf_float+0x398>
 8011ef2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011ef6:	eba2 0903 	sub.w	r9, r2, r3
 8011efa:	9b05      	ldr	r3, [sp, #20]
 8011efc:	1ad2      	subs	r2, r2, r3
 8011efe:	4591      	cmp	r9, r2
 8011f00:	bfa8      	it	ge
 8011f02:	4691      	movge	r9, r2
 8011f04:	f1b9 0f00 	cmp.w	r9, #0
 8011f08:	dc35      	bgt.n	8011f76 <_printf_float+0x3aa>
 8011f0a:	f04f 0800 	mov.w	r8, #0
 8011f0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011f12:	f104 0a1a 	add.w	sl, r4, #26
 8011f16:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011f1a:	1a9b      	subs	r3, r3, r2
 8011f1c:	eba3 0309 	sub.w	r3, r3, r9
 8011f20:	4543      	cmp	r3, r8
 8011f22:	f77f af79 	ble.w	8011e18 <_printf_float+0x24c>
 8011f26:	2301      	movs	r3, #1
 8011f28:	4652      	mov	r2, sl
 8011f2a:	4631      	mov	r1, r6
 8011f2c:	4628      	mov	r0, r5
 8011f2e:	47b8      	blx	r7
 8011f30:	3001      	adds	r0, #1
 8011f32:	f43f aeaa 	beq.w	8011c8a <_printf_float+0xbe>
 8011f36:	f108 0801 	add.w	r8, r8, #1
 8011f3a:	e7ec      	b.n	8011f16 <_printf_float+0x34a>
 8011f3c:	4613      	mov	r3, r2
 8011f3e:	4631      	mov	r1, r6
 8011f40:	4642      	mov	r2, r8
 8011f42:	4628      	mov	r0, r5
 8011f44:	47b8      	blx	r7
 8011f46:	3001      	adds	r0, #1
 8011f48:	d1c0      	bne.n	8011ecc <_printf_float+0x300>
 8011f4a:	e69e      	b.n	8011c8a <_printf_float+0xbe>
 8011f4c:	2301      	movs	r3, #1
 8011f4e:	4631      	mov	r1, r6
 8011f50:	4628      	mov	r0, r5
 8011f52:	9205      	str	r2, [sp, #20]
 8011f54:	47b8      	blx	r7
 8011f56:	3001      	adds	r0, #1
 8011f58:	f43f ae97 	beq.w	8011c8a <_printf_float+0xbe>
 8011f5c:	9a05      	ldr	r2, [sp, #20]
 8011f5e:	f10b 0b01 	add.w	fp, fp, #1
 8011f62:	e7b9      	b.n	8011ed8 <_printf_float+0x30c>
 8011f64:	ee18 3a10 	vmov	r3, s16
 8011f68:	4652      	mov	r2, sl
 8011f6a:	4631      	mov	r1, r6
 8011f6c:	4628      	mov	r0, r5
 8011f6e:	47b8      	blx	r7
 8011f70:	3001      	adds	r0, #1
 8011f72:	d1be      	bne.n	8011ef2 <_printf_float+0x326>
 8011f74:	e689      	b.n	8011c8a <_printf_float+0xbe>
 8011f76:	9a05      	ldr	r2, [sp, #20]
 8011f78:	464b      	mov	r3, r9
 8011f7a:	4442      	add	r2, r8
 8011f7c:	4631      	mov	r1, r6
 8011f7e:	4628      	mov	r0, r5
 8011f80:	47b8      	blx	r7
 8011f82:	3001      	adds	r0, #1
 8011f84:	d1c1      	bne.n	8011f0a <_printf_float+0x33e>
 8011f86:	e680      	b.n	8011c8a <_printf_float+0xbe>
 8011f88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011f8a:	2a01      	cmp	r2, #1
 8011f8c:	dc01      	bgt.n	8011f92 <_printf_float+0x3c6>
 8011f8e:	07db      	lsls	r3, r3, #31
 8011f90:	d53a      	bpl.n	8012008 <_printf_float+0x43c>
 8011f92:	2301      	movs	r3, #1
 8011f94:	4642      	mov	r2, r8
 8011f96:	4631      	mov	r1, r6
 8011f98:	4628      	mov	r0, r5
 8011f9a:	47b8      	blx	r7
 8011f9c:	3001      	adds	r0, #1
 8011f9e:	f43f ae74 	beq.w	8011c8a <_printf_float+0xbe>
 8011fa2:	ee18 3a10 	vmov	r3, s16
 8011fa6:	4652      	mov	r2, sl
 8011fa8:	4631      	mov	r1, r6
 8011faa:	4628      	mov	r0, r5
 8011fac:	47b8      	blx	r7
 8011fae:	3001      	adds	r0, #1
 8011fb0:	f43f ae6b 	beq.w	8011c8a <_printf_float+0xbe>
 8011fb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011fb8:	2200      	movs	r2, #0
 8011fba:	2300      	movs	r3, #0
 8011fbc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8011fc0:	f7ee fda2 	bl	8000b08 <__aeabi_dcmpeq>
 8011fc4:	b9d8      	cbnz	r0, 8011ffe <_printf_float+0x432>
 8011fc6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011fca:	f108 0201 	add.w	r2, r8, #1
 8011fce:	4631      	mov	r1, r6
 8011fd0:	4628      	mov	r0, r5
 8011fd2:	47b8      	blx	r7
 8011fd4:	3001      	adds	r0, #1
 8011fd6:	d10e      	bne.n	8011ff6 <_printf_float+0x42a>
 8011fd8:	e657      	b.n	8011c8a <_printf_float+0xbe>
 8011fda:	2301      	movs	r3, #1
 8011fdc:	4652      	mov	r2, sl
 8011fde:	4631      	mov	r1, r6
 8011fe0:	4628      	mov	r0, r5
 8011fe2:	47b8      	blx	r7
 8011fe4:	3001      	adds	r0, #1
 8011fe6:	f43f ae50 	beq.w	8011c8a <_printf_float+0xbe>
 8011fea:	f108 0801 	add.w	r8, r8, #1
 8011fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011ff0:	3b01      	subs	r3, #1
 8011ff2:	4543      	cmp	r3, r8
 8011ff4:	dcf1      	bgt.n	8011fda <_printf_float+0x40e>
 8011ff6:	464b      	mov	r3, r9
 8011ff8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011ffc:	e6da      	b.n	8011db4 <_printf_float+0x1e8>
 8011ffe:	f04f 0800 	mov.w	r8, #0
 8012002:	f104 0a1a 	add.w	sl, r4, #26
 8012006:	e7f2      	b.n	8011fee <_printf_float+0x422>
 8012008:	2301      	movs	r3, #1
 801200a:	4642      	mov	r2, r8
 801200c:	e7df      	b.n	8011fce <_printf_float+0x402>
 801200e:	2301      	movs	r3, #1
 8012010:	464a      	mov	r2, r9
 8012012:	4631      	mov	r1, r6
 8012014:	4628      	mov	r0, r5
 8012016:	47b8      	blx	r7
 8012018:	3001      	adds	r0, #1
 801201a:	f43f ae36 	beq.w	8011c8a <_printf_float+0xbe>
 801201e:	f108 0801 	add.w	r8, r8, #1
 8012022:	68e3      	ldr	r3, [r4, #12]
 8012024:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012026:	1a5b      	subs	r3, r3, r1
 8012028:	4543      	cmp	r3, r8
 801202a:	dcf0      	bgt.n	801200e <_printf_float+0x442>
 801202c:	e6f8      	b.n	8011e20 <_printf_float+0x254>
 801202e:	f04f 0800 	mov.w	r8, #0
 8012032:	f104 0919 	add.w	r9, r4, #25
 8012036:	e7f4      	b.n	8012022 <_printf_float+0x456>

08012038 <_printf_common>:
 8012038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801203c:	4616      	mov	r6, r2
 801203e:	4699      	mov	r9, r3
 8012040:	688a      	ldr	r2, [r1, #8]
 8012042:	690b      	ldr	r3, [r1, #16]
 8012044:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012048:	4293      	cmp	r3, r2
 801204a:	bfb8      	it	lt
 801204c:	4613      	movlt	r3, r2
 801204e:	6033      	str	r3, [r6, #0]
 8012050:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012054:	4607      	mov	r7, r0
 8012056:	460c      	mov	r4, r1
 8012058:	b10a      	cbz	r2, 801205e <_printf_common+0x26>
 801205a:	3301      	adds	r3, #1
 801205c:	6033      	str	r3, [r6, #0]
 801205e:	6823      	ldr	r3, [r4, #0]
 8012060:	0699      	lsls	r1, r3, #26
 8012062:	bf42      	ittt	mi
 8012064:	6833      	ldrmi	r3, [r6, #0]
 8012066:	3302      	addmi	r3, #2
 8012068:	6033      	strmi	r3, [r6, #0]
 801206a:	6825      	ldr	r5, [r4, #0]
 801206c:	f015 0506 	ands.w	r5, r5, #6
 8012070:	d106      	bne.n	8012080 <_printf_common+0x48>
 8012072:	f104 0a19 	add.w	sl, r4, #25
 8012076:	68e3      	ldr	r3, [r4, #12]
 8012078:	6832      	ldr	r2, [r6, #0]
 801207a:	1a9b      	subs	r3, r3, r2
 801207c:	42ab      	cmp	r3, r5
 801207e:	dc26      	bgt.n	80120ce <_printf_common+0x96>
 8012080:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012084:	1e13      	subs	r3, r2, #0
 8012086:	6822      	ldr	r2, [r4, #0]
 8012088:	bf18      	it	ne
 801208a:	2301      	movne	r3, #1
 801208c:	0692      	lsls	r2, r2, #26
 801208e:	d42b      	bmi.n	80120e8 <_printf_common+0xb0>
 8012090:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012094:	4649      	mov	r1, r9
 8012096:	4638      	mov	r0, r7
 8012098:	47c0      	blx	r8
 801209a:	3001      	adds	r0, #1
 801209c:	d01e      	beq.n	80120dc <_printf_common+0xa4>
 801209e:	6823      	ldr	r3, [r4, #0]
 80120a0:	6922      	ldr	r2, [r4, #16]
 80120a2:	f003 0306 	and.w	r3, r3, #6
 80120a6:	2b04      	cmp	r3, #4
 80120a8:	bf02      	ittt	eq
 80120aa:	68e5      	ldreq	r5, [r4, #12]
 80120ac:	6833      	ldreq	r3, [r6, #0]
 80120ae:	1aed      	subeq	r5, r5, r3
 80120b0:	68a3      	ldr	r3, [r4, #8]
 80120b2:	bf0c      	ite	eq
 80120b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80120b8:	2500      	movne	r5, #0
 80120ba:	4293      	cmp	r3, r2
 80120bc:	bfc4      	itt	gt
 80120be:	1a9b      	subgt	r3, r3, r2
 80120c0:	18ed      	addgt	r5, r5, r3
 80120c2:	2600      	movs	r6, #0
 80120c4:	341a      	adds	r4, #26
 80120c6:	42b5      	cmp	r5, r6
 80120c8:	d11a      	bne.n	8012100 <_printf_common+0xc8>
 80120ca:	2000      	movs	r0, #0
 80120cc:	e008      	b.n	80120e0 <_printf_common+0xa8>
 80120ce:	2301      	movs	r3, #1
 80120d0:	4652      	mov	r2, sl
 80120d2:	4649      	mov	r1, r9
 80120d4:	4638      	mov	r0, r7
 80120d6:	47c0      	blx	r8
 80120d8:	3001      	adds	r0, #1
 80120da:	d103      	bne.n	80120e4 <_printf_common+0xac>
 80120dc:	f04f 30ff 	mov.w	r0, #4294967295
 80120e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120e4:	3501      	adds	r5, #1
 80120e6:	e7c6      	b.n	8012076 <_printf_common+0x3e>
 80120e8:	18e1      	adds	r1, r4, r3
 80120ea:	1c5a      	adds	r2, r3, #1
 80120ec:	2030      	movs	r0, #48	; 0x30
 80120ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80120f2:	4422      	add	r2, r4
 80120f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80120f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80120fc:	3302      	adds	r3, #2
 80120fe:	e7c7      	b.n	8012090 <_printf_common+0x58>
 8012100:	2301      	movs	r3, #1
 8012102:	4622      	mov	r2, r4
 8012104:	4649      	mov	r1, r9
 8012106:	4638      	mov	r0, r7
 8012108:	47c0      	blx	r8
 801210a:	3001      	adds	r0, #1
 801210c:	d0e6      	beq.n	80120dc <_printf_common+0xa4>
 801210e:	3601      	adds	r6, #1
 8012110:	e7d9      	b.n	80120c6 <_printf_common+0x8e>
	...

08012114 <_printf_i>:
 8012114:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012118:	7e0f      	ldrb	r7, [r1, #24]
 801211a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801211c:	2f78      	cmp	r7, #120	; 0x78
 801211e:	4691      	mov	r9, r2
 8012120:	4680      	mov	r8, r0
 8012122:	460c      	mov	r4, r1
 8012124:	469a      	mov	sl, r3
 8012126:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801212a:	d807      	bhi.n	801213c <_printf_i+0x28>
 801212c:	2f62      	cmp	r7, #98	; 0x62
 801212e:	d80a      	bhi.n	8012146 <_printf_i+0x32>
 8012130:	2f00      	cmp	r7, #0
 8012132:	f000 80d4 	beq.w	80122de <_printf_i+0x1ca>
 8012136:	2f58      	cmp	r7, #88	; 0x58
 8012138:	f000 80c0 	beq.w	80122bc <_printf_i+0x1a8>
 801213c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012140:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012144:	e03a      	b.n	80121bc <_printf_i+0xa8>
 8012146:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801214a:	2b15      	cmp	r3, #21
 801214c:	d8f6      	bhi.n	801213c <_printf_i+0x28>
 801214e:	a101      	add	r1, pc, #4	; (adr r1, 8012154 <_printf_i+0x40>)
 8012150:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012154:	080121ad 	.word	0x080121ad
 8012158:	080121c1 	.word	0x080121c1
 801215c:	0801213d 	.word	0x0801213d
 8012160:	0801213d 	.word	0x0801213d
 8012164:	0801213d 	.word	0x0801213d
 8012168:	0801213d 	.word	0x0801213d
 801216c:	080121c1 	.word	0x080121c1
 8012170:	0801213d 	.word	0x0801213d
 8012174:	0801213d 	.word	0x0801213d
 8012178:	0801213d 	.word	0x0801213d
 801217c:	0801213d 	.word	0x0801213d
 8012180:	080122c5 	.word	0x080122c5
 8012184:	080121ed 	.word	0x080121ed
 8012188:	0801227f 	.word	0x0801227f
 801218c:	0801213d 	.word	0x0801213d
 8012190:	0801213d 	.word	0x0801213d
 8012194:	080122e7 	.word	0x080122e7
 8012198:	0801213d 	.word	0x0801213d
 801219c:	080121ed 	.word	0x080121ed
 80121a0:	0801213d 	.word	0x0801213d
 80121a4:	0801213d 	.word	0x0801213d
 80121a8:	08012287 	.word	0x08012287
 80121ac:	682b      	ldr	r3, [r5, #0]
 80121ae:	1d1a      	adds	r2, r3, #4
 80121b0:	681b      	ldr	r3, [r3, #0]
 80121b2:	602a      	str	r2, [r5, #0]
 80121b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80121b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80121bc:	2301      	movs	r3, #1
 80121be:	e09f      	b.n	8012300 <_printf_i+0x1ec>
 80121c0:	6820      	ldr	r0, [r4, #0]
 80121c2:	682b      	ldr	r3, [r5, #0]
 80121c4:	0607      	lsls	r7, r0, #24
 80121c6:	f103 0104 	add.w	r1, r3, #4
 80121ca:	6029      	str	r1, [r5, #0]
 80121cc:	d501      	bpl.n	80121d2 <_printf_i+0xbe>
 80121ce:	681e      	ldr	r6, [r3, #0]
 80121d0:	e003      	b.n	80121da <_printf_i+0xc6>
 80121d2:	0646      	lsls	r6, r0, #25
 80121d4:	d5fb      	bpl.n	80121ce <_printf_i+0xba>
 80121d6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80121da:	2e00      	cmp	r6, #0
 80121dc:	da03      	bge.n	80121e6 <_printf_i+0xd2>
 80121de:	232d      	movs	r3, #45	; 0x2d
 80121e0:	4276      	negs	r6, r6
 80121e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80121e6:	485a      	ldr	r0, [pc, #360]	; (8012350 <_printf_i+0x23c>)
 80121e8:	230a      	movs	r3, #10
 80121ea:	e012      	b.n	8012212 <_printf_i+0xfe>
 80121ec:	682b      	ldr	r3, [r5, #0]
 80121ee:	6820      	ldr	r0, [r4, #0]
 80121f0:	1d19      	adds	r1, r3, #4
 80121f2:	6029      	str	r1, [r5, #0]
 80121f4:	0605      	lsls	r5, r0, #24
 80121f6:	d501      	bpl.n	80121fc <_printf_i+0xe8>
 80121f8:	681e      	ldr	r6, [r3, #0]
 80121fa:	e002      	b.n	8012202 <_printf_i+0xee>
 80121fc:	0641      	lsls	r1, r0, #25
 80121fe:	d5fb      	bpl.n	80121f8 <_printf_i+0xe4>
 8012200:	881e      	ldrh	r6, [r3, #0]
 8012202:	4853      	ldr	r0, [pc, #332]	; (8012350 <_printf_i+0x23c>)
 8012204:	2f6f      	cmp	r7, #111	; 0x6f
 8012206:	bf0c      	ite	eq
 8012208:	2308      	moveq	r3, #8
 801220a:	230a      	movne	r3, #10
 801220c:	2100      	movs	r1, #0
 801220e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012212:	6865      	ldr	r5, [r4, #4]
 8012214:	60a5      	str	r5, [r4, #8]
 8012216:	2d00      	cmp	r5, #0
 8012218:	bfa2      	ittt	ge
 801221a:	6821      	ldrge	r1, [r4, #0]
 801221c:	f021 0104 	bicge.w	r1, r1, #4
 8012220:	6021      	strge	r1, [r4, #0]
 8012222:	b90e      	cbnz	r6, 8012228 <_printf_i+0x114>
 8012224:	2d00      	cmp	r5, #0
 8012226:	d04b      	beq.n	80122c0 <_printf_i+0x1ac>
 8012228:	4615      	mov	r5, r2
 801222a:	fbb6 f1f3 	udiv	r1, r6, r3
 801222e:	fb03 6711 	mls	r7, r3, r1, r6
 8012232:	5dc7      	ldrb	r7, [r0, r7]
 8012234:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8012238:	4637      	mov	r7, r6
 801223a:	42bb      	cmp	r3, r7
 801223c:	460e      	mov	r6, r1
 801223e:	d9f4      	bls.n	801222a <_printf_i+0x116>
 8012240:	2b08      	cmp	r3, #8
 8012242:	d10b      	bne.n	801225c <_printf_i+0x148>
 8012244:	6823      	ldr	r3, [r4, #0]
 8012246:	07de      	lsls	r6, r3, #31
 8012248:	d508      	bpl.n	801225c <_printf_i+0x148>
 801224a:	6923      	ldr	r3, [r4, #16]
 801224c:	6861      	ldr	r1, [r4, #4]
 801224e:	4299      	cmp	r1, r3
 8012250:	bfde      	ittt	le
 8012252:	2330      	movle	r3, #48	; 0x30
 8012254:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012258:	f105 35ff 	addle.w	r5, r5, #4294967295
 801225c:	1b52      	subs	r2, r2, r5
 801225e:	6122      	str	r2, [r4, #16]
 8012260:	f8cd a000 	str.w	sl, [sp]
 8012264:	464b      	mov	r3, r9
 8012266:	aa03      	add	r2, sp, #12
 8012268:	4621      	mov	r1, r4
 801226a:	4640      	mov	r0, r8
 801226c:	f7ff fee4 	bl	8012038 <_printf_common>
 8012270:	3001      	adds	r0, #1
 8012272:	d14a      	bne.n	801230a <_printf_i+0x1f6>
 8012274:	f04f 30ff 	mov.w	r0, #4294967295
 8012278:	b004      	add	sp, #16
 801227a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801227e:	6823      	ldr	r3, [r4, #0]
 8012280:	f043 0320 	orr.w	r3, r3, #32
 8012284:	6023      	str	r3, [r4, #0]
 8012286:	4833      	ldr	r0, [pc, #204]	; (8012354 <_printf_i+0x240>)
 8012288:	2778      	movs	r7, #120	; 0x78
 801228a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801228e:	6823      	ldr	r3, [r4, #0]
 8012290:	6829      	ldr	r1, [r5, #0]
 8012292:	061f      	lsls	r7, r3, #24
 8012294:	f851 6b04 	ldr.w	r6, [r1], #4
 8012298:	d402      	bmi.n	80122a0 <_printf_i+0x18c>
 801229a:	065f      	lsls	r7, r3, #25
 801229c:	bf48      	it	mi
 801229e:	b2b6      	uxthmi	r6, r6
 80122a0:	07df      	lsls	r7, r3, #31
 80122a2:	bf48      	it	mi
 80122a4:	f043 0320 	orrmi.w	r3, r3, #32
 80122a8:	6029      	str	r1, [r5, #0]
 80122aa:	bf48      	it	mi
 80122ac:	6023      	strmi	r3, [r4, #0]
 80122ae:	b91e      	cbnz	r6, 80122b8 <_printf_i+0x1a4>
 80122b0:	6823      	ldr	r3, [r4, #0]
 80122b2:	f023 0320 	bic.w	r3, r3, #32
 80122b6:	6023      	str	r3, [r4, #0]
 80122b8:	2310      	movs	r3, #16
 80122ba:	e7a7      	b.n	801220c <_printf_i+0xf8>
 80122bc:	4824      	ldr	r0, [pc, #144]	; (8012350 <_printf_i+0x23c>)
 80122be:	e7e4      	b.n	801228a <_printf_i+0x176>
 80122c0:	4615      	mov	r5, r2
 80122c2:	e7bd      	b.n	8012240 <_printf_i+0x12c>
 80122c4:	682b      	ldr	r3, [r5, #0]
 80122c6:	6826      	ldr	r6, [r4, #0]
 80122c8:	6961      	ldr	r1, [r4, #20]
 80122ca:	1d18      	adds	r0, r3, #4
 80122cc:	6028      	str	r0, [r5, #0]
 80122ce:	0635      	lsls	r5, r6, #24
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	d501      	bpl.n	80122d8 <_printf_i+0x1c4>
 80122d4:	6019      	str	r1, [r3, #0]
 80122d6:	e002      	b.n	80122de <_printf_i+0x1ca>
 80122d8:	0670      	lsls	r0, r6, #25
 80122da:	d5fb      	bpl.n	80122d4 <_printf_i+0x1c0>
 80122dc:	8019      	strh	r1, [r3, #0]
 80122de:	2300      	movs	r3, #0
 80122e0:	6123      	str	r3, [r4, #16]
 80122e2:	4615      	mov	r5, r2
 80122e4:	e7bc      	b.n	8012260 <_printf_i+0x14c>
 80122e6:	682b      	ldr	r3, [r5, #0]
 80122e8:	1d1a      	adds	r2, r3, #4
 80122ea:	602a      	str	r2, [r5, #0]
 80122ec:	681d      	ldr	r5, [r3, #0]
 80122ee:	6862      	ldr	r2, [r4, #4]
 80122f0:	2100      	movs	r1, #0
 80122f2:	4628      	mov	r0, r5
 80122f4:	f7ed ff8c 	bl	8000210 <memchr>
 80122f8:	b108      	cbz	r0, 80122fe <_printf_i+0x1ea>
 80122fa:	1b40      	subs	r0, r0, r5
 80122fc:	6060      	str	r0, [r4, #4]
 80122fe:	6863      	ldr	r3, [r4, #4]
 8012300:	6123      	str	r3, [r4, #16]
 8012302:	2300      	movs	r3, #0
 8012304:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012308:	e7aa      	b.n	8012260 <_printf_i+0x14c>
 801230a:	6923      	ldr	r3, [r4, #16]
 801230c:	462a      	mov	r2, r5
 801230e:	4649      	mov	r1, r9
 8012310:	4640      	mov	r0, r8
 8012312:	47d0      	blx	sl
 8012314:	3001      	adds	r0, #1
 8012316:	d0ad      	beq.n	8012274 <_printf_i+0x160>
 8012318:	6823      	ldr	r3, [r4, #0]
 801231a:	079b      	lsls	r3, r3, #30
 801231c:	d413      	bmi.n	8012346 <_printf_i+0x232>
 801231e:	68e0      	ldr	r0, [r4, #12]
 8012320:	9b03      	ldr	r3, [sp, #12]
 8012322:	4298      	cmp	r0, r3
 8012324:	bfb8      	it	lt
 8012326:	4618      	movlt	r0, r3
 8012328:	e7a6      	b.n	8012278 <_printf_i+0x164>
 801232a:	2301      	movs	r3, #1
 801232c:	4632      	mov	r2, r6
 801232e:	4649      	mov	r1, r9
 8012330:	4640      	mov	r0, r8
 8012332:	47d0      	blx	sl
 8012334:	3001      	adds	r0, #1
 8012336:	d09d      	beq.n	8012274 <_printf_i+0x160>
 8012338:	3501      	adds	r5, #1
 801233a:	68e3      	ldr	r3, [r4, #12]
 801233c:	9903      	ldr	r1, [sp, #12]
 801233e:	1a5b      	subs	r3, r3, r1
 8012340:	42ab      	cmp	r3, r5
 8012342:	dcf2      	bgt.n	801232a <_printf_i+0x216>
 8012344:	e7eb      	b.n	801231e <_printf_i+0x20a>
 8012346:	2500      	movs	r5, #0
 8012348:	f104 0619 	add.w	r6, r4, #25
 801234c:	e7f5      	b.n	801233a <_printf_i+0x226>
 801234e:	bf00      	nop
 8012350:	080d69e0 	.word	0x080d69e0
 8012354:	080d69f1 	.word	0x080d69f1

08012358 <std>:
 8012358:	2300      	movs	r3, #0
 801235a:	b510      	push	{r4, lr}
 801235c:	4604      	mov	r4, r0
 801235e:	e9c0 3300 	strd	r3, r3, [r0]
 8012362:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012366:	6083      	str	r3, [r0, #8]
 8012368:	8181      	strh	r1, [r0, #12]
 801236a:	6643      	str	r3, [r0, #100]	; 0x64
 801236c:	81c2      	strh	r2, [r0, #14]
 801236e:	6183      	str	r3, [r0, #24]
 8012370:	4619      	mov	r1, r3
 8012372:	2208      	movs	r2, #8
 8012374:	305c      	adds	r0, #92	; 0x5c
 8012376:	f000 f914 	bl	80125a2 <memset>
 801237a:	4b0d      	ldr	r3, [pc, #52]	; (80123b0 <std+0x58>)
 801237c:	6263      	str	r3, [r4, #36]	; 0x24
 801237e:	4b0d      	ldr	r3, [pc, #52]	; (80123b4 <std+0x5c>)
 8012380:	62a3      	str	r3, [r4, #40]	; 0x28
 8012382:	4b0d      	ldr	r3, [pc, #52]	; (80123b8 <std+0x60>)
 8012384:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012386:	4b0d      	ldr	r3, [pc, #52]	; (80123bc <std+0x64>)
 8012388:	6323      	str	r3, [r4, #48]	; 0x30
 801238a:	4b0d      	ldr	r3, [pc, #52]	; (80123c0 <std+0x68>)
 801238c:	6224      	str	r4, [r4, #32]
 801238e:	429c      	cmp	r4, r3
 8012390:	d006      	beq.n	80123a0 <std+0x48>
 8012392:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8012396:	4294      	cmp	r4, r2
 8012398:	d002      	beq.n	80123a0 <std+0x48>
 801239a:	33d0      	adds	r3, #208	; 0xd0
 801239c:	429c      	cmp	r4, r3
 801239e:	d105      	bne.n	80123ac <std+0x54>
 80123a0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80123a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80123a8:	f000 b978 	b.w	801269c <__retarget_lock_init_recursive>
 80123ac:	bd10      	pop	{r4, pc}
 80123ae:	bf00      	nop
 80123b0:	0801251d 	.word	0x0801251d
 80123b4:	0801253f 	.word	0x0801253f
 80123b8:	08012577 	.word	0x08012577
 80123bc:	0801259b 	.word	0x0801259b
 80123c0:	20038120 	.word	0x20038120

080123c4 <stdio_exit_handler>:
 80123c4:	4a02      	ldr	r2, [pc, #8]	; (80123d0 <stdio_exit_handler+0xc>)
 80123c6:	4903      	ldr	r1, [pc, #12]	; (80123d4 <stdio_exit_handler+0x10>)
 80123c8:	4803      	ldr	r0, [pc, #12]	; (80123d8 <stdio_exit_handler+0x14>)
 80123ca:	f000 b869 	b.w	80124a0 <_fwalk_sglue>
 80123ce:	bf00      	nop
 80123d0:	200000d0 	.word	0x200000d0
 80123d4:	08014051 	.word	0x08014051
 80123d8:	200000dc 	.word	0x200000dc

080123dc <cleanup_stdio>:
 80123dc:	6841      	ldr	r1, [r0, #4]
 80123de:	4b0c      	ldr	r3, [pc, #48]	; (8012410 <cleanup_stdio+0x34>)
 80123e0:	4299      	cmp	r1, r3
 80123e2:	b510      	push	{r4, lr}
 80123e4:	4604      	mov	r4, r0
 80123e6:	d001      	beq.n	80123ec <cleanup_stdio+0x10>
 80123e8:	f001 fe32 	bl	8014050 <_fflush_r>
 80123ec:	68a1      	ldr	r1, [r4, #8]
 80123ee:	4b09      	ldr	r3, [pc, #36]	; (8012414 <cleanup_stdio+0x38>)
 80123f0:	4299      	cmp	r1, r3
 80123f2:	d002      	beq.n	80123fa <cleanup_stdio+0x1e>
 80123f4:	4620      	mov	r0, r4
 80123f6:	f001 fe2b 	bl	8014050 <_fflush_r>
 80123fa:	68e1      	ldr	r1, [r4, #12]
 80123fc:	4b06      	ldr	r3, [pc, #24]	; (8012418 <cleanup_stdio+0x3c>)
 80123fe:	4299      	cmp	r1, r3
 8012400:	d004      	beq.n	801240c <cleanup_stdio+0x30>
 8012402:	4620      	mov	r0, r4
 8012404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012408:	f001 be22 	b.w	8014050 <_fflush_r>
 801240c:	bd10      	pop	{r4, pc}
 801240e:	bf00      	nop
 8012410:	20038120 	.word	0x20038120
 8012414:	20038188 	.word	0x20038188
 8012418:	200381f0 	.word	0x200381f0

0801241c <global_stdio_init.part.0>:
 801241c:	b510      	push	{r4, lr}
 801241e:	4b0b      	ldr	r3, [pc, #44]	; (801244c <global_stdio_init.part.0+0x30>)
 8012420:	4c0b      	ldr	r4, [pc, #44]	; (8012450 <global_stdio_init.part.0+0x34>)
 8012422:	4a0c      	ldr	r2, [pc, #48]	; (8012454 <global_stdio_init.part.0+0x38>)
 8012424:	601a      	str	r2, [r3, #0]
 8012426:	4620      	mov	r0, r4
 8012428:	2200      	movs	r2, #0
 801242a:	2104      	movs	r1, #4
 801242c:	f7ff ff94 	bl	8012358 <std>
 8012430:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8012434:	2201      	movs	r2, #1
 8012436:	2109      	movs	r1, #9
 8012438:	f7ff ff8e 	bl	8012358 <std>
 801243c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8012440:	2202      	movs	r2, #2
 8012442:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012446:	2112      	movs	r1, #18
 8012448:	f7ff bf86 	b.w	8012358 <std>
 801244c:	20038258 	.word	0x20038258
 8012450:	20038120 	.word	0x20038120
 8012454:	080123c5 	.word	0x080123c5

08012458 <__sfp_lock_acquire>:
 8012458:	4801      	ldr	r0, [pc, #4]	; (8012460 <__sfp_lock_acquire+0x8>)
 801245a:	f000 b920 	b.w	801269e <__retarget_lock_acquire_recursive>
 801245e:	bf00      	nop
 8012460:	20038261 	.word	0x20038261

08012464 <__sfp_lock_release>:
 8012464:	4801      	ldr	r0, [pc, #4]	; (801246c <__sfp_lock_release+0x8>)
 8012466:	f000 b91b 	b.w	80126a0 <__retarget_lock_release_recursive>
 801246a:	bf00      	nop
 801246c:	20038261 	.word	0x20038261

08012470 <__sinit>:
 8012470:	b510      	push	{r4, lr}
 8012472:	4604      	mov	r4, r0
 8012474:	f7ff fff0 	bl	8012458 <__sfp_lock_acquire>
 8012478:	6a23      	ldr	r3, [r4, #32]
 801247a:	b11b      	cbz	r3, 8012484 <__sinit+0x14>
 801247c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012480:	f7ff bff0 	b.w	8012464 <__sfp_lock_release>
 8012484:	4b04      	ldr	r3, [pc, #16]	; (8012498 <__sinit+0x28>)
 8012486:	6223      	str	r3, [r4, #32]
 8012488:	4b04      	ldr	r3, [pc, #16]	; (801249c <__sinit+0x2c>)
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	2b00      	cmp	r3, #0
 801248e:	d1f5      	bne.n	801247c <__sinit+0xc>
 8012490:	f7ff ffc4 	bl	801241c <global_stdio_init.part.0>
 8012494:	e7f2      	b.n	801247c <__sinit+0xc>
 8012496:	bf00      	nop
 8012498:	080123dd 	.word	0x080123dd
 801249c:	20038258 	.word	0x20038258

080124a0 <_fwalk_sglue>:
 80124a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80124a4:	4607      	mov	r7, r0
 80124a6:	4688      	mov	r8, r1
 80124a8:	4614      	mov	r4, r2
 80124aa:	2600      	movs	r6, #0
 80124ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80124b0:	f1b9 0901 	subs.w	r9, r9, #1
 80124b4:	d505      	bpl.n	80124c2 <_fwalk_sglue+0x22>
 80124b6:	6824      	ldr	r4, [r4, #0]
 80124b8:	2c00      	cmp	r4, #0
 80124ba:	d1f7      	bne.n	80124ac <_fwalk_sglue+0xc>
 80124bc:	4630      	mov	r0, r6
 80124be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124c2:	89ab      	ldrh	r3, [r5, #12]
 80124c4:	2b01      	cmp	r3, #1
 80124c6:	d907      	bls.n	80124d8 <_fwalk_sglue+0x38>
 80124c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80124cc:	3301      	adds	r3, #1
 80124ce:	d003      	beq.n	80124d8 <_fwalk_sglue+0x38>
 80124d0:	4629      	mov	r1, r5
 80124d2:	4638      	mov	r0, r7
 80124d4:	47c0      	blx	r8
 80124d6:	4306      	orrs	r6, r0
 80124d8:	3568      	adds	r5, #104	; 0x68
 80124da:	e7e9      	b.n	80124b0 <_fwalk_sglue+0x10>

080124dc <siprintf>:
 80124dc:	b40e      	push	{r1, r2, r3}
 80124de:	b500      	push	{lr}
 80124e0:	b09c      	sub	sp, #112	; 0x70
 80124e2:	ab1d      	add	r3, sp, #116	; 0x74
 80124e4:	9002      	str	r0, [sp, #8]
 80124e6:	9006      	str	r0, [sp, #24]
 80124e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80124ec:	4809      	ldr	r0, [pc, #36]	; (8012514 <siprintf+0x38>)
 80124ee:	9107      	str	r1, [sp, #28]
 80124f0:	9104      	str	r1, [sp, #16]
 80124f2:	4909      	ldr	r1, [pc, #36]	; (8012518 <siprintf+0x3c>)
 80124f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80124f8:	9105      	str	r1, [sp, #20]
 80124fa:	6800      	ldr	r0, [r0, #0]
 80124fc:	9301      	str	r3, [sp, #4]
 80124fe:	a902      	add	r1, sp, #8
 8012500:	f001 fc22 	bl	8013d48 <_svfiprintf_r>
 8012504:	9b02      	ldr	r3, [sp, #8]
 8012506:	2200      	movs	r2, #0
 8012508:	701a      	strb	r2, [r3, #0]
 801250a:	b01c      	add	sp, #112	; 0x70
 801250c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012510:	b003      	add	sp, #12
 8012512:	4770      	bx	lr
 8012514:	20000128 	.word	0x20000128
 8012518:	ffff0208 	.word	0xffff0208

0801251c <__sread>:
 801251c:	b510      	push	{r4, lr}
 801251e:	460c      	mov	r4, r1
 8012520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012524:	f000 f86c 	bl	8012600 <_read_r>
 8012528:	2800      	cmp	r0, #0
 801252a:	bfab      	itete	ge
 801252c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801252e:	89a3      	ldrhlt	r3, [r4, #12]
 8012530:	181b      	addge	r3, r3, r0
 8012532:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012536:	bfac      	ite	ge
 8012538:	6563      	strge	r3, [r4, #84]	; 0x54
 801253a:	81a3      	strhlt	r3, [r4, #12]
 801253c:	bd10      	pop	{r4, pc}

0801253e <__swrite>:
 801253e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012542:	461f      	mov	r7, r3
 8012544:	898b      	ldrh	r3, [r1, #12]
 8012546:	05db      	lsls	r3, r3, #23
 8012548:	4605      	mov	r5, r0
 801254a:	460c      	mov	r4, r1
 801254c:	4616      	mov	r6, r2
 801254e:	d505      	bpl.n	801255c <__swrite+0x1e>
 8012550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012554:	2302      	movs	r3, #2
 8012556:	2200      	movs	r2, #0
 8012558:	f000 f840 	bl	80125dc <_lseek_r>
 801255c:	89a3      	ldrh	r3, [r4, #12]
 801255e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012562:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012566:	81a3      	strh	r3, [r4, #12]
 8012568:	4632      	mov	r2, r6
 801256a:	463b      	mov	r3, r7
 801256c:	4628      	mov	r0, r5
 801256e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012572:	f000 b857 	b.w	8012624 <_write_r>

08012576 <__sseek>:
 8012576:	b510      	push	{r4, lr}
 8012578:	460c      	mov	r4, r1
 801257a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801257e:	f000 f82d 	bl	80125dc <_lseek_r>
 8012582:	1c43      	adds	r3, r0, #1
 8012584:	89a3      	ldrh	r3, [r4, #12]
 8012586:	bf15      	itete	ne
 8012588:	6560      	strne	r0, [r4, #84]	; 0x54
 801258a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801258e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012592:	81a3      	strheq	r3, [r4, #12]
 8012594:	bf18      	it	ne
 8012596:	81a3      	strhne	r3, [r4, #12]
 8012598:	bd10      	pop	{r4, pc}

0801259a <__sclose>:
 801259a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801259e:	f000 b80d 	b.w	80125bc <_close_r>

080125a2 <memset>:
 80125a2:	4402      	add	r2, r0
 80125a4:	4603      	mov	r3, r0
 80125a6:	4293      	cmp	r3, r2
 80125a8:	d100      	bne.n	80125ac <memset+0xa>
 80125aa:	4770      	bx	lr
 80125ac:	f803 1b01 	strb.w	r1, [r3], #1
 80125b0:	e7f9      	b.n	80125a6 <memset+0x4>
	...

080125b4 <_localeconv_r>:
 80125b4:	4800      	ldr	r0, [pc, #0]	; (80125b8 <_localeconv_r+0x4>)
 80125b6:	4770      	bx	lr
 80125b8:	2000021c 	.word	0x2000021c

080125bc <_close_r>:
 80125bc:	b538      	push	{r3, r4, r5, lr}
 80125be:	4d06      	ldr	r5, [pc, #24]	; (80125d8 <_close_r+0x1c>)
 80125c0:	2300      	movs	r3, #0
 80125c2:	4604      	mov	r4, r0
 80125c4:	4608      	mov	r0, r1
 80125c6:	602b      	str	r3, [r5, #0]
 80125c8:	f7f1 fb3f 	bl	8003c4a <_close>
 80125cc:	1c43      	adds	r3, r0, #1
 80125ce:	d102      	bne.n	80125d6 <_close_r+0x1a>
 80125d0:	682b      	ldr	r3, [r5, #0]
 80125d2:	b103      	cbz	r3, 80125d6 <_close_r+0x1a>
 80125d4:	6023      	str	r3, [r4, #0]
 80125d6:	bd38      	pop	{r3, r4, r5, pc}
 80125d8:	2003825c 	.word	0x2003825c

080125dc <_lseek_r>:
 80125dc:	b538      	push	{r3, r4, r5, lr}
 80125de:	4d07      	ldr	r5, [pc, #28]	; (80125fc <_lseek_r+0x20>)
 80125e0:	4604      	mov	r4, r0
 80125e2:	4608      	mov	r0, r1
 80125e4:	4611      	mov	r1, r2
 80125e6:	2200      	movs	r2, #0
 80125e8:	602a      	str	r2, [r5, #0]
 80125ea:	461a      	mov	r2, r3
 80125ec:	f7f1 fb54 	bl	8003c98 <_lseek>
 80125f0:	1c43      	adds	r3, r0, #1
 80125f2:	d102      	bne.n	80125fa <_lseek_r+0x1e>
 80125f4:	682b      	ldr	r3, [r5, #0]
 80125f6:	b103      	cbz	r3, 80125fa <_lseek_r+0x1e>
 80125f8:	6023      	str	r3, [r4, #0]
 80125fa:	bd38      	pop	{r3, r4, r5, pc}
 80125fc:	2003825c 	.word	0x2003825c

08012600 <_read_r>:
 8012600:	b538      	push	{r3, r4, r5, lr}
 8012602:	4d07      	ldr	r5, [pc, #28]	; (8012620 <_read_r+0x20>)
 8012604:	4604      	mov	r4, r0
 8012606:	4608      	mov	r0, r1
 8012608:	4611      	mov	r1, r2
 801260a:	2200      	movs	r2, #0
 801260c:	602a      	str	r2, [r5, #0]
 801260e:	461a      	mov	r2, r3
 8012610:	f7f1 fae2 	bl	8003bd8 <_read>
 8012614:	1c43      	adds	r3, r0, #1
 8012616:	d102      	bne.n	801261e <_read_r+0x1e>
 8012618:	682b      	ldr	r3, [r5, #0]
 801261a:	b103      	cbz	r3, 801261e <_read_r+0x1e>
 801261c:	6023      	str	r3, [r4, #0]
 801261e:	bd38      	pop	{r3, r4, r5, pc}
 8012620:	2003825c 	.word	0x2003825c

08012624 <_write_r>:
 8012624:	b538      	push	{r3, r4, r5, lr}
 8012626:	4d07      	ldr	r5, [pc, #28]	; (8012644 <_write_r+0x20>)
 8012628:	4604      	mov	r4, r0
 801262a:	4608      	mov	r0, r1
 801262c:	4611      	mov	r1, r2
 801262e:	2200      	movs	r2, #0
 8012630:	602a      	str	r2, [r5, #0]
 8012632:	461a      	mov	r2, r3
 8012634:	f7f1 faed 	bl	8003c12 <_write>
 8012638:	1c43      	adds	r3, r0, #1
 801263a:	d102      	bne.n	8012642 <_write_r+0x1e>
 801263c:	682b      	ldr	r3, [r5, #0]
 801263e:	b103      	cbz	r3, 8012642 <_write_r+0x1e>
 8012640:	6023      	str	r3, [r4, #0]
 8012642:	bd38      	pop	{r3, r4, r5, pc}
 8012644:	2003825c 	.word	0x2003825c

08012648 <__errno>:
 8012648:	4b01      	ldr	r3, [pc, #4]	; (8012650 <__errno+0x8>)
 801264a:	6818      	ldr	r0, [r3, #0]
 801264c:	4770      	bx	lr
 801264e:	bf00      	nop
 8012650:	20000128 	.word	0x20000128

08012654 <__libc_init_array>:
 8012654:	b570      	push	{r4, r5, r6, lr}
 8012656:	4d0d      	ldr	r5, [pc, #52]	; (801268c <__libc_init_array+0x38>)
 8012658:	4c0d      	ldr	r4, [pc, #52]	; (8012690 <__libc_init_array+0x3c>)
 801265a:	1b64      	subs	r4, r4, r5
 801265c:	10a4      	asrs	r4, r4, #2
 801265e:	2600      	movs	r6, #0
 8012660:	42a6      	cmp	r6, r4
 8012662:	d109      	bne.n	8012678 <__libc_init_array+0x24>
 8012664:	4d0b      	ldr	r5, [pc, #44]	; (8012694 <__libc_init_array+0x40>)
 8012666:	4c0c      	ldr	r4, [pc, #48]	; (8012698 <__libc_init_array+0x44>)
 8012668:	f002 f896 	bl	8014798 <_init>
 801266c:	1b64      	subs	r4, r4, r5
 801266e:	10a4      	asrs	r4, r4, #2
 8012670:	2600      	movs	r6, #0
 8012672:	42a6      	cmp	r6, r4
 8012674:	d105      	bne.n	8012682 <__libc_init_array+0x2e>
 8012676:	bd70      	pop	{r4, r5, r6, pc}
 8012678:	f855 3b04 	ldr.w	r3, [r5], #4
 801267c:	4798      	blx	r3
 801267e:	3601      	adds	r6, #1
 8012680:	e7ee      	b.n	8012660 <__libc_init_array+0xc>
 8012682:	f855 3b04 	ldr.w	r3, [r5], #4
 8012686:	4798      	blx	r3
 8012688:	3601      	adds	r6, #1
 801268a:	e7f2      	b.n	8012672 <__libc_init_array+0x1e>
 801268c:	080d6d44 	.word	0x080d6d44
 8012690:	080d6d44 	.word	0x080d6d44
 8012694:	080d6d44 	.word	0x080d6d44
 8012698:	080d6d48 	.word	0x080d6d48

0801269c <__retarget_lock_init_recursive>:
 801269c:	4770      	bx	lr

0801269e <__retarget_lock_acquire_recursive>:
 801269e:	4770      	bx	lr

080126a0 <__retarget_lock_release_recursive>:
 80126a0:	4770      	bx	lr

080126a2 <quorem>:
 80126a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126a6:	6903      	ldr	r3, [r0, #16]
 80126a8:	690c      	ldr	r4, [r1, #16]
 80126aa:	42a3      	cmp	r3, r4
 80126ac:	4607      	mov	r7, r0
 80126ae:	db7e      	blt.n	80127ae <quorem+0x10c>
 80126b0:	3c01      	subs	r4, #1
 80126b2:	f101 0814 	add.w	r8, r1, #20
 80126b6:	f100 0514 	add.w	r5, r0, #20
 80126ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80126be:	9301      	str	r3, [sp, #4]
 80126c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80126c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80126c8:	3301      	adds	r3, #1
 80126ca:	429a      	cmp	r2, r3
 80126cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80126d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80126d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80126d8:	d331      	bcc.n	801273e <quorem+0x9c>
 80126da:	f04f 0e00 	mov.w	lr, #0
 80126de:	4640      	mov	r0, r8
 80126e0:	46ac      	mov	ip, r5
 80126e2:	46f2      	mov	sl, lr
 80126e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80126e8:	b293      	uxth	r3, r2
 80126ea:	fb06 e303 	mla	r3, r6, r3, lr
 80126ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80126f2:	0c1a      	lsrs	r2, r3, #16
 80126f4:	b29b      	uxth	r3, r3
 80126f6:	ebaa 0303 	sub.w	r3, sl, r3
 80126fa:	f8dc a000 	ldr.w	sl, [ip]
 80126fe:	fa13 f38a 	uxtah	r3, r3, sl
 8012702:	fb06 220e 	mla	r2, r6, lr, r2
 8012706:	9300      	str	r3, [sp, #0]
 8012708:	9b00      	ldr	r3, [sp, #0]
 801270a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801270e:	b292      	uxth	r2, r2
 8012710:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012714:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012718:	f8bd 3000 	ldrh.w	r3, [sp]
 801271c:	4581      	cmp	r9, r0
 801271e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012722:	f84c 3b04 	str.w	r3, [ip], #4
 8012726:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801272a:	d2db      	bcs.n	80126e4 <quorem+0x42>
 801272c:	f855 300b 	ldr.w	r3, [r5, fp]
 8012730:	b92b      	cbnz	r3, 801273e <quorem+0x9c>
 8012732:	9b01      	ldr	r3, [sp, #4]
 8012734:	3b04      	subs	r3, #4
 8012736:	429d      	cmp	r5, r3
 8012738:	461a      	mov	r2, r3
 801273a:	d32c      	bcc.n	8012796 <quorem+0xf4>
 801273c:	613c      	str	r4, [r7, #16]
 801273e:	4638      	mov	r0, r7
 8012740:	f001 f9a8 	bl	8013a94 <__mcmp>
 8012744:	2800      	cmp	r0, #0
 8012746:	db22      	blt.n	801278e <quorem+0xec>
 8012748:	3601      	adds	r6, #1
 801274a:	4629      	mov	r1, r5
 801274c:	2000      	movs	r0, #0
 801274e:	f858 2b04 	ldr.w	r2, [r8], #4
 8012752:	f8d1 c000 	ldr.w	ip, [r1]
 8012756:	b293      	uxth	r3, r2
 8012758:	1ac3      	subs	r3, r0, r3
 801275a:	0c12      	lsrs	r2, r2, #16
 801275c:	fa13 f38c 	uxtah	r3, r3, ip
 8012760:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8012764:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012768:	b29b      	uxth	r3, r3
 801276a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801276e:	45c1      	cmp	r9, r8
 8012770:	f841 3b04 	str.w	r3, [r1], #4
 8012774:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012778:	d2e9      	bcs.n	801274e <quorem+0xac>
 801277a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801277e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012782:	b922      	cbnz	r2, 801278e <quorem+0xec>
 8012784:	3b04      	subs	r3, #4
 8012786:	429d      	cmp	r5, r3
 8012788:	461a      	mov	r2, r3
 801278a:	d30a      	bcc.n	80127a2 <quorem+0x100>
 801278c:	613c      	str	r4, [r7, #16]
 801278e:	4630      	mov	r0, r6
 8012790:	b003      	add	sp, #12
 8012792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012796:	6812      	ldr	r2, [r2, #0]
 8012798:	3b04      	subs	r3, #4
 801279a:	2a00      	cmp	r2, #0
 801279c:	d1ce      	bne.n	801273c <quorem+0x9a>
 801279e:	3c01      	subs	r4, #1
 80127a0:	e7c9      	b.n	8012736 <quorem+0x94>
 80127a2:	6812      	ldr	r2, [r2, #0]
 80127a4:	3b04      	subs	r3, #4
 80127a6:	2a00      	cmp	r2, #0
 80127a8:	d1f0      	bne.n	801278c <quorem+0xea>
 80127aa:	3c01      	subs	r4, #1
 80127ac:	e7eb      	b.n	8012786 <quorem+0xe4>
 80127ae:	2000      	movs	r0, #0
 80127b0:	e7ee      	b.n	8012790 <quorem+0xee>
 80127b2:	0000      	movs	r0, r0
 80127b4:	0000      	movs	r0, r0
	...

080127b8 <_dtoa_r>:
 80127b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127bc:	ed2d 8b04 	vpush	{d8-d9}
 80127c0:	69c5      	ldr	r5, [r0, #28]
 80127c2:	b093      	sub	sp, #76	; 0x4c
 80127c4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80127c8:	ec57 6b10 	vmov	r6, r7, d0
 80127cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80127d0:	9107      	str	r1, [sp, #28]
 80127d2:	4604      	mov	r4, r0
 80127d4:	920a      	str	r2, [sp, #40]	; 0x28
 80127d6:	930d      	str	r3, [sp, #52]	; 0x34
 80127d8:	b975      	cbnz	r5, 80127f8 <_dtoa_r+0x40>
 80127da:	2010      	movs	r0, #16
 80127dc:	f000 fe2a 	bl	8013434 <malloc>
 80127e0:	4602      	mov	r2, r0
 80127e2:	61e0      	str	r0, [r4, #28]
 80127e4:	b920      	cbnz	r0, 80127f0 <_dtoa_r+0x38>
 80127e6:	4bae      	ldr	r3, [pc, #696]	; (8012aa0 <_dtoa_r+0x2e8>)
 80127e8:	21ef      	movs	r1, #239	; 0xef
 80127ea:	48ae      	ldr	r0, [pc, #696]	; (8012aa4 <_dtoa_r+0x2ec>)
 80127ec:	f001 fc90 	bl	8014110 <__assert_func>
 80127f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80127f4:	6005      	str	r5, [r0, #0]
 80127f6:	60c5      	str	r5, [r0, #12]
 80127f8:	69e3      	ldr	r3, [r4, #28]
 80127fa:	6819      	ldr	r1, [r3, #0]
 80127fc:	b151      	cbz	r1, 8012814 <_dtoa_r+0x5c>
 80127fe:	685a      	ldr	r2, [r3, #4]
 8012800:	604a      	str	r2, [r1, #4]
 8012802:	2301      	movs	r3, #1
 8012804:	4093      	lsls	r3, r2
 8012806:	608b      	str	r3, [r1, #8]
 8012808:	4620      	mov	r0, r4
 801280a:	f000 ff07 	bl	801361c <_Bfree>
 801280e:	69e3      	ldr	r3, [r4, #28]
 8012810:	2200      	movs	r2, #0
 8012812:	601a      	str	r2, [r3, #0]
 8012814:	1e3b      	subs	r3, r7, #0
 8012816:	bfbb      	ittet	lt
 8012818:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801281c:	9303      	strlt	r3, [sp, #12]
 801281e:	2300      	movge	r3, #0
 8012820:	2201      	movlt	r2, #1
 8012822:	bfac      	ite	ge
 8012824:	f8c8 3000 	strge.w	r3, [r8]
 8012828:	f8c8 2000 	strlt.w	r2, [r8]
 801282c:	4b9e      	ldr	r3, [pc, #632]	; (8012aa8 <_dtoa_r+0x2f0>)
 801282e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012832:	ea33 0308 	bics.w	r3, r3, r8
 8012836:	d11b      	bne.n	8012870 <_dtoa_r+0xb8>
 8012838:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801283a:	f242 730f 	movw	r3, #9999	; 0x270f
 801283e:	6013      	str	r3, [r2, #0]
 8012840:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8012844:	4333      	orrs	r3, r6
 8012846:	f000 8593 	beq.w	8013370 <_dtoa_r+0xbb8>
 801284a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801284c:	b963      	cbnz	r3, 8012868 <_dtoa_r+0xb0>
 801284e:	4b97      	ldr	r3, [pc, #604]	; (8012aac <_dtoa_r+0x2f4>)
 8012850:	e027      	b.n	80128a2 <_dtoa_r+0xea>
 8012852:	4b97      	ldr	r3, [pc, #604]	; (8012ab0 <_dtoa_r+0x2f8>)
 8012854:	9300      	str	r3, [sp, #0]
 8012856:	3308      	adds	r3, #8
 8012858:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801285a:	6013      	str	r3, [r2, #0]
 801285c:	9800      	ldr	r0, [sp, #0]
 801285e:	b013      	add	sp, #76	; 0x4c
 8012860:	ecbd 8b04 	vpop	{d8-d9}
 8012864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012868:	4b90      	ldr	r3, [pc, #576]	; (8012aac <_dtoa_r+0x2f4>)
 801286a:	9300      	str	r3, [sp, #0]
 801286c:	3303      	adds	r3, #3
 801286e:	e7f3      	b.n	8012858 <_dtoa_r+0xa0>
 8012870:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012874:	2200      	movs	r2, #0
 8012876:	ec51 0b17 	vmov	r0, r1, d7
 801287a:	eeb0 8a47 	vmov.f32	s16, s14
 801287e:	eef0 8a67 	vmov.f32	s17, s15
 8012882:	2300      	movs	r3, #0
 8012884:	f7ee f940 	bl	8000b08 <__aeabi_dcmpeq>
 8012888:	4681      	mov	r9, r0
 801288a:	b160      	cbz	r0, 80128a6 <_dtoa_r+0xee>
 801288c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801288e:	2301      	movs	r3, #1
 8012890:	6013      	str	r3, [r2, #0]
 8012892:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012894:	2b00      	cmp	r3, #0
 8012896:	f000 8568 	beq.w	801336a <_dtoa_r+0xbb2>
 801289a:	4b86      	ldr	r3, [pc, #536]	; (8012ab4 <_dtoa_r+0x2fc>)
 801289c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801289e:	6013      	str	r3, [r2, #0]
 80128a0:	3b01      	subs	r3, #1
 80128a2:	9300      	str	r3, [sp, #0]
 80128a4:	e7da      	b.n	801285c <_dtoa_r+0xa4>
 80128a6:	aa10      	add	r2, sp, #64	; 0x40
 80128a8:	a911      	add	r1, sp, #68	; 0x44
 80128aa:	4620      	mov	r0, r4
 80128ac:	eeb0 0a48 	vmov.f32	s0, s16
 80128b0:	eef0 0a68 	vmov.f32	s1, s17
 80128b4:	f001 f994 	bl	8013be0 <__d2b>
 80128b8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80128bc:	4682      	mov	sl, r0
 80128be:	2d00      	cmp	r5, #0
 80128c0:	d07f      	beq.n	80129c2 <_dtoa_r+0x20a>
 80128c2:	ee18 3a90 	vmov	r3, s17
 80128c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80128ca:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80128ce:	ec51 0b18 	vmov	r0, r1, d8
 80128d2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80128d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80128da:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80128de:	4619      	mov	r1, r3
 80128e0:	2200      	movs	r2, #0
 80128e2:	4b75      	ldr	r3, [pc, #468]	; (8012ab8 <_dtoa_r+0x300>)
 80128e4:	f7ed fcf0 	bl	80002c8 <__aeabi_dsub>
 80128e8:	a367      	add	r3, pc, #412	; (adr r3, 8012a88 <_dtoa_r+0x2d0>)
 80128ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ee:	f7ed fea3 	bl	8000638 <__aeabi_dmul>
 80128f2:	a367      	add	r3, pc, #412	; (adr r3, 8012a90 <_dtoa_r+0x2d8>)
 80128f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128f8:	f7ed fce8 	bl	80002cc <__adddf3>
 80128fc:	4606      	mov	r6, r0
 80128fe:	4628      	mov	r0, r5
 8012900:	460f      	mov	r7, r1
 8012902:	f7ed fe2f 	bl	8000564 <__aeabi_i2d>
 8012906:	a364      	add	r3, pc, #400	; (adr r3, 8012a98 <_dtoa_r+0x2e0>)
 8012908:	e9d3 2300 	ldrd	r2, r3, [r3]
 801290c:	f7ed fe94 	bl	8000638 <__aeabi_dmul>
 8012910:	4602      	mov	r2, r0
 8012912:	460b      	mov	r3, r1
 8012914:	4630      	mov	r0, r6
 8012916:	4639      	mov	r1, r7
 8012918:	f7ed fcd8 	bl	80002cc <__adddf3>
 801291c:	4606      	mov	r6, r0
 801291e:	460f      	mov	r7, r1
 8012920:	f7ee f93a 	bl	8000b98 <__aeabi_d2iz>
 8012924:	2200      	movs	r2, #0
 8012926:	4683      	mov	fp, r0
 8012928:	2300      	movs	r3, #0
 801292a:	4630      	mov	r0, r6
 801292c:	4639      	mov	r1, r7
 801292e:	f7ee f8f5 	bl	8000b1c <__aeabi_dcmplt>
 8012932:	b148      	cbz	r0, 8012948 <_dtoa_r+0x190>
 8012934:	4658      	mov	r0, fp
 8012936:	f7ed fe15 	bl	8000564 <__aeabi_i2d>
 801293a:	4632      	mov	r2, r6
 801293c:	463b      	mov	r3, r7
 801293e:	f7ee f8e3 	bl	8000b08 <__aeabi_dcmpeq>
 8012942:	b908      	cbnz	r0, 8012948 <_dtoa_r+0x190>
 8012944:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012948:	f1bb 0f16 	cmp.w	fp, #22
 801294c:	d857      	bhi.n	80129fe <_dtoa_r+0x246>
 801294e:	4b5b      	ldr	r3, [pc, #364]	; (8012abc <_dtoa_r+0x304>)
 8012950:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012958:	ec51 0b18 	vmov	r0, r1, d8
 801295c:	f7ee f8de 	bl	8000b1c <__aeabi_dcmplt>
 8012960:	2800      	cmp	r0, #0
 8012962:	d04e      	beq.n	8012a02 <_dtoa_r+0x24a>
 8012964:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012968:	2300      	movs	r3, #0
 801296a:	930c      	str	r3, [sp, #48]	; 0x30
 801296c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801296e:	1b5b      	subs	r3, r3, r5
 8012970:	1e5a      	subs	r2, r3, #1
 8012972:	bf45      	ittet	mi
 8012974:	f1c3 0301 	rsbmi	r3, r3, #1
 8012978:	9305      	strmi	r3, [sp, #20]
 801297a:	2300      	movpl	r3, #0
 801297c:	2300      	movmi	r3, #0
 801297e:	9206      	str	r2, [sp, #24]
 8012980:	bf54      	ite	pl
 8012982:	9305      	strpl	r3, [sp, #20]
 8012984:	9306      	strmi	r3, [sp, #24]
 8012986:	f1bb 0f00 	cmp.w	fp, #0
 801298a:	db3c      	blt.n	8012a06 <_dtoa_r+0x24e>
 801298c:	9b06      	ldr	r3, [sp, #24]
 801298e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8012992:	445b      	add	r3, fp
 8012994:	9306      	str	r3, [sp, #24]
 8012996:	2300      	movs	r3, #0
 8012998:	9308      	str	r3, [sp, #32]
 801299a:	9b07      	ldr	r3, [sp, #28]
 801299c:	2b09      	cmp	r3, #9
 801299e:	d868      	bhi.n	8012a72 <_dtoa_r+0x2ba>
 80129a0:	2b05      	cmp	r3, #5
 80129a2:	bfc4      	itt	gt
 80129a4:	3b04      	subgt	r3, #4
 80129a6:	9307      	strgt	r3, [sp, #28]
 80129a8:	9b07      	ldr	r3, [sp, #28]
 80129aa:	f1a3 0302 	sub.w	r3, r3, #2
 80129ae:	bfcc      	ite	gt
 80129b0:	2500      	movgt	r5, #0
 80129b2:	2501      	movle	r5, #1
 80129b4:	2b03      	cmp	r3, #3
 80129b6:	f200 8085 	bhi.w	8012ac4 <_dtoa_r+0x30c>
 80129ba:	e8df f003 	tbb	[pc, r3]
 80129be:	3b2e      	.short	0x3b2e
 80129c0:	5839      	.short	0x5839
 80129c2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80129c6:	441d      	add	r5, r3
 80129c8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80129cc:	2b20      	cmp	r3, #32
 80129ce:	bfc1      	itttt	gt
 80129d0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80129d4:	fa08 f803 	lslgt.w	r8, r8, r3
 80129d8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80129dc:	fa26 f303 	lsrgt.w	r3, r6, r3
 80129e0:	bfd6      	itet	le
 80129e2:	f1c3 0320 	rsble	r3, r3, #32
 80129e6:	ea48 0003 	orrgt.w	r0, r8, r3
 80129ea:	fa06 f003 	lslle.w	r0, r6, r3
 80129ee:	f7ed fda9 	bl	8000544 <__aeabi_ui2d>
 80129f2:	2201      	movs	r2, #1
 80129f4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80129f8:	3d01      	subs	r5, #1
 80129fa:	920e      	str	r2, [sp, #56]	; 0x38
 80129fc:	e76f      	b.n	80128de <_dtoa_r+0x126>
 80129fe:	2301      	movs	r3, #1
 8012a00:	e7b3      	b.n	801296a <_dtoa_r+0x1b2>
 8012a02:	900c      	str	r0, [sp, #48]	; 0x30
 8012a04:	e7b2      	b.n	801296c <_dtoa_r+0x1b4>
 8012a06:	9b05      	ldr	r3, [sp, #20]
 8012a08:	eba3 030b 	sub.w	r3, r3, fp
 8012a0c:	9305      	str	r3, [sp, #20]
 8012a0e:	f1cb 0300 	rsb	r3, fp, #0
 8012a12:	9308      	str	r3, [sp, #32]
 8012a14:	2300      	movs	r3, #0
 8012a16:	930b      	str	r3, [sp, #44]	; 0x2c
 8012a18:	e7bf      	b.n	801299a <_dtoa_r+0x1e2>
 8012a1a:	2300      	movs	r3, #0
 8012a1c:	9309      	str	r3, [sp, #36]	; 0x24
 8012a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	dc52      	bgt.n	8012aca <_dtoa_r+0x312>
 8012a24:	2301      	movs	r3, #1
 8012a26:	9301      	str	r3, [sp, #4]
 8012a28:	9304      	str	r3, [sp, #16]
 8012a2a:	461a      	mov	r2, r3
 8012a2c:	920a      	str	r2, [sp, #40]	; 0x28
 8012a2e:	e00b      	b.n	8012a48 <_dtoa_r+0x290>
 8012a30:	2301      	movs	r3, #1
 8012a32:	e7f3      	b.n	8012a1c <_dtoa_r+0x264>
 8012a34:	2300      	movs	r3, #0
 8012a36:	9309      	str	r3, [sp, #36]	; 0x24
 8012a38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012a3a:	445b      	add	r3, fp
 8012a3c:	9301      	str	r3, [sp, #4]
 8012a3e:	3301      	adds	r3, #1
 8012a40:	2b01      	cmp	r3, #1
 8012a42:	9304      	str	r3, [sp, #16]
 8012a44:	bfb8      	it	lt
 8012a46:	2301      	movlt	r3, #1
 8012a48:	69e0      	ldr	r0, [r4, #28]
 8012a4a:	2100      	movs	r1, #0
 8012a4c:	2204      	movs	r2, #4
 8012a4e:	f102 0614 	add.w	r6, r2, #20
 8012a52:	429e      	cmp	r6, r3
 8012a54:	d93d      	bls.n	8012ad2 <_dtoa_r+0x31a>
 8012a56:	6041      	str	r1, [r0, #4]
 8012a58:	4620      	mov	r0, r4
 8012a5a:	f000 fd9f 	bl	801359c <_Balloc>
 8012a5e:	9000      	str	r0, [sp, #0]
 8012a60:	2800      	cmp	r0, #0
 8012a62:	d139      	bne.n	8012ad8 <_dtoa_r+0x320>
 8012a64:	4b16      	ldr	r3, [pc, #88]	; (8012ac0 <_dtoa_r+0x308>)
 8012a66:	4602      	mov	r2, r0
 8012a68:	f240 11af 	movw	r1, #431	; 0x1af
 8012a6c:	e6bd      	b.n	80127ea <_dtoa_r+0x32>
 8012a6e:	2301      	movs	r3, #1
 8012a70:	e7e1      	b.n	8012a36 <_dtoa_r+0x27e>
 8012a72:	2501      	movs	r5, #1
 8012a74:	2300      	movs	r3, #0
 8012a76:	9307      	str	r3, [sp, #28]
 8012a78:	9509      	str	r5, [sp, #36]	; 0x24
 8012a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8012a7e:	9301      	str	r3, [sp, #4]
 8012a80:	9304      	str	r3, [sp, #16]
 8012a82:	2200      	movs	r2, #0
 8012a84:	2312      	movs	r3, #18
 8012a86:	e7d1      	b.n	8012a2c <_dtoa_r+0x274>
 8012a88:	636f4361 	.word	0x636f4361
 8012a8c:	3fd287a7 	.word	0x3fd287a7
 8012a90:	8b60c8b3 	.word	0x8b60c8b3
 8012a94:	3fc68a28 	.word	0x3fc68a28
 8012a98:	509f79fb 	.word	0x509f79fb
 8012a9c:	3fd34413 	.word	0x3fd34413
 8012aa0:	080d6a0f 	.word	0x080d6a0f
 8012aa4:	080d6a26 	.word	0x080d6a26
 8012aa8:	7ff00000 	.word	0x7ff00000
 8012aac:	080d6a0b 	.word	0x080d6a0b
 8012ab0:	080d6a02 	.word	0x080d6a02
 8012ab4:	080d69df 	.word	0x080d69df
 8012ab8:	3ff80000 	.word	0x3ff80000
 8012abc:	080d6b10 	.word	0x080d6b10
 8012ac0:	080d6a7e 	.word	0x080d6a7e
 8012ac4:	2301      	movs	r3, #1
 8012ac6:	9309      	str	r3, [sp, #36]	; 0x24
 8012ac8:	e7d7      	b.n	8012a7a <_dtoa_r+0x2c2>
 8012aca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012acc:	9301      	str	r3, [sp, #4]
 8012ace:	9304      	str	r3, [sp, #16]
 8012ad0:	e7ba      	b.n	8012a48 <_dtoa_r+0x290>
 8012ad2:	3101      	adds	r1, #1
 8012ad4:	0052      	lsls	r2, r2, #1
 8012ad6:	e7ba      	b.n	8012a4e <_dtoa_r+0x296>
 8012ad8:	69e3      	ldr	r3, [r4, #28]
 8012ada:	9a00      	ldr	r2, [sp, #0]
 8012adc:	601a      	str	r2, [r3, #0]
 8012ade:	9b04      	ldr	r3, [sp, #16]
 8012ae0:	2b0e      	cmp	r3, #14
 8012ae2:	f200 80a8 	bhi.w	8012c36 <_dtoa_r+0x47e>
 8012ae6:	2d00      	cmp	r5, #0
 8012ae8:	f000 80a5 	beq.w	8012c36 <_dtoa_r+0x47e>
 8012aec:	f1bb 0f00 	cmp.w	fp, #0
 8012af0:	dd38      	ble.n	8012b64 <_dtoa_r+0x3ac>
 8012af2:	4bc0      	ldr	r3, [pc, #768]	; (8012df4 <_dtoa_r+0x63c>)
 8012af4:	f00b 020f 	and.w	r2, fp, #15
 8012af8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012afc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8012b00:	e9d3 6700 	ldrd	r6, r7, [r3]
 8012b04:	ea4f 182b 	mov.w	r8, fp, asr #4
 8012b08:	d019      	beq.n	8012b3e <_dtoa_r+0x386>
 8012b0a:	4bbb      	ldr	r3, [pc, #748]	; (8012df8 <_dtoa_r+0x640>)
 8012b0c:	ec51 0b18 	vmov	r0, r1, d8
 8012b10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012b14:	f7ed feba 	bl	800088c <__aeabi_ddiv>
 8012b18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012b1c:	f008 080f 	and.w	r8, r8, #15
 8012b20:	2503      	movs	r5, #3
 8012b22:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8012df8 <_dtoa_r+0x640>
 8012b26:	f1b8 0f00 	cmp.w	r8, #0
 8012b2a:	d10a      	bne.n	8012b42 <_dtoa_r+0x38a>
 8012b2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b30:	4632      	mov	r2, r6
 8012b32:	463b      	mov	r3, r7
 8012b34:	f7ed feaa 	bl	800088c <__aeabi_ddiv>
 8012b38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012b3c:	e02b      	b.n	8012b96 <_dtoa_r+0x3de>
 8012b3e:	2502      	movs	r5, #2
 8012b40:	e7ef      	b.n	8012b22 <_dtoa_r+0x36a>
 8012b42:	f018 0f01 	tst.w	r8, #1
 8012b46:	d008      	beq.n	8012b5a <_dtoa_r+0x3a2>
 8012b48:	4630      	mov	r0, r6
 8012b4a:	4639      	mov	r1, r7
 8012b4c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8012b50:	f7ed fd72 	bl	8000638 <__aeabi_dmul>
 8012b54:	3501      	adds	r5, #1
 8012b56:	4606      	mov	r6, r0
 8012b58:	460f      	mov	r7, r1
 8012b5a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012b5e:	f109 0908 	add.w	r9, r9, #8
 8012b62:	e7e0      	b.n	8012b26 <_dtoa_r+0x36e>
 8012b64:	f000 809f 	beq.w	8012ca6 <_dtoa_r+0x4ee>
 8012b68:	f1cb 0600 	rsb	r6, fp, #0
 8012b6c:	4ba1      	ldr	r3, [pc, #644]	; (8012df4 <_dtoa_r+0x63c>)
 8012b6e:	4fa2      	ldr	r7, [pc, #648]	; (8012df8 <_dtoa_r+0x640>)
 8012b70:	f006 020f 	and.w	r2, r6, #15
 8012b74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b7c:	ec51 0b18 	vmov	r0, r1, d8
 8012b80:	f7ed fd5a 	bl	8000638 <__aeabi_dmul>
 8012b84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012b88:	1136      	asrs	r6, r6, #4
 8012b8a:	2300      	movs	r3, #0
 8012b8c:	2502      	movs	r5, #2
 8012b8e:	2e00      	cmp	r6, #0
 8012b90:	d17e      	bne.n	8012c90 <_dtoa_r+0x4d8>
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d1d0      	bne.n	8012b38 <_dtoa_r+0x380>
 8012b96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012b98:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	f000 8084 	beq.w	8012caa <_dtoa_r+0x4f2>
 8012ba2:	4b96      	ldr	r3, [pc, #600]	; (8012dfc <_dtoa_r+0x644>)
 8012ba4:	2200      	movs	r2, #0
 8012ba6:	4640      	mov	r0, r8
 8012ba8:	4649      	mov	r1, r9
 8012baa:	f7ed ffb7 	bl	8000b1c <__aeabi_dcmplt>
 8012bae:	2800      	cmp	r0, #0
 8012bb0:	d07b      	beq.n	8012caa <_dtoa_r+0x4f2>
 8012bb2:	9b04      	ldr	r3, [sp, #16]
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d078      	beq.n	8012caa <_dtoa_r+0x4f2>
 8012bb8:	9b01      	ldr	r3, [sp, #4]
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	dd39      	ble.n	8012c32 <_dtoa_r+0x47a>
 8012bbe:	4b90      	ldr	r3, [pc, #576]	; (8012e00 <_dtoa_r+0x648>)
 8012bc0:	2200      	movs	r2, #0
 8012bc2:	4640      	mov	r0, r8
 8012bc4:	4649      	mov	r1, r9
 8012bc6:	f7ed fd37 	bl	8000638 <__aeabi_dmul>
 8012bca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012bce:	9e01      	ldr	r6, [sp, #4]
 8012bd0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8012bd4:	3501      	adds	r5, #1
 8012bd6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8012bda:	4628      	mov	r0, r5
 8012bdc:	f7ed fcc2 	bl	8000564 <__aeabi_i2d>
 8012be0:	4642      	mov	r2, r8
 8012be2:	464b      	mov	r3, r9
 8012be4:	f7ed fd28 	bl	8000638 <__aeabi_dmul>
 8012be8:	4b86      	ldr	r3, [pc, #536]	; (8012e04 <_dtoa_r+0x64c>)
 8012bea:	2200      	movs	r2, #0
 8012bec:	f7ed fb6e 	bl	80002cc <__adddf3>
 8012bf0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8012bf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012bf8:	9303      	str	r3, [sp, #12]
 8012bfa:	2e00      	cmp	r6, #0
 8012bfc:	d158      	bne.n	8012cb0 <_dtoa_r+0x4f8>
 8012bfe:	4b82      	ldr	r3, [pc, #520]	; (8012e08 <_dtoa_r+0x650>)
 8012c00:	2200      	movs	r2, #0
 8012c02:	4640      	mov	r0, r8
 8012c04:	4649      	mov	r1, r9
 8012c06:	f7ed fb5f 	bl	80002c8 <__aeabi_dsub>
 8012c0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012c0e:	4680      	mov	r8, r0
 8012c10:	4689      	mov	r9, r1
 8012c12:	f7ed ffa1 	bl	8000b58 <__aeabi_dcmpgt>
 8012c16:	2800      	cmp	r0, #0
 8012c18:	f040 8296 	bne.w	8013148 <_dtoa_r+0x990>
 8012c1c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8012c20:	4640      	mov	r0, r8
 8012c22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012c26:	4649      	mov	r1, r9
 8012c28:	f7ed ff78 	bl	8000b1c <__aeabi_dcmplt>
 8012c2c:	2800      	cmp	r0, #0
 8012c2e:	f040 8289 	bne.w	8013144 <_dtoa_r+0x98c>
 8012c32:	ed8d 8b02 	vstr	d8, [sp, #8]
 8012c36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	f2c0 814e 	blt.w	8012eda <_dtoa_r+0x722>
 8012c3e:	f1bb 0f0e 	cmp.w	fp, #14
 8012c42:	f300 814a 	bgt.w	8012eda <_dtoa_r+0x722>
 8012c46:	4b6b      	ldr	r3, [pc, #428]	; (8012df4 <_dtoa_r+0x63c>)
 8012c48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012c4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c52:	2b00      	cmp	r3, #0
 8012c54:	f280 80dc 	bge.w	8012e10 <_dtoa_r+0x658>
 8012c58:	9b04      	ldr	r3, [sp, #16]
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	f300 80d8 	bgt.w	8012e10 <_dtoa_r+0x658>
 8012c60:	f040 826f 	bne.w	8013142 <_dtoa_r+0x98a>
 8012c64:	4b68      	ldr	r3, [pc, #416]	; (8012e08 <_dtoa_r+0x650>)
 8012c66:	2200      	movs	r2, #0
 8012c68:	4640      	mov	r0, r8
 8012c6a:	4649      	mov	r1, r9
 8012c6c:	f7ed fce4 	bl	8000638 <__aeabi_dmul>
 8012c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012c74:	f7ed ff66 	bl	8000b44 <__aeabi_dcmpge>
 8012c78:	9e04      	ldr	r6, [sp, #16]
 8012c7a:	4637      	mov	r7, r6
 8012c7c:	2800      	cmp	r0, #0
 8012c7e:	f040 8245 	bne.w	801310c <_dtoa_r+0x954>
 8012c82:	9d00      	ldr	r5, [sp, #0]
 8012c84:	2331      	movs	r3, #49	; 0x31
 8012c86:	f805 3b01 	strb.w	r3, [r5], #1
 8012c8a:	f10b 0b01 	add.w	fp, fp, #1
 8012c8e:	e241      	b.n	8013114 <_dtoa_r+0x95c>
 8012c90:	07f2      	lsls	r2, r6, #31
 8012c92:	d505      	bpl.n	8012ca0 <_dtoa_r+0x4e8>
 8012c94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012c98:	f7ed fcce 	bl	8000638 <__aeabi_dmul>
 8012c9c:	3501      	adds	r5, #1
 8012c9e:	2301      	movs	r3, #1
 8012ca0:	1076      	asrs	r6, r6, #1
 8012ca2:	3708      	adds	r7, #8
 8012ca4:	e773      	b.n	8012b8e <_dtoa_r+0x3d6>
 8012ca6:	2502      	movs	r5, #2
 8012ca8:	e775      	b.n	8012b96 <_dtoa_r+0x3de>
 8012caa:	9e04      	ldr	r6, [sp, #16]
 8012cac:	465f      	mov	r7, fp
 8012cae:	e792      	b.n	8012bd6 <_dtoa_r+0x41e>
 8012cb0:	9900      	ldr	r1, [sp, #0]
 8012cb2:	4b50      	ldr	r3, [pc, #320]	; (8012df4 <_dtoa_r+0x63c>)
 8012cb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012cb8:	4431      	add	r1, r6
 8012cba:	9102      	str	r1, [sp, #8]
 8012cbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012cbe:	eeb0 9a47 	vmov.f32	s18, s14
 8012cc2:	eef0 9a67 	vmov.f32	s19, s15
 8012cc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8012cca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012cce:	2900      	cmp	r1, #0
 8012cd0:	d044      	beq.n	8012d5c <_dtoa_r+0x5a4>
 8012cd2:	494e      	ldr	r1, [pc, #312]	; (8012e0c <_dtoa_r+0x654>)
 8012cd4:	2000      	movs	r0, #0
 8012cd6:	f7ed fdd9 	bl	800088c <__aeabi_ddiv>
 8012cda:	ec53 2b19 	vmov	r2, r3, d9
 8012cde:	f7ed faf3 	bl	80002c8 <__aeabi_dsub>
 8012ce2:	9d00      	ldr	r5, [sp, #0]
 8012ce4:	ec41 0b19 	vmov	d9, r0, r1
 8012ce8:	4649      	mov	r1, r9
 8012cea:	4640      	mov	r0, r8
 8012cec:	f7ed ff54 	bl	8000b98 <__aeabi_d2iz>
 8012cf0:	4606      	mov	r6, r0
 8012cf2:	f7ed fc37 	bl	8000564 <__aeabi_i2d>
 8012cf6:	4602      	mov	r2, r0
 8012cf8:	460b      	mov	r3, r1
 8012cfa:	4640      	mov	r0, r8
 8012cfc:	4649      	mov	r1, r9
 8012cfe:	f7ed fae3 	bl	80002c8 <__aeabi_dsub>
 8012d02:	3630      	adds	r6, #48	; 0x30
 8012d04:	f805 6b01 	strb.w	r6, [r5], #1
 8012d08:	ec53 2b19 	vmov	r2, r3, d9
 8012d0c:	4680      	mov	r8, r0
 8012d0e:	4689      	mov	r9, r1
 8012d10:	f7ed ff04 	bl	8000b1c <__aeabi_dcmplt>
 8012d14:	2800      	cmp	r0, #0
 8012d16:	d164      	bne.n	8012de2 <_dtoa_r+0x62a>
 8012d18:	4642      	mov	r2, r8
 8012d1a:	464b      	mov	r3, r9
 8012d1c:	4937      	ldr	r1, [pc, #220]	; (8012dfc <_dtoa_r+0x644>)
 8012d1e:	2000      	movs	r0, #0
 8012d20:	f7ed fad2 	bl	80002c8 <__aeabi_dsub>
 8012d24:	ec53 2b19 	vmov	r2, r3, d9
 8012d28:	f7ed fef8 	bl	8000b1c <__aeabi_dcmplt>
 8012d2c:	2800      	cmp	r0, #0
 8012d2e:	f040 80b6 	bne.w	8012e9e <_dtoa_r+0x6e6>
 8012d32:	9b02      	ldr	r3, [sp, #8]
 8012d34:	429d      	cmp	r5, r3
 8012d36:	f43f af7c 	beq.w	8012c32 <_dtoa_r+0x47a>
 8012d3a:	4b31      	ldr	r3, [pc, #196]	; (8012e00 <_dtoa_r+0x648>)
 8012d3c:	ec51 0b19 	vmov	r0, r1, d9
 8012d40:	2200      	movs	r2, #0
 8012d42:	f7ed fc79 	bl	8000638 <__aeabi_dmul>
 8012d46:	4b2e      	ldr	r3, [pc, #184]	; (8012e00 <_dtoa_r+0x648>)
 8012d48:	ec41 0b19 	vmov	d9, r0, r1
 8012d4c:	2200      	movs	r2, #0
 8012d4e:	4640      	mov	r0, r8
 8012d50:	4649      	mov	r1, r9
 8012d52:	f7ed fc71 	bl	8000638 <__aeabi_dmul>
 8012d56:	4680      	mov	r8, r0
 8012d58:	4689      	mov	r9, r1
 8012d5a:	e7c5      	b.n	8012ce8 <_dtoa_r+0x530>
 8012d5c:	ec51 0b17 	vmov	r0, r1, d7
 8012d60:	f7ed fc6a 	bl	8000638 <__aeabi_dmul>
 8012d64:	9b02      	ldr	r3, [sp, #8]
 8012d66:	9d00      	ldr	r5, [sp, #0]
 8012d68:	930f      	str	r3, [sp, #60]	; 0x3c
 8012d6a:	ec41 0b19 	vmov	d9, r0, r1
 8012d6e:	4649      	mov	r1, r9
 8012d70:	4640      	mov	r0, r8
 8012d72:	f7ed ff11 	bl	8000b98 <__aeabi_d2iz>
 8012d76:	4606      	mov	r6, r0
 8012d78:	f7ed fbf4 	bl	8000564 <__aeabi_i2d>
 8012d7c:	3630      	adds	r6, #48	; 0x30
 8012d7e:	4602      	mov	r2, r0
 8012d80:	460b      	mov	r3, r1
 8012d82:	4640      	mov	r0, r8
 8012d84:	4649      	mov	r1, r9
 8012d86:	f7ed fa9f 	bl	80002c8 <__aeabi_dsub>
 8012d8a:	f805 6b01 	strb.w	r6, [r5], #1
 8012d8e:	9b02      	ldr	r3, [sp, #8]
 8012d90:	429d      	cmp	r5, r3
 8012d92:	4680      	mov	r8, r0
 8012d94:	4689      	mov	r9, r1
 8012d96:	f04f 0200 	mov.w	r2, #0
 8012d9a:	d124      	bne.n	8012de6 <_dtoa_r+0x62e>
 8012d9c:	4b1b      	ldr	r3, [pc, #108]	; (8012e0c <_dtoa_r+0x654>)
 8012d9e:	ec51 0b19 	vmov	r0, r1, d9
 8012da2:	f7ed fa93 	bl	80002cc <__adddf3>
 8012da6:	4602      	mov	r2, r0
 8012da8:	460b      	mov	r3, r1
 8012daa:	4640      	mov	r0, r8
 8012dac:	4649      	mov	r1, r9
 8012dae:	f7ed fed3 	bl	8000b58 <__aeabi_dcmpgt>
 8012db2:	2800      	cmp	r0, #0
 8012db4:	d173      	bne.n	8012e9e <_dtoa_r+0x6e6>
 8012db6:	ec53 2b19 	vmov	r2, r3, d9
 8012dba:	4914      	ldr	r1, [pc, #80]	; (8012e0c <_dtoa_r+0x654>)
 8012dbc:	2000      	movs	r0, #0
 8012dbe:	f7ed fa83 	bl	80002c8 <__aeabi_dsub>
 8012dc2:	4602      	mov	r2, r0
 8012dc4:	460b      	mov	r3, r1
 8012dc6:	4640      	mov	r0, r8
 8012dc8:	4649      	mov	r1, r9
 8012dca:	f7ed fea7 	bl	8000b1c <__aeabi_dcmplt>
 8012dce:	2800      	cmp	r0, #0
 8012dd0:	f43f af2f 	beq.w	8012c32 <_dtoa_r+0x47a>
 8012dd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8012dd6:	1e6b      	subs	r3, r5, #1
 8012dd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8012dda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012dde:	2b30      	cmp	r3, #48	; 0x30
 8012de0:	d0f8      	beq.n	8012dd4 <_dtoa_r+0x61c>
 8012de2:	46bb      	mov	fp, r7
 8012de4:	e04a      	b.n	8012e7c <_dtoa_r+0x6c4>
 8012de6:	4b06      	ldr	r3, [pc, #24]	; (8012e00 <_dtoa_r+0x648>)
 8012de8:	f7ed fc26 	bl	8000638 <__aeabi_dmul>
 8012dec:	4680      	mov	r8, r0
 8012dee:	4689      	mov	r9, r1
 8012df0:	e7bd      	b.n	8012d6e <_dtoa_r+0x5b6>
 8012df2:	bf00      	nop
 8012df4:	080d6b10 	.word	0x080d6b10
 8012df8:	080d6ae8 	.word	0x080d6ae8
 8012dfc:	3ff00000 	.word	0x3ff00000
 8012e00:	40240000 	.word	0x40240000
 8012e04:	401c0000 	.word	0x401c0000
 8012e08:	40140000 	.word	0x40140000
 8012e0c:	3fe00000 	.word	0x3fe00000
 8012e10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012e14:	9d00      	ldr	r5, [sp, #0]
 8012e16:	4642      	mov	r2, r8
 8012e18:	464b      	mov	r3, r9
 8012e1a:	4630      	mov	r0, r6
 8012e1c:	4639      	mov	r1, r7
 8012e1e:	f7ed fd35 	bl	800088c <__aeabi_ddiv>
 8012e22:	f7ed feb9 	bl	8000b98 <__aeabi_d2iz>
 8012e26:	9001      	str	r0, [sp, #4]
 8012e28:	f7ed fb9c 	bl	8000564 <__aeabi_i2d>
 8012e2c:	4642      	mov	r2, r8
 8012e2e:	464b      	mov	r3, r9
 8012e30:	f7ed fc02 	bl	8000638 <__aeabi_dmul>
 8012e34:	4602      	mov	r2, r0
 8012e36:	460b      	mov	r3, r1
 8012e38:	4630      	mov	r0, r6
 8012e3a:	4639      	mov	r1, r7
 8012e3c:	f7ed fa44 	bl	80002c8 <__aeabi_dsub>
 8012e40:	9e01      	ldr	r6, [sp, #4]
 8012e42:	9f04      	ldr	r7, [sp, #16]
 8012e44:	3630      	adds	r6, #48	; 0x30
 8012e46:	f805 6b01 	strb.w	r6, [r5], #1
 8012e4a:	9e00      	ldr	r6, [sp, #0]
 8012e4c:	1bae      	subs	r6, r5, r6
 8012e4e:	42b7      	cmp	r7, r6
 8012e50:	4602      	mov	r2, r0
 8012e52:	460b      	mov	r3, r1
 8012e54:	d134      	bne.n	8012ec0 <_dtoa_r+0x708>
 8012e56:	f7ed fa39 	bl	80002cc <__adddf3>
 8012e5a:	4642      	mov	r2, r8
 8012e5c:	464b      	mov	r3, r9
 8012e5e:	4606      	mov	r6, r0
 8012e60:	460f      	mov	r7, r1
 8012e62:	f7ed fe79 	bl	8000b58 <__aeabi_dcmpgt>
 8012e66:	b9c8      	cbnz	r0, 8012e9c <_dtoa_r+0x6e4>
 8012e68:	4642      	mov	r2, r8
 8012e6a:	464b      	mov	r3, r9
 8012e6c:	4630      	mov	r0, r6
 8012e6e:	4639      	mov	r1, r7
 8012e70:	f7ed fe4a 	bl	8000b08 <__aeabi_dcmpeq>
 8012e74:	b110      	cbz	r0, 8012e7c <_dtoa_r+0x6c4>
 8012e76:	9b01      	ldr	r3, [sp, #4]
 8012e78:	07db      	lsls	r3, r3, #31
 8012e7a:	d40f      	bmi.n	8012e9c <_dtoa_r+0x6e4>
 8012e7c:	4651      	mov	r1, sl
 8012e7e:	4620      	mov	r0, r4
 8012e80:	f000 fbcc 	bl	801361c <_Bfree>
 8012e84:	2300      	movs	r3, #0
 8012e86:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012e88:	702b      	strb	r3, [r5, #0]
 8012e8a:	f10b 0301 	add.w	r3, fp, #1
 8012e8e:	6013      	str	r3, [r2, #0]
 8012e90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	f43f ace2 	beq.w	801285c <_dtoa_r+0xa4>
 8012e98:	601d      	str	r5, [r3, #0]
 8012e9a:	e4df      	b.n	801285c <_dtoa_r+0xa4>
 8012e9c:	465f      	mov	r7, fp
 8012e9e:	462b      	mov	r3, r5
 8012ea0:	461d      	mov	r5, r3
 8012ea2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012ea6:	2a39      	cmp	r2, #57	; 0x39
 8012ea8:	d106      	bne.n	8012eb8 <_dtoa_r+0x700>
 8012eaa:	9a00      	ldr	r2, [sp, #0]
 8012eac:	429a      	cmp	r2, r3
 8012eae:	d1f7      	bne.n	8012ea0 <_dtoa_r+0x6e8>
 8012eb0:	9900      	ldr	r1, [sp, #0]
 8012eb2:	2230      	movs	r2, #48	; 0x30
 8012eb4:	3701      	adds	r7, #1
 8012eb6:	700a      	strb	r2, [r1, #0]
 8012eb8:	781a      	ldrb	r2, [r3, #0]
 8012eba:	3201      	adds	r2, #1
 8012ebc:	701a      	strb	r2, [r3, #0]
 8012ebe:	e790      	b.n	8012de2 <_dtoa_r+0x62a>
 8012ec0:	4ba3      	ldr	r3, [pc, #652]	; (8013150 <_dtoa_r+0x998>)
 8012ec2:	2200      	movs	r2, #0
 8012ec4:	f7ed fbb8 	bl	8000638 <__aeabi_dmul>
 8012ec8:	2200      	movs	r2, #0
 8012eca:	2300      	movs	r3, #0
 8012ecc:	4606      	mov	r6, r0
 8012ece:	460f      	mov	r7, r1
 8012ed0:	f7ed fe1a 	bl	8000b08 <__aeabi_dcmpeq>
 8012ed4:	2800      	cmp	r0, #0
 8012ed6:	d09e      	beq.n	8012e16 <_dtoa_r+0x65e>
 8012ed8:	e7d0      	b.n	8012e7c <_dtoa_r+0x6c4>
 8012eda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012edc:	2a00      	cmp	r2, #0
 8012ede:	f000 80ca 	beq.w	8013076 <_dtoa_r+0x8be>
 8012ee2:	9a07      	ldr	r2, [sp, #28]
 8012ee4:	2a01      	cmp	r2, #1
 8012ee6:	f300 80ad 	bgt.w	8013044 <_dtoa_r+0x88c>
 8012eea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012eec:	2a00      	cmp	r2, #0
 8012eee:	f000 80a5 	beq.w	801303c <_dtoa_r+0x884>
 8012ef2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012ef6:	9e08      	ldr	r6, [sp, #32]
 8012ef8:	9d05      	ldr	r5, [sp, #20]
 8012efa:	9a05      	ldr	r2, [sp, #20]
 8012efc:	441a      	add	r2, r3
 8012efe:	9205      	str	r2, [sp, #20]
 8012f00:	9a06      	ldr	r2, [sp, #24]
 8012f02:	2101      	movs	r1, #1
 8012f04:	441a      	add	r2, r3
 8012f06:	4620      	mov	r0, r4
 8012f08:	9206      	str	r2, [sp, #24]
 8012f0a:	f000 fc3d 	bl	8013788 <__i2b>
 8012f0e:	4607      	mov	r7, r0
 8012f10:	b165      	cbz	r5, 8012f2c <_dtoa_r+0x774>
 8012f12:	9b06      	ldr	r3, [sp, #24]
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	dd09      	ble.n	8012f2c <_dtoa_r+0x774>
 8012f18:	42ab      	cmp	r3, r5
 8012f1a:	9a05      	ldr	r2, [sp, #20]
 8012f1c:	bfa8      	it	ge
 8012f1e:	462b      	movge	r3, r5
 8012f20:	1ad2      	subs	r2, r2, r3
 8012f22:	9205      	str	r2, [sp, #20]
 8012f24:	9a06      	ldr	r2, [sp, #24]
 8012f26:	1aed      	subs	r5, r5, r3
 8012f28:	1ad3      	subs	r3, r2, r3
 8012f2a:	9306      	str	r3, [sp, #24]
 8012f2c:	9b08      	ldr	r3, [sp, #32]
 8012f2e:	b1f3      	cbz	r3, 8012f6e <_dtoa_r+0x7b6>
 8012f30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	f000 80a3 	beq.w	801307e <_dtoa_r+0x8c6>
 8012f38:	2e00      	cmp	r6, #0
 8012f3a:	dd10      	ble.n	8012f5e <_dtoa_r+0x7a6>
 8012f3c:	4639      	mov	r1, r7
 8012f3e:	4632      	mov	r2, r6
 8012f40:	4620      	mov	r0, r4
 8012f42:	f000 fce1 	bl	8013908 <__pow5mult>
 8012f46:	4652      	mov	r2, sl
 8012f48:	4601      	mov	r1, r0
 8012f4a:	4607      	mov	r7, r0
 8012f4c:	4620      	mov	r0, r4
 8012f4e:	f000 fc31 	bl	80137b4 <__multiply>
 8012f52:	4651      	mov	r1, sl
 8012f54:	4680      	mov	r8, r0
 8012f56:	4620      	mov	r0, r4
 8012f58:	f000 fb60 	bl	801361c <_Bfree>
 8012f5c:	46c2      	mov	sl, r8
 8012f5e:	9b08      	ldr	r3, [sp, #32]
 8012f60:	1b9a      	subs	r2, r3, r6
 8012f62:	d004      	beq.n	8012f6e <_dtoa_r+0x7b6>
 8012f64:	4651      	mov	r1, sl
 8012f66:	4620      	mov	r0, r4
 8012f68:	f000 fcce 	bl	8013908 <__pow5mult>
 8012f6c:	4682      	mov	sl, r0
 8012f6e:	2101      	movs	r1, #1
 8012f70:	4620      	mov	r0, r4
 8012f72:	f000 fc09 	bl	8013788 <__i2b>
 8012f76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	4606      	mov	r6, r0
 8012f7c:	f340 8081 	ble.w	8013082 <_dtoa_r+0x8ca>
 8012f80:	461a      	mov	r2, r3
 8012f82:	4601      	mov	r1, r0
 8012f84:	4620      	mov	r0, r4
 8012f86:	f000 fcbf 	bl	8013908 <__pow5mult>
 8012f8a:	9b07      	ldr	r3, [sp, #28]
 8012f8c:	2b01      	cmp	r3, #1
 8012f8e:	4606      	mov	r6, r0
 8012f90:	dd7a      	ble.n	8013088 <_dtoa_r+0x8d0>
 8012f92:	f04f 0800 	mov.w	r8, #0
 8012f96:	6933      	ldr	r3, [r6, #16]
 8012f98:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012f9c:	6918      	ldr	r0, [r3, #16]
 8012f9e:	f000 fba5 	bl	80136ec <__hi0bits>
 8012fa2:	f1c0 0020 	rsb	r0, r0, #32
 8012fa6:	9b06      	ldr	r3, [sp, #24]
 8012fa8:	4418      	add	r0, r3
 8012faa:	f010 001f 	ands.w	r0, r0, #31
 8012fae:	f000 8094 	beq.w	80130da <_dtoa_r+0x922>
 8012fb2:	f1c0 0320 	rsb	r3, r0, #32
 8012fb6:	2b04      	cmp	r3, #4
 8012fb8:	f340 8085 	ble.w	80130c6 <_dtoa_r+0x90e>
 8012fbc:	9b05      	ldr	r3, [sp, #20]
 8012fbe:	f1c0 001c 	rsb	r0, r0, #28
 8012fc2:	4403      	add	r3, r0
 8012fc4:	9305      	str	r3, [sp, #20]
 8012fc6:	9b06      	ldr	r3, [sp, #24]
 8012fc8:	4403      	add	r3, r0
 8012fca:	4405      	add	r5, r0
 8012fcc:	9306      	str	r3, [sp, #24]
 8012fce:	9b05      	ldr	r3, [sp, #20]
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	dd05      	ble.n	8012fe0 <_dtoa_r+0x828>
 8012fd4:	4651      	mov	r1, sl
 8012fd6:	461a      	mov	r2, r3
 8012fd8:	4620      	mov	r0, r4
 8012fda:	f000 fcef 	bl	80139bc <__lshift>
 8012fde:	4682      	mov	sl, r0
 8012fe0:	9b06      	ldr	r3, [sp, #24]
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	dd05      	ble.n	8012ff2 <_dtoa_r+0x83a>
 8012fe6:	4631      	mov	r1, r6
 8012fe8:	461a      	mov	r2, r3
 8012fea:	4620      	mov	r0, r4
 8012fec:	f000 fce6 	bl	80139bc <__lshift>
 8012ff0:	4606      	mov	r6, r0
 8012ff2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012ff4:	2b00      	cmp	r3, #0
 8012ff6:	d072      	beq.n	80130de <_dtoa_r+0x926>
 8012ff8:	4631      	mov	r1, r6
 8012ffa:	4650      	mov	r0, sl
 8012ffc:	f000 fd4a 	bl	8013a94 <__mcmp>
 8013000:	2800      	cmp	r0, #0
 8013002:	da6c      	bge.n	80130de <_dtoa_r+0x926>
 8013004:	2300      	movs	r3, #0
 8013006:	4651      	mov	r1, sl
 8013008:	220a      	movs	r2, #10
 801300a:	4620      	mov	r0, r4
 801300c:	f000 fb28 	bl	8013660 <__multadd>
 8013010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013012:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013016:	4682      	mov	sl, r0
 8013018:	2b00      	cmp	r3, #0
 801301a:	f000 81b0 	beq.w	801337e <_dtoa_r+0xbc6>
 801301e:	2300      	movs	r3, #0
 8013020:	4639      	mov	r1, r7
 8013022:	220a      	movs	r2, #10
 8013024:	4620      	mov	r0, r4
 8013026:	f000 fb1b 	bl	8013660 <__multadd>
 801302a:	9b01      	ldr	r3, [sp, #4]
 801302c:	2b00      	cmp	r3, #0
 801302e:	4607      	mov	r7, r0
 8013030:	f300 8096 	bgt.w	8013160 <_dtoa_r+0x9a8>
 8013034:	9b07      	ldr	r3, [sp, #28]
 8013036:	2b02      	cmp	r3, #2
 8013038:	dc59      	bgt.n	80130ee <_dtoa_r+0x936>
 801303a:	e091      	b.n	8013160 <_dtoa_r+0x9a8>
 801303c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801303e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8013042:	e758      	b.n	8012ef6 <_dtoa_r+0x73e>
 8013044:	9b04      	ldr	r3, [sp, #16]
 8013046:	1e5e      	subs	r6, r3, #1
 8013048:	9b08      	ldr	r3, [sp, #32]
 801304a:	42b3      	cmp	r3, r6
 801304c:	bfbf      	itttt	lt
 801304e:	9b08      	ldrlt	r3, [sp, #32]
 8013050:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8013052:	9608      	strlt	r6, [sp, #32]
 8013054:	1af3      	sublt	r3, r6, r3
 8013056:	bfb4      	ite	lt
 8013058:	18d2      	addlt	r2, r2, r3
 801305a:	1b9e      	subge	r6, r3, r6
 801305c:	9b04      	ldr	r3, [sp, #16]
 801305e:	bfbc      	itt	lt
 8013060:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8013062:	2600      	movlt	r6, #0
 8013064:	2b00      	cmp	r3, #0
 8013066:	bfb7      	itett	lt
 8013068:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 801306c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8013070:	1a9d      	sublt	r5, r3, r2
 8013072:	2300      	movlt	r3, #0
 8013074:	e741      	b.n	8012efa <_dtoa_r+0x742>
 8013076:	9e08      	ldr	r6, [sp, #32]
 8013078:	9d05      	ldr	r5, [sp, #20]
 801307a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801307c:	e748      	b.n	8012f10 <_dtoa_r+0x758>
 801307e:	9a08      	ldr	r2, [sp, #32]
 8013080:	e770      	b.n	8012f64 <_dtoa_r+0x7ac>
 8013082:	9b07      	ldr	r3, [sp, #28]
 8013084:	2b01      	cmp	r3, #1
 8013086:	dc19      	bgt.n	80130bc <_dtoa_r+0x904>
 8013088:	9b02      	ldr	r3, [sp, #8]
 801308a:	b9bb      	cbnz	r3, 80130bc <_dtoa_r+0x904>
 801308c:	9b03      	ldr	r3, [sp, #12]
 801308e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013092:	b99b      	cbnz	r3, 80130bc <_dtoa_r+0x904>
 8013094:	9b03      	ldr	r3, [sp, #12]
 8013096:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801309a:	0d1b      	lsrs	r3, r3, #20
 801309c:	051b      	lsls	r3, r3, #20
 801309e:	b183      	cbz	r3, 80130c2 <_dtoa_r+0x90a>
 80130a0:	9b05      	ldr	r3, [sp, #20]
 80130a2:	3301      	adds	r3, #1
 80130a4:	9305      	str	r3, [sp, #20]
 80130a6:	9b06      	ldr	r3, [sp, #24]
 80130a8:	3301      	adds	r3, #1
 80130aa:	9306      	str	r3, [sp, #24]
 80130ac:	f04f 0801 	mov.w	r8, #1
 80130b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	f47f af6f 	bne.w	8012f96 <_dtoa_r+0x7de>
 80130b8:	2001      	movs	r0, #1
 80130ba:	e774      	b.n	8012fa6 <_dtoa_r+0x7ee>
 80130bc:	f04f 0800 	mov.w	r8, #0
 80130c0:	e7f6      	b.n	80130b0 <_dtoa_r+0x8f8>
 80130c2:	4698      	mov	r8, r3
 80130c4:	e7f4      	b.n	80130b0 <_dtoa_r+0x8f8>
 80130c6:	d082      	beq.n	8012fce <_dtoa_r+0x816>
 80130c8:	9a05      	ldr	r2, [sp, #20]
 80130ca:	331c      	adds	r3, #28
 80130cc:	441a      	add	r2, r3
 80130ce:	9205      	str	r2, [sp, #20]
 80130d0:	9a06      	ldr	r2, [sp, #24]
 80130d2:	441a      	add	r2, r3
 80130d4:	441d      	add	r5, r3
 80130d6:	9206      	str	r2, [sp, #24]
 80130d8:	e779      	b.n	8012fce <_dtoa_r+0x816>
 80130da:	4603      	mov	r3, r0
 80130dc:	e7f4      	b.n	80130c8 <_dtoa_r+0x910>
 80130de:	9b04      	ldr	r3, [sp, #16]
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	dc37      	bgt.n	8013154 <_dtoa_r+0x99c>
 80130e4:	9b07      	ldr	r3, [sp, #28]
 80130e6:	2b02      	cmp	r3, #2
 80130e8:	dd34      	ble.n	8013154 <_dtoa_r+0x99c>
 80130ea:	9b04      	ldr	r3, [sp, #16]
 80130ec:	9301      	str	r3, [sp, #4]
 80130ee:	9b01      	ldr	r3, [sp, #4]
 80130f0:	b963      	cbnz	r3, 801310c <_dtoa_r+0x954>
 80130f2:	4631      	mov	r1, r6
 80130f4:	2205      	movs	r2, #5
 80130f6:	4620      	mov	r0, r4
 80130f8:	f000 fab2 	bl	8013660 <__multadd>
 80130fc:	4601      	mov	r1, r0
 80130fe:	4606      	mov	r6, r0
 8013100:	4650      	mov	r0, sl
 8013102:	f000 fcc7 	bl	8013a94 <__mcmp>
 8013106:	2800      	cmp	r0, #0
 8013108:	f73f adbb 	bgt.w	8012c82 <_dtoa_r+0x4ca>
 801310c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801310e:	9d00      	ldr	r5, [sp, #0]
 8013110:	ea6f 0b03 	mvn.w	fp, r3
 8013114:	f04f 0800 	mov.w	r8, #0
 8013118:	4631      	mov	r1, r6
 801311a:	4620      	mov	r0, r4
 801311c:	f000 fa7e 	bl	801361c <_Bfree>
 8013120:	2f00      	cmp	r7, #0
 8013122:	f43f aeab 	beq.w	8012e7c <_dtoa_r+0x6c4>
 8013126:	f1b8 0f00 	cmp.w	r8, #0
 801312a:	d005      	beq.n	8013138 <_dtoa_r+0x980>
 801312c:	45b8      	cmp	r8, r7
 801312e:	d003      	beq.n	8013138 <_dtoa_r+0x980>
 8013130:	4641      	mov	r1, r8
 8013132:	4620      	mov	r0, r4
 8013134:	f000 fa72 	bl	801361c <_Bfree>
 8013138:	4639      	mov	r1, r7
 801313a:	4620      	mov	r0, r4
 801313c:	f000 fa6e 	bl	801361c <_Bfree>
 8013140:	e69c      	b.n	8012e7c <_dtoa_r+0x6c4>
 8013142:	2600      	movs	r6, #0
 8013144:	4637      	mov	r7, r6
 8013146:	e7e1      	b.n	801310c <_dtoa_r+0x954>
 8013148:	46bb      	mov	fp, r7
 801314a:	4637      	mov	r7, r6
 801314c:	e599      	b.n	8012c82 <_dtoa_r+0x4ca>
 801314e:	bf00      	nop
 8013150:	40240000 	.word	0x40240000
 8013154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013156:	2b00      	cmp	r3, #0
 8013158:	f000 80c8 	beq.w	80132ec <_dtoa_r+0xb34>
 801315c:	9b04      	ldr	r3, [sp, #16]
 801315e:	9301      	str	r3, [sp, #4]
 8013160:	2d00      	cmp	r5, #0
 8013162:	dd05      	ble.n	8013170 <_dtoa_r+0x9b8>
 8013164:	4639      	mov	r1, r7
 8013166:	462a      	mov	r2, r5
 8013168:	4620      	mov	r0, r4
 801316a:	f000 fc27 	bl	80139bc <__lshift>
 801316e:	4607      	mov	r7, r0
 8013170:	f1b8 0f00 	cmp.w	r8, #0
 8013174:	d05b      	beq.n	801322e <_dtoa_r+0xa76>
 8013176:	6879      	ldr	r1, [r7, #4]
 8013178:	4620      	mov	r0, r4
 801317a:	f000 fa0f 	bl	801359c <_Balloc>
 801317e:	4605      	mov	r5, r0
 8013180:	b928      	cbnz	r0, 801318e <_dtoa_r+0x9d6>
 8013182:	4b83      	ldr	r3, [pc, #524]	; (8013390 <_dtoa_r+0xbd8>)
 8013184:	4602      	mov	r2, r0
 8013186:	f240 21ef 	movw	r1, #751	; 0x2ef
 801318a:	f7ff bb2e 	b.w	80127ea <_dtoa_r+0x32>
 801318e:	693a      	ldr	r2, [r7, #16]
 8013190:	3202      	adds	r2, #2
 8013192:	0092      	lsls	r2, r2, #2
 8013194:	f107 010c 	add.w	r1, r7, #12
 8013198:	300c      	adds	r0, #12
 801319a:	f000 ffab 	bl	80140f4 <memcpy>
 801319e:	2201      	movs	r2, #1
 80131a0:	4629      	mov	r1, r5
 80131a2:	4620      	mov	r0, r4
 80131a4:	f000 fc0a 	bl	80139bc <__lshift>
 80131a8:	9b00      	ldr	r3, [sp, #0]
 80131aa:	3301      	adds	r3, #1
 80131ac:	9304      	str	r3, [sp, #16]
 80131ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80131b2:	4413      	add	r3, r2
 80131b4:	9308      	str	r3, [sp, #32]
 80131b6:	9b02      	ldr	r3, [sp, #8]
 80131b8:	f003 0301 	and.w	r3, r3, #1
 80131bc:	46b8      	mov	r8, r7
 80131be:	9306      	str	r3, [sp, #24]
 80131c0:	4607      	mov	r7, r0
 80131c2:	9b04      	ldr	r3, [sp, #16]
 80131c4:	4631      	mov	r1, r6
 80131c6:	3b01      	subs	r3, #1
 80131c8:	4650      	mov	r0, sl
 80131ca:	9301      	str	r3, [sp, #4]
 80131cc:	f7ff fa69 	bl	80126a2 <quorem>
 80131d0:	4641      	mov	r1, r8
 80131d2:	9002      	str	r0, [sp, #8]
 80131d4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80131d8:	4650      	mov	r0, sl
 80131da:	f000 fc5b 	bl	8013a94 <__mcmp>
 80131de:	463a      	mov	r2, r7
 80131e0:	9005      	str	r0, [sp, #20]
 80131e2:	4631      	mov	r1, r6
 80131e4:	4620      	mov	r0, r4
 80131e6:	f000 fc71 	bl	8013acc <__mdiff>
 80131ea:	68c2      	ldr	r2, [r0, #12]
 80131ec:	4605      	mov	r5, r0
 80131ee:	bb02      	cbnz	r2, 8013232 <_dtoa_r+0xa7a>
 80131f0:	4601      	mov	r1, r0
 80131f2:	4650      	mov	r0, sl
 80131f4:	f000 fc4e 	bl	8013a94 <__mcmp>
 80131f8:	4602      	mov	r2, r0
 80131fa:	4629      	mov	r1, r5
 80131fc:	4620      	mov	r0, r4
 80131fe:	9209      	str	r2, [sp, #36]	; 0x24
 8013200:	f000 fa0c 	bl	801361c <_Bfree>
 8013204:	9b07      	ldr	r3, [sp, #28]
 8013206:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013208:	9d04      	ldr	r5, [sp, #16]
 801320a:	ea43 0102 	orr.w	r1, r3, r2
 801320e:	9b06      	ldr	r3, [sp, #24]
 8013210:	4319      	orrs	r1, r3
 8013212:	d110      	bne.n	8013236 <_dtoa_r+0xa7e>
 8013214:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013218:	d029      	beq.n	801326e <_dtoa_r+0xab6>
 801321a:	9b05      	ldr	r3, [sp, #20]
 801321c:	2b00      	cmp	r3, #0
 801321e:	dd02      	ble.n	8013226 <_dtoa_r+0xa6e>
 8013220:	9b02      	ldr	r3, [sp, #8]
 8013222:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8013226:	9b01      	ldr	r3, [sp, #4]
 8013228:	f883 9000 	strb.w	r9, [r3]
 801322c:	e774      	b.n	8013118 <_dtoa_r+0x960>
 801322e:	4638      	mov	r0, r7
 8013230:	e7ba      	b.n	80131a8 <_dtoa_r+0x9f0>
 8013232:	2201      	movs	r2, #1
 8013234:	e7e1      	b.n	80131fa <_dtoa_r+0xa42>
 8013236:	9b05      	ldr	r3, [sp, #20]
 8013238:	2b00      	cmp	r3, #0
 801323a:	db04      	blt.n	8013246 <_dtoa_r+0xa8e>
 801323c:	9907      	ldr	r1, [sp, #28]
 801323e:	430b      	orrs	r3, r1
 8013240:	9906      	ldr	r1, [sp, #24]
 8013242:	430b      	orrs	r3, r1
 8013244:	d120      	bne.n	8013288 <_dtoa_r+0xad0>
 8013246:	2a00      	cmp	r2, #0
 8013248:	dded      	ble.n	8013226 <_dtoa_r+0xa6e>
 801324a:	4651      	mov	r1, sl
 801324c:	2201      	movs	r2, #1
 801324e:	4620      	mov	r0, r4
 8013250:	f000 fbb4 	bl	80139bc <__lshift>
 8013254:	4631      	mov	r1, r6
 8013256:	4682      	mov	sl, r0
 8013258:	f000 fc1c 	bl	8013a94 <__mcmp>
 801325c:	2800      	cmp	r0, #0
 801325e:	dc03      	bgt.n	8013268 <_dtoa_r+0xab0>
 8013260:	d1e1      	bne.n	8013226 <_dtoa_r+0xa6e>
 8013262:	f019 0f01 	tst.w	r9, #1
 8013266:	d0de      	beq.n	8013226 <_dtoa_r+0xa6e>
 8013268:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801326c:	d1d8      	bne.n	8013220 <_dtoa_r+0xa68>
 801326e:	9a01      	ldr	r2, [sp, #4]
 8013270:	2339      	movs	r3, #57	; 0x39
 8013272:	7013      	strb	r3, [r2, #0]
 8013274:	462b      	mov	r3, r5
 8013276:	461d      	mov	r5, r3
 8013278:	3b01      	subs	r3, #1
 801327a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801327e:	2a39      	cmp	r2, #57	; 0x39
 8013280:	d06c      	beq.n	801335c <_dtoa_r+0xba4>
 8013282:	3201      	adds	r2, #1
 8013284:	701a      	strb	r2, [r3, #0]
 8013286:	e747      	b.n	8013118 <_dtoa_r+0x960>
 8013288:	2a00      	cmp	r2, #0
 801328a:	dd07      	ble.n	801329c <_dtoa_r+0xae4>
 801328c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013290:	d0ed      	beq.n	801326e <_dtoa_r+0xab6>
 8013292:	9a01      	ldr	r2, [sp, #4]
 8013294:	f109 0301 	add.w	r3, r9, #1
 8013298:	7013      	strb	r3, [r2, #0]
 801329a:	e73d      	b.n	8013118 <_dtoa_r+0x960>
 801329c:	9b04      	ldr	r3, [sp, #16]
 801329e:	9a08      	ldr	r2, [sp, #32]
 80132a0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80132a4:	4293      	cmp	r3, r2
 80132a6:	d043      	beq.n	8013330 <_dtoa_r+0xb78>
 80132a8:	4651      	mov	r1, sl
 80132aa:	2300      	movs	r3, #0
 80132ac:	220a      	movs	r2, #10
 80132ae:	4620      	mov	r0, r4
 80132b0:	f000 f9d6 	bl	8013660 <__multadd>
 80132b4:	45b8      	cmp	r8, r7
 80132b6:	4682      	mov	sl, r0
 80132b8:	f04f 0300 	mov.w	r3, #0
 80132bc:	f04f 020a 	mov.w	r2, #10
 80132c0:	4641      	mov	r1, r8
 80132c2:	4620      	mov	r0, r4
 80132c4:	d107      	bne.n	80132d6 <_dtoa_r+0xb1e>
 80132c6:	f000 f9cb 	bl	8013660 <__multadd>
 80132ca:	4680      	mov	r8, r0
 80132cc:	4607      	mov	r7, r0
 80132ce:	9b04      	ldr	r3, [sp, #16]
 80132d0:	3301      	adds	r3, #1
 80132d2:	9304      	str	r3, [sp, #16]
 80132d4:	e775      	b.n	80131c2 <_dtoa_r+0xa0a>
 80132d6:	f000 f9c3 	bl	8013660 <__multadd>
 80132da:	4639      	mov	r1, r7
 80132dc:	4680      	mov	r8, r0
 80132de:	2300      	movs	r3, #0
 80132e0:	220a      	movs	r2, #10
 80132e2:	4620      	mov	r0, r4
 80132e4:	f000 f9bc 	bl	8013660 <__multadd>
 80132e8:	4607      	mov	r7, r0
 80132ea:	e7f0      	b.n	80132ce <_dtoa_r+0xb16>
 80132ec:	9b04      	ldr	r3, [sp, #16]
 80132ee:	9301      	str	r3, [sp, #4]
 80132f0:	9d00      	ldr	r5, [sp, #0]
 80132f2:	4631      	mov	r1, r6
 80132f4:	4650      	mov	r0, sl
 80132f6:	f7ff f9d4 	bl	80126a2 <quorem>
 80132fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80132fe:	9b00      	ldr	r3, [sp, #0]
 8013300:	f805 9b01 	strb.w	r9, [r5], #1
 8013304:	1aea      	subs	r2, r5, r3
 8013306:	9b01      	ldr	r3, [sp, #4]
 8013308:	4293      	cmp	r3, r2
 801330a:	dd07      	ble.n	801331c <_dtoa_r+0xb64>
 801330c:	4651      	mov	r1, sl
 801330e:	2300      	movs	r3, #0
 8013310:	220a      	movs	r2, #10
 8013312:	4620      	mov	r0, r4
 8013314:	f000 f9a4 	bl	8013660 <__multadd>
 8013318:	4682      	mov	sl, r0
 801331a:	e7ea      	b.n	80132f2 <_dtoa_r+0xb3a>
 801331c:	9b01      	ldr	r3, [sp, #4]
 801331e:	2b00      	cmp	r3, #0
 8013320:	bfc8      	it	gt
 8013322:	461d      	movgt	r5, r3
 8013324:	9b00      	ldr	r3, [sp, #0]
 8013326:	bfd8      	it	le
 8013328:	2501      	movle	r5, #1
 801332a:	441d      	add	r5, r3
 801332c:	f04f 0800 	mov.w	r8, #0
 8013330:	4651      	mov	r1, sl
 8013332:	2201      	movs	r2, #1
 8013334:	4620      	mov	r0, r4
 8013336:	f000 fb41 	bl	80139bc <__lshift>
 801333a:	4631      	mov	r1, r6
 801333c:	4682      	mov	sl, r0
 801333e:	f000 fba9 	bl	8013a94 <__mcmp>
 8013342:	2800      	cmp	r0, #0
 8013344:	dc96      	bgt.n	8013274 <_dtoa_r+0xabc>
 8013346:	d102      	bne.n	801334e <_dtoa_r+0xb96>
 8013348:	f019 0f01 	tst.w	r9, #1
 801334c:	d192      	bne.n	8013274 <_dtoa_r+0xabc>
 801334e:	462b      	mov	r3, r5
 8013350:	461d      	mov	r5, r3
 8013352:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013356:	2a30      	cmp	r2, #48	; 0x30
 8013358:	d0fa      	beq.n	8013350 <_dtoa_r+0xb98>
 801335a:	e6dd      	b.n	8013118 <_dtoa_r+0x960>
 801335c:	9a00      	ldr	r2, [sp, #0]
 801335e:	429a      	cmp	r2, r3
 8013360:	d189      	bne.n	8013276 <_dtoa_r+0xabe>
 8013362:	f10b 0b01 	add.w	fp, fp, #1
 8013366:	2331      	movs	r3, #49	; 0x31
 8013368:	e796      	b.n	8013298 <_dtoa_r+0xae0>
 801336a:	4b0a      	ldr	r3, [pc, #40]	; (8013394 <_dtoa_r+0xbdc>)
 801336c:	f7ff ba99 	b.w	80128a2 <_dtoa_r+0xea>
 8013370:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013372:	2b00      	cmp	r3, #0
 8013374:	f47f aa6d 	bne.w	8012852 <_dtoa_r+0x9a>
 8013378:	4b07      	ldr	r3, [pc, #28]	; (8013398 <_dtoa_r+0xbe0>)
 801337a:	f7ff ba92 	b.w	80128a2 <_dtoa_r+0xea>
 801337e:	9b01      	ldr	r3, [sp, #4]
 8013380:	2b00      	cmp	r3, #0
 8013382:	dcb5      	bgt.n	80132f0 <_dtoa_r+0xb38>
 8013384:	9b07      	ldr	r3, [sp, #28]
 8013386:	2b02      	cmp	r3, #2
 8013388:	f73f aeb1 	bgt.w	80130ee <_dtoa_r+0x936>
 801338c:	e7b0      	b.n	80132f0 <_dtoa_r+0xb38>
 801338e:	bf00      	nop
 8013390:	080d6a7e 	.word	0x080d6a7e
 8013394:	080d69de 	.word	0x080d69de
 8013398:	080d6a02 	.word	0x080d6a02

0801339c <_free_r>:
 801339c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801339e:	2900      	cmp	r1, #0
 80133a0:	d044      	beq.n	801342c <_free_r+0x90>
 80133a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80133a6:	9001      	str	r0, [sp, #4]
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	f1a1 0404 	sub.w	r4, r1, #4
 80133ae:	bfb8      	it	lt
 80133b0:	18e4      	addlt	r4, r4, r3
 80133b2:	f000 f8e7 	bl	8013584 <__malloc_lock>
 80133b6:	4a1e      	ldr	r2, [pc, #120]	; (8013430 <_free_r+0x94>)
 80133b8:	9801      	ldr	r0, [sp, #4]
 80133ba:	6813      	ldr	r3, [r2, #0]
 80133bc:	b933      	cbnz	r3, 80133cc <_free_r+0x30>
 80133be:	6063      	str	r3, [r4, #4]
 80133c0:	6014      	str	r4, [r2, #0]
 80133c2:	b003      	add	sp, #12
 80133c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80133c8:	f000 b8e2 	b.w	8013590 <__malloc_unlock>
 80133cc:	42a3      	cmp	r3, r4
 80133ce:	d908      	bls.n	80133e2 <_free_r+0x46>
 80133d0:	6825      	ldr	r5, [r4, #0]
 80133d2:	1961      	adds	r1, r4, r5
 80133d4:	428b      	cmp	r3, r1
 80133d6:	bf01      	itttt	eq
 80133d8:	6819      	ldreq	r1, [r3, #0]
 80133da:	685b      	ldreq	r3, [r3, #4]
 80133dc:	1949      	addeq	r1, r1, r5
 80133de:	6021      	streq	r1, [r4, #0]
 80133e0:	e7ed      	b.n	80133be <_free_r+0x22>
 80133e2:	461a      	mov	r2, r3
 80133e4:	685b      	ldr	r3, [r3, #4]
 80133e6:	b10b      	cbz	r3, 80133ec <_free_r+0x50>
 80133e8:	42a3      	cmp	r3, r4
 80133ea:	d9fa      	bls.n	80133e2 <_free_r+0x46>
 80133ec:	6811      	ldr	r1, [r2, #0]
 80133ee:	1855      	adds	r5, r2, r1
 80133f0:	42a5      	cmp	r5, r4
 80133f2:	d10b      	bne.n	801340c <_free_r+0x70>
 80133f4:	6824      	ldr	r4, [r4, #0]
 80133f6:	4421      	add	r1, r4
 80133f8:	1854      	adds	r4, r2, r1
 80133fa:	42a3      	cmp	r3, r4
 80133fc:	6011      	str	r1, [r2, #0]
 80133fe:	d1e0      	bne.n	80133c2 <_free_r+0x26>
 8013400:	681c      	ldr	r4, [r3, #0]
 8013402:	685b      	ldr	r3, [r3, #4]
 8013404:	6053      	str	r3, [r2, #4]
 8013406:	440c      	add	r4, r1
 8013408:	6014      	str	r4, [r2, #0]
 801340a:	e7da      	b.n	80133c2 <_free_r+0x26>
 801340c:	d902      	bls.n	8013414 <_free_r+0x78>
 801340e:	230c      	movs	r3, #12
 8013410:	6003      	str	r3, [r0, #0]
 8013412:	e7d6      	b.n	80133c2 <_free_r+0x26>
 8013414:	6825      	ldr	r5, [r4, #0]
 8013416:	1961      	adds	r1, r4, r5
 8013418:	428b      	cmp	r3, r1
 801341a:	bf04      	itt	eq
 801341c:	6819      	ldreq	r1, [r3, #0]
 801341e:	685b      	ldreq	r3, [r3, #4]
 8013420:	6063      	str	r3, [r4, #4]
 8013422:	bf04      	itt	eq
 8013424:	1949      	addeq	r1, r1, r5
 8013426:	6021      	streq	r1, [r4, #0]
 8013428:	6054      	str	r4, [r2, #4]
 801342a:	e7ca      	b.n	80133c2 <_free_r+0x26>
 801342c:	b003      	add	sp, #12
 801342e:	bd30      	pop	{r4, r5, pc}
 8013430:	20038264 	.word	0x20038264

08013434 <malloc>:
 8013434:	4b02      	ldr	r3, [pc, #8]	; (8013440 <malloc+0xc>)
 8013436:	4601      	mov	r1, r0
 8013438:	6818      	ldr	r0, [r3, #0]
 801343a:	f000 b823 	b.w	8013484 <_malloc_r>
 801343e:	bf00      	nop
 8013440:	20000128 	.word	0x20000128

08013444 <sbrk_aligned>:
 8013444:	b570      	push	{r4, r5, r6, lr}
 8013446:	4e0e      	ldr	r6, [pc, #56]	; (8013480 <sbrk_aligned+0x3c>)
 8013448:	460c      	mov	r4, r1
 801344a:	6831      	ldr	r1, [r6, #0]
 801344c:	4605      	mov	r5, r0
 801344e:	b911      	cbnz	r1, 8013456 <sbrk_aligned+0x12>
 8013450:	f000 fe40 	bl	80140d4 <_sbrk_r>
 8013454:	6030      	str	r0, [r6, #0]
 8013456:	4621      	mov	r1, r4
 8013458:	4628      	mov	r0, r5
 801345a:	f000 fe3b 	bl	80140d4 <_sbrk_r>
 801345e:	1c43      	adds	r3, r0, #1
 8013460:	d00a      	beq.n	8013478 <sbrk_aligned+0x34>
 8013462:	1cc4      	adds	r4, r0, #3
 8013464:	f024 0403 	bic.w	r4, r4, #3
 8013468:	42a0      	cmp	r0, r4
 801346a:	d007      	beq.n	801347c <sbrk_aligned+0x38>
 801346c:	1a21      	subs	r1, r4, r0
 801346e:	4628      	mov	r0, r5
 8013470:	f000 fe30 	bl	80140d4 <_sbrk_r>
 8013474:	3001      	adds	r0, #1
 8013476:	d101      	bne.n	801347c <sbrk_aligned+0x38>
 8013478:	f04f 34ff 	mov.w	r4, #4294967295
 801347c:	4620      	mov	r0, r4
 801347e:	bd70      	pop	{r4, r5, r6, pc}
 8013480:	20038268 	.word	0x20038268

08013484 <_malloc_r>:
 8013484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013488:	1ccd      	adds	r5, r1, #3
 801348a:	f025 0503 	bic.w	r5, r5, #3
 801348e:	3508      	adds	r5, #8
 8013490:	2d0c      	cmp	r5, #12
 8013492:	bf38      	it	cc
 8013494:	250c      	movcc	r5, #12
 8013496:	2d00      	cmp	r5, #0
 8013498:	4607      	mov	r7, r0
 801349a:	db01      	blt.n	80134a0 <_malloc_r+0x1c>
 801349c:	42a9      	cmp	r1, r5
 801349e:	d905      	bls.n	80134ac <_malloc_r+0x28>
 80134a0:	230c      	movs	r3, #12
 80134a2:	603b      	str	r3, [r7, #0]
 80134a4:	2600      	movs	r6, #0
 80134a6:	4630      	mov	r0, r6
 80134a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80134ac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8013580 <_malloc_r+0xfc>
 80134b0:	f000 f868 	bl	8013584 <__malloc_lock>
 80134b4:	f8d8 3000 	ldr.w	r3, [r8]
 80134b8:	461c      	mov	r4, r3
 80134ba:	bb5c      	cbnz	r4, 8013514 <_malloc_r+0x90>
 80134bc:	4629      	mov	r1, r5
 80134be:	4638      	mov	r0, r7
 80134c0:	f7ff ffc0 	bl	8013444 <sbrk_aligned>
 80134c4:	1c43      	adds	r3, r0, #1
 80134c6:	4604      	mov	r4, r0
 80134c8:	d155      	bne.n	8013576 <_malloc_r+0xf2>
 80134ca:	f8d8 4000 	ldr.w	r4, [r8]
 80134ce:	4626      	mov	r6, r4
 80134d0:	2e00      	cmp	r6, #0
 80134d2:	d145      	bne.n	8013560 <_malloc_r+0xdc>
 80134d4:	2c00      	cmp	r4, #0
 80134d6:	d048      	beq.n	801356a <_malloc_r+0xe6>
 80134d8:	6823      	ldr	r3, [r4, #0]
 80134da:	4631      	mov	r1, r6
 80134dc:	4638      	mov	r0, r7
 80134de:	eb04 0903 	add.w	r9, r4, r3
 80134e2:	f000 fdf7 	bl	80140d4 <_sbrk_r>
 80134e6:	4581      	cmp	r9, r0
 80134e8:	d13f      	bne.n	801356a <_malloc_r+0xe6>
 80134ea:	6821      	ldr	r1, [r4, #0]
 80134ec:	1a6d      	subs	r5, r5, r1
 80134ee:	4629      	mov	r1, r5
 80134f0:	4638      	mov	r0, r7
 80134f2:	f7ff ffa7 	bl	8013444 <sbrk_aligned>
 80134f6:	3001      	adds	r0, #1
 80134f8:	d037      	beq.n	801356a <_malloc_r+0xe6>
 80134fa:	6823      	ldr	r3, [r4, #0]
 80134fc:	442b      	add	r3, r5
 80134fe:	6023      	str	r3, [r4, #0]
 8013500:	f8d8 3000 	ldr.w	r3, [r8]
 8013504:	2b00      	cmp	r3, #0
 8013506:	d038      	beq.n	801357a <_malloc_r+0xf6>
 8013508:	685a      	ldr	r2, [r3, #4]
 801350a:	42a2      	cmp	r2, r4
 801350c:	d12b      	bne.n	8013566 <_malloc_r+0xe2>
 801350e:	2200      	movs	r2, #0
 8013510:	605a      	str	r2, [r3, #4]
 8013512:	e00f      	b.n	8013534 <_malloc_r+0xb0>
 8013514:	6822      	ldr	r2, [r4, #0]
 8013516:	1b52      	subs	r2, r2, r5
 8013518:	d41f      	bmi.n	801355a <_malloc_r+0xd6>
 801351a:	2a0b      	cmp	r2, #11
 801351c:	d917      	bls.n	801354e <_malloc_r+0xca>
 801351e:	1961      	adds	r1, r4, r5
 8013520:	42a3      	cmp	r3, r4
 8013522:	6025      	str	r5, [r4, #0]
 8013524:	bf18      	it	ne
 8013526:	6059      	strne	r1, [r3, #4]
 8013528:	6863      	ldr	r3, [r4, #4]
 801352a:	bf08      	it	eq
 801352c:	f8c8 1000 	streq.w	r1, [r8]
 8013530:	5162      	str	r2, [r4, r5]
 8013532:	604b      	str	r3, [r1, #4]
 8013534:	4638      	mov	r0, r7
 8013536:	f104 060b 	add.w	r6, r4, #11
 801353a:	f000 f829 	bl	8013590 <__malloc_unlock>
 801353e:	f026 0607 	bic.w	r6, r6, #7
 8013542:	1d23      	adds	r3, r4, #4
 8013544:	1af2      	subs	r2, r6, r3
 8013546:	d0ae      	beq.n	80134a6 <_malloc_r+0x22>
 8013548:	1b9b      	subs	r3, r3, r6
 801354a:	50a3      	str	r3, [r4, r2]
 801354c:	e7ab      	b.n	80134a6 <_malloc_r+0x22>
 801354e:	42a3      	cmp	r3, r4
 8013550:	6862      	ldr	r2, [r4, #4]
 8013552:	d1dd      	bne.n	8013510 <_malloc_r+0x8c>
 8013554:	f8c8 2000 	str.w	r2, [r8]
 8013558:	e7ec      	b.n	8013534 <_malloc_r+0xb0>
 801355a:	4623      	mov	r3, r4
 801355c:	6864      	ldr	r4, [r4, #4]
 801355e:	e7ac      	b.n	80134ba <_malloc_r+0x36>
 8013560:	4634      	mov	r4, r6
 8013562:	6876      	ldr	r6, [r6, #4]
 8013564:	e7b4      	b.n	80134d0 <_malloc_r+0x4c>
 8013566:	4613      	mov	r3, r2
 8013568:	e7cc      	b.n	8013504 <_malloc_r+0x80>
 801356a:	230c      	movs	r3, #12
 801356c:	603b      	str	r3, [r7, #0]
 801356e:	4638      	mov	r0, r7
 8013570:	f000 f80e 	bl	8013590 <__malloc_unlock>
 8013574:	e797      	b.n	80134a6 <_malloc_r+0x22>
 8013576:	6025      	str	r5, [r4, #0]
 8013578:	e7dc      	b.n	8013534 <_malloc_r+0xb0>
 801357a:	605b      	str	r3, [r3, #4]
 801357c:	deff      	udf	#255	; 0xff
 801357e:	bf00      	nop
 8013580:	20038264 	.word	0x20038264

08013584 <__malloc_lock>:
 8013584:	4801      	ldr	r0, [pc, #4]	; (801358c <__malloc_lock+0x8>)
 8013586:	f7ff b88a 	b.w	801269e <__retarget_lock_acquire_recursive>
 801358a:	bf00      	nop
 801358c:	20038260 	.word	0x20038260

08013590 <__malloc_unlock>:
 8013590:	4801      	ldr	r0, [pc, #4]	; (8013598 <__malloc_unlock+0x8>)
 8013592:	f7ff b885 	b.w	80126a0 <__retarget_lock_release_recursive>
 8013596:	bf00      	nop
 8013598:	20038260 	.word	0x20038260

0801359c <_Balloc>:
 801359c:	b570      	push	{r4, r5, r6, lr}
 801359e:	69c6      	ldr	r6, [r0, #28]
 80135a0:	4604      	mov	r4, r0
 80135a2:	460d      	mov	r5, r1
 80135a4:	b976      	cbnz	r6, 80135c4 <_Balloc+0x28>
 80135a6:	2010      	movs	r0, #16
 80135a8:	f7ff ff44 	bl	8013434 <malloc>
 80135ac:	4602      	mov	r2, r0
 80135ae:	61e0      	str	r0, [r4, #28]
 80135b0:	b920      	cbnz	r0, 80135bc <_Balloc+0x20>
 80135b2:	4b18      	ldr	r3, [pc, #96]	; (8013614 <_Balloc+0x78>)
 80135b4:	4818      	ldr	r0, [pc, #96]	; (8013618 <_Balloc+0x7c>)
 80135b6:	216b      	movs	r1, #107	; 0x6b
 80135b8:	f000 fdaa 	bl	8014110 <__assert_func>
 80135bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80135c0:	6006      	str	r6, [r0, #0]
 80135c2:	60c6      	str	r6, [r0, #12]
 80135c4:	69e6      	ldr	r6, [r4, #28]
 80135c6:	68f3      	ldr	r3, [r6, #12]
 80135c8:	b183      	cbz	r3, 80135ec <_Balloc+0x50>
 80135ca:	69e3      	ldr	r3, [r4, #28]
 80135cc:	68db      	ldr	r3, [r3, #12]
 80135ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80135d2:	b9b8      	cbnz	r0, 8013604 <_Balloc+0x68>
 80135d4:	2101      	movs	r1, #1
 80135d6:	fa01 f605 	lsl.w	r6, r1, r5
 80135da:	1d72      	adds	r2, r6, #5
 80135dc:	0092      	lsls	r2, r2, #2
 80135de:	4620      	mov	r0, r4
 80135e0:	f000 fdb4 	bl	801414c <_calloc_r>
 80135e4:	b160      	cbz	r0, 8013600 <_Balloc+0x64>
 80135e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80135ea:	e00e      	b.n	801360a <_Balloc+0x6e>
 80135ec:	2221      	movs	r2, #33	; 0x21
 80135ee:	2104      	movs	r1, #4
 80135f0:	4620      	mov	r0, r4
 80135f2:	f000 fdab 	bl	801414c <_calloc_r>
 80135f6:	69e3      	ldr	r3, [r4, #28]
 80135f8:	60f0      	str	r0, [r6, #12]
 80135fa:	68db      	ldr	r3, [r3, #12]
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d1e4      	bne.n	80135ca <_Balloc+0x2e>
 8013600:	2000      	movs	r0, #0
 8013602:	bd70      	pop	{r4, r5, r6, pc}
 8013604:	6802      	ldr	r2, [r0, #0]
 8013606:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801360a:	2300      	movs	r3, #0
 801360c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013610:	e7f7      	b.n	8013602 <_Balloc+0x66>
 8013612:	bf00      	nop
 8013614:	080d6a0f 	.word	0x080d6a0f
 8013618:	080d6a8f 	.word	0x080d6a8f

0801361c <_Bfree>:
 801361c:	b570      	push	{r4, r5, r6, lr}
 801361e:	69c6      	ldr	r6, [r0, #28]
 8013620:	4605      	mov	r5, r0
 8013622:	460c      	mov	r4, r1
 8013624:	b976      	cbnz	r6, 8013644 <_Bfree+0x28>
 8013626:	2010      	movs	r0, #16
 8013628:	f7ff ff04 	bl	8013434 <malloc>
 801362c:	4602      	mov	r2, r0
 801362e:	61e8      	str	r0, [r5, #28]
 8013630:	b920      	cbnz	r0, 801363c <_Bfree+0x20>
 8013632:	4b09      	ldr	r3, [pc, #36]	; (8013658 <_Bfree+0x3c>)
 8013634:	4809      	ldr	r0, [pc, #36]	; (801365c <_Bfree+0x40>)
 8013636:	218f      	movs	r1, #143	; 0x8f
 8013638:	f000 fd6a 	bl	8014110 <__assert_func>
 801363c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013640:	6006      	str	r6, [r0, #0]
 8013642:	60c6      	str	r6, [r0, #12]
 8013644:	b13c      	cbz	r4, 8013656 <_Bfree+0x3a>
 8013646:	69eb      	ldr	r3, [r5, #28]
 8013648:	6862      	ldr	r2, [r4, #4]
 801364a:	68db      	ldr	r3, [r3, #12]
 801364c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013650:	6021      	str	r1, [r4, #0]
 8013652:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013656:	bd70      	pop	{r4, r5, r6, pc}
 8013658:	080d6a0f 	.word	0x080d6a0f
 801365c:	080d6a8f 	.word	0x080d6a8f

08013660 <__multadd>:
 8013660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013664:	690d      	ldr	r5, [r1, #16]
 8013666:	4607      	mov	r7, r0
 8013668:	460c      	mov	r4, r1
 801366a:	461e      	mov	r6, r3
 801366c:	f101 0c14 	add.w	ip, r1, #20
 8013670:	2000      	movs	r0, #0
 8013672:	f8dc 3000 	ldr.w	r3, [ip]
 8013676:	b299      	uxth	r1, r3
 8013678:	fb02 6101 	mla	r1, r2, r1, r6
 801367c:	0c1e      	lsrs	r6, r3, #16
 801367e:	0c0b      	lsrs	r3, r1, #16
 8013680:	fb02 3306 	mla	r3, r2, r6, r3
 8013684:	b289      	uxth	r1, r1
 8013686:	3001      	adds	r0, #1
 8013688:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801368c:	4285      	cmp	r5, r0
 801368e:	f84c 1b04 	str.w	r1, [ip], #4
 8013692:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013696:	dcec      	bgt.n	8013672 <__multadd+0x12>
 8013698:	b30e      	cbz	r6, 80136de <__multadd+0x7e>
 801369a:	68a3      	ldr	r3, [r4, #8]
 801369c:	42ab      	cmp	r3, r5
 801369e:	dc19      	bgt.n	80136d4 <__multadd+0x74>
 80136a0:	6861      	ldr	r1, [r4, #4]
 80136a2:	4638      	mov	r0, r7
 80136a4:	3101      	adds	r1, #1
 80136a6:	f7ff ff79 	bl	801359c <_Balloc>
 80136aa:	4680      	mov	r8, r0
 80136ac:	b928      	cbnz	r0, 80136ba <__multadd+0x5a>
 80136ae:	4602      	mov	r2, r0
 80136b0:	4b0c      	ldr	r3, [pc, #48]	; (80136e4 <__multadd+0x84>)
 80136b2:	480d      	ldr	r0, [pc, #52]	; (80136e8 <__multadd+0x88>)
 80136b4:	21ba      	movs	r1, #186	; 0xba
 80136b6:	f000 fd2b 	bl	8014110 <__assert_func>
 80136ba:	6922      	ldr	r2, [r4, #16]
 80136bc:	3202      	adds	r2, #2
 80136be:	f104 010c 	add.w	r1, r4, #12
 80136c2:	0092      	lsls	r2, r2, #2
 80136c4:	300c      	adds	r0, #12
 80136c6:	f000 fd15 	bl	80140f4 <memcpy>
 80136ca:	4621      	mov	r1, r4
 80136cc:	4638      	mov	r0, r7
 80136ce:	f7ff ffa5 	bl	801361c <_Bfree>
 80136d2:	4644      	mov	r4, r8
 80136d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80136d8:	3501      	adds	r5, #1
 80136da:	615e      	str	r6, [r3, #20]
 80136dc:	6125      	str	r5, [r4, #16]
 80136de:	4620      	mov	r0, r4
 80136e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136e4:	080d6a7e 	.word	0x080d6a7e
 80136e8:	080d6a8f 	.word	0x080d6a8f

080136ec <__hi0bits>:
 80136ec:	0c03      	lsrs	r3, r0, #16
 80136ee:	041b      	lsls	r3, r3, #16
 80136f0:	b9d3      	cbnz	r3, 8013728 <__hi0bits+0x3c>
 80136f2:	0400      	lsls	r0, r0, #16
 80136f4:	2310      	movs	r3, #16
 80136f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80136fa:	bf04      	itt	eq
 80136fc:	0200      	lsleq	r0, r0, #8
 80136fe:	3308      	addeq	r3, #8
 8013700:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013704:	bf04      	itt	eq
 8013706:	0100      	lsleq	r0, r0, #4
 8013708:	3304      	addeq	r3, #4
 801370a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801370e:	bf04      	itt	eq
 8013710:	0080      	lsleq	r0, r0, #2
 8013712:	3302      	addeq	r3, #2
 8013714:	2800      	cmp	r0, #0
 8013716:	db05      	blt.n	8013724 <__hi0bits+0x38>
 8013718:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801371c:	f103 0301 	add.w	r3, r3, #1
 8013720:	bf08      	it	eq
 8013722:	2320      	moveq	r3, #32
 8013724:	4618      	mov	r0, r3
 8013726:	4770      	bx	lr
 8013728:	2300      	movs	r3, #0
 801372a:	e7e4      	b.n	80136f6 <__hi0bits+0xa>

0801372c <__lo0bits>:
 801372c:	6803      	ldr	r3, [r0, #0]
 801372e:	f013 0207 	ands.w	r2, r3, #7
 8013732:	d00c      	beq.n	801374e <__lo0bits+0x22>
 8013734:	07d9      	lsls	r1, r3, #31
 8013736:	d422      	bmi.n	801377e <__lo0bits+0x52>
 8013738:	079a      	lsls	r2, r3, #30
 801373a:	bf49      	itett	mi
 801373c:	085b      	lsrmi	r3, r3, #1
 801373e:	089b      	lsrpl	r3, r3, #2
 8013740:	6003      	strmi	r3, [r0, #0]
 8013742:	2201      	movmi	r2, #1
 8013744:	bf5c      	itt	pl
 8013746:	6003      	strpl	r3, [r0, #0]
 8013748:	2202      	movpl	r2, #2
 801374a:	4610      	mov	r0, r2
 801374c:	4770      	bx	lr
 801374e:	b299      	uxth	r1, r3
 8013750:	b909      	cbnz	r1, 8013756 <__lo0bits+0x2a>
 8013752:	0c1b      	lsrs	r3, r3, #16
 8013754:	2210      	movs	r2, #16
 8013756:	b2d9      	uxtb	r1, r3
 8013758:	b909      	cbnz	r1, 801375e <__lo0bits+0x32>
 801375a:	3208      	adds	r2, #8
 801375c:	0a1b      	lsrs	r3, r3, #8
 801375e:	0719      	lsls	r1, r3, #28
 8013760:	bf04      	itt	eq
 8013762:	091b      	lsreq	r3, r3, #4
 8013764:	3204      	addeq	r2, #4
 8013766:	0799      	lsls	r1, r3, #30
 8013768:	bf04      	itt	eq
 801376a:	089b      	lsreq	r3, r3, #2
 801376c:	3202      	addeq	r2, #2
 801376e:	07d9      	lsls	r1, r3, #31
 8013770:	d403      	bmi.n	801377a <__lo0bits+0x4e>
 8013772:	085b      	lsrs	r3, r3, #1
 8013774:	f102 0201 	add.w	r2, r2, #1
 8013778:	d003      	beq.n	8013782 <__lo0bits+0x56>
 801377a:	6003      	str	r3, [r0, #0]
 801377c:	e7e5      	b.n	801374a <__lo0bits+0x1e>
 801377e:	2200      	movs	r2, #0
 8013780:	e7e3      	b.n	801374a <__lo0bits+0x1e>
 8013782:	2220      	movs	r2, #32
 8013784:	e7e1      	b.n	801374a <__lo0bits+0x1e>
	...

08013788 <__i2b>:
 8013788:	b510      	push	{r4, lr}
 801378a:	460c      	mov	r4, r1
 801378c:	2101      	movs	r1, #1
 801378e:	f7ff ff05 	bl	801359c <_Balloc>
 8013792:	4602      	mov	r2, r0
 8013794:	b928      	cbnz	r0, 80137a2 <__i2b+0x1a>
 8013796:	4b05      	ldr	r3, [pc, #20]	; (80137ac <__i2b+0x24>)
 8013798:	4805      	ldr	r0, [pc, #20]	; (80137b0 <__i2b+0x28>)
 801379a:	f240 1145 	movw	r1, #325	; 0x145
 801379e:	f000 fcb7 	bl	8014110 <__assert_func>
 80137a2:	2301      	movs	r3, #1
 80137a4:	6144      	str	r4, [r0, #20]
 80137a6:	6103      	str	r3, [r0, #16]
 80137a8:	bd10      	pop	{r4, pc}
 80137aa:	bf00      	nop
 80137ac:	080d6a7e 	.word	0x080d6a7e
 80137b0:	080d6a8f 	.word	0x080d6a8f

080137b4 <__multiply>:
 80137b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137b8:	4691      	mov	r9, r2
 80137ba:	690a      	ldr	r2, [r1, #16]
 80137bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80137c0:	429a      	cmp	r2, r3
 80137c2:	bfb8      	it	lt
 80137c4:	460b      	movlt	r3, r1
 80137c6:	460c      	mov	r4, r1
 80137c8:	bfbc      	itt	lt
 80137ca:	464c      	movlt	r4, r9
 80137cc:	4699      	movlt	r9, r3
 80137ce:	6927      	ldr	r7, [r4, #16]
 80137d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80137d4:	68a3      	ldr	r3, [r4, #8]
 80137d6:	6861      	ldr	r1, [r4, #4]
 80137d8:	eb07 060a 	add.w	r6, r7, sl
 80137dc:	42b3      	cmp	r3, r6
 80137de:	b085      	sub	sp, #20
 80137e0:	bfb8      	it	lt
 80137e2:	3101      	addlt	r1, #1
 80137e4:	f7ff feda 	bl	801359c <_Balloc>
 80137e8:	b930      	cbnz	r0, 80137f8 <__multiply+0x44>
 80137ea:	4602      	mov	r2, r0
 80137ec:	4b44      	ldr	r3, [pc, #272]	; (8013900 <__multiply+0x14c>)
 80137ee:	4845      	ldr	r0, [pc, #276]	; (8013904 <__multiply+0x150>)
 80137f0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80137f4:	f000 fc8c 	bl	8014110 <__assert_func>
 80137f8:	f100 0514 	add.w	r5, r0, #20
 80137fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013800:	462b      	mov	r3, r5
 8013802:	2200      	movs	r2, #0
 8013804:	4543      	cmp	r3, r8
 8013806:	d321      	bcc.n	801384c <__multiply+0x98>
 8013808:	f104 0314 	add.w	r3, r4, #20
 801380c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8013810:	f109 0314 	add.w	r3, r9, #20
 8013814:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013818:	9202      	str	r2, [sp, #8]
 801381a:	1b3a      	subs	r2, r7, r4
 801381c:	3a15      	subs	r2, #21
 801381e:	f022 0203 	bic.w	r2, r2, #3
 8013822:	3204      	adds	r2, #4
 8013824:	f104 0115 	add.w	r1, r4, #21
 8013828:	428f      	cmp	r7, r1
 801382a:	bf38      	it	cc
 801382c:	2204      	movcc	r2, #4
 801382e:	9201      	str	r2, [sp, #4]
 8013830:	9a02      	ldr	r2, [sp, #8]
 8013832:	9303      	str	r3, [sp, #12]
 8013834:	429a      	cmp	r2, r3
 8013836:	d80c      	bhi.n	8013852 <__multiply+0x9e>
 8013838:	2e00      	cmp	r6, #0
 801383a:	dd03      	ble.n	8013844 <__multiply+0x90>
 801383c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013840:	2b00      	cmp	r3, #0
 8013842:	d05b      	beq.n	80138fc <__multiply+0x148>
 8013844:	6106      	str	r6, [r0, #16]
 8013846:	b005      	add	sp, #20
 8013848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801384c:	f843 2b04 	str.w	r2, [r3], #4
 8013850:	e7d8      	b.n	8013804 <__multiply+0x50>
 8013852:	f8b3 a000 	ldrh.w	sl, [r3]
 8013856:	f1ba 0f00 	cmp.w	sl, #0
 801385a:	d024      	beq.n	80138a6 <__multiply+0xf2>
 801385c:	f104 0e14 	add.w	lr, r4, #20
 8013860:	46a9      	mov	r9, r5
 8013862:	f04f 0c00 	mov.w	ip, #0
 8013866:	f85e 2b04 	ldr.w	r2, [lr], #4
 801386a:	f8d9 1000 	ldr.w	r1, [r9]
 801386e:	fa1f fb82 	uxth.w	fp, r2
 8013872:	b289      	uxth	r1, r1
 8013874:	fb0a 110b 	mla	r1, sl, fp, r1
 8013878:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801387c:	f8d9 2000 	ldr.w	r2, [r9]
 8013880:	4461      	add	r1, ip
 8013882:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013886:	fb0a c20b 	mla	r2, sl, fp, ip
 801388a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801388e:	b289      	uxth	r1, r1
 8013890:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013894:	4577      	cmp	r7, lr
 8013896:	f849 1b04 	str.w	r1, [r9], #4
 801389a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801389e:	d8e2      	bhi.n	8013866 <__multiply+0xb2>
 80138a0:	9a01      	ldr	r2, [sp, #4]
 80138a2:	f845 c002 	str.w	ip, [r5, r2]
 80138a6:	9a03      	ldr	r2, [sp, #12]
 80138a8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80138ac:	3304      	adds	r3, #4
 80138ae:	f1b9 0f00 	cmp.w	r9, #0
 80138b2:	d021      	beq.n	80138f8 <__multiply+0x144>
 80138b4:	6829      	ldr	r1, [r5, #0]
 80138b6:	f104 0c14 	add.w	ip, r4, #20
 80138ba:	46ae      	mov	lr, r5
 80138bc:	f04f 0a00 	mov.w	sl, #0
 80138c0:	f8bc b000 	ldrh.w	fp, [ip]
 80138c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80138c8:	fb09 220b 	mla	r2, r9, fp, r2
 80138cc:	4452      	add	r2, sl
 80138ce:	b289      	uxth	r1, r1
 80138d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80138d4:	f84e 1b04 	str.w	r1, [lr], #4
 80138d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80138dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80138e0:	f8be 1000 	ldrh.w	r1, [lr]
 80138e4:	fb09 110a 	mla	r1, r9, sl, r1
 80138e8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80138ec:	4567      	cmp	r7, ip
 80138ee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80138f2:	d8e5      	bhi.n	80138c0 <__multiply+0x10c>
 80138f4:	9a01      	ldr	r2, [sp, #4]
 80138f6:	50a9      	str	r1, [r5, r2]
 80138f8:	3504      	adds	r5, #4
 80138fa:	e799      	b.n	8013830 <__multiply+0x7c>
 80138fc:	3e01      	subs	r6, #1
 80138fe:	e79b      	b.n	8013838 <__multiply+0x84>
 8013900:	080d6a7e 	.word	0x080d6a7e
 8013904:	080d6a8f 	.word	0x080d6a8f

08013908 <__pow5mult>:
 8013908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801390c:	4615      	mov	r5, r2
 801390e:	f012 0203 	ands.w	r2, r2, #3
 8013912:	4606      	mov	r6, r0
 8013914:	460f      	mov	r7, r1
 8013916:	d007      	beq.n	8013928 <__pow5mult+0x20>
 8013918:	4c25      	ldr	r4, [pc, #148]	; (80139b0 <__pow5mult+0xa8>)
 801391a:	3a01      	subs	r2, #1
 801391c:	2300      	movs	r3, #0
 801391e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013922:	f7ff fe9d 	bl	8013660 <__multadd>
 8013926:	4607      	mov	r7, r0
 8013928:	10ad      	asrs	r5, r5, #2
 801392a:	d03d      	beq.n	80139a8 <__pow5mult+0xa0>
 801392c:	69f4      	ldr	r4, [r6, #28]
 801392e:	b97c      	cbnz	r4, 8013950 <__pow5mult+0x48>
 8013930:	2010      	movs	r0, #16
 8013932:	f7ff fd7f 	bl	8013434 <malloc>
 8013936:	4602      	mov	r2, r0
 8013938:	61f0      	str	r0, [r6, #28]
 801393a:	b928      	cbnz	r0, 8013948 <__pow5mult+0x40>
 801393c:	4b1d      	ldr	r3, [pc, #116]	; (80139b4 <__pow5mult+0xac>)
 801393e:	481e      	ldr	r0, [pc, #120]	; (80139b8 <__pow5mult+0xb0>)
 8013940:	f240 11b3 	movw	r1, #435	; 0x1b3
 8013944:	f000 fbe4 	bl	8014110 <__assert_func>
 8013948:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801394c:	6004      	str	r4, [r0, #0]
 801394e:	60c4      	str	r4, [r0, #12]
 8013950:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8013954:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013958:	b94c      	cbnz	r4, 801396e <__pow5mult+0x66>
 801395a:	f240 2171 	movw	r1, #625	; 0x271
 801395e:	4630      	mov	r0, r6
 8013960:	f7ff ff12 	bl	8013788 <__i2b>
 8013964:	2300      	movs	r3, #0
 8013966:	f8c8 0008 	str.w	r0, [r8, #8]
 801396a:	4604      	mov	r4, r0
 801396c:	6003      	str	r3, [r0, #0]
 801396e:	f04f 0900 	mov.w	r9, #0
 8013972:	07eb      	lsls	r3, r5, #31
 8013974:	d50a      	bpl.n	801398c <__pow5mult+0x84>
 8013976:	4639      	mov	r1, r7
 8013978:	4622      	mov	r2, r4
 801397a:	4630      	mov	r0, r6
 801397c:	f7ff ff1a 	bl	80137b4 <__multiply>
 8013980:	4639      	mov	r1, r7
 8013982:	4680      	mov	r8, r0
 8013984:	4630      	mov	r0, r6
 8013986:	f7ff fe49 	bl	801361c <_Bfree>
 801398a:	4647      	mov	r7, r8
 801398c:	106d      	asrs	r5, r5, #1
 801398e:	d00b      	beq.n	80139a8 <__pow5mult+0xa0>
 8013990:	6820      	ldr	r0, [r4, #0]
 8013992:	b938      	cbnz	r0, 80139a4 <__pow5mult+0x9c>
 8013994:	4622      	mov	r2, r4
 8013996:	4621      	mov	r1, r4
 8013998:	4630      	mov	r0, r6
 801399a:	f7ff ff0b 	bl	80137b4 <__multiply>
 801399e:	6020      	str	r0, [r4, #0]
 80139a0:	f8c0 9000 	str.w	r9, [r0]
 80139a4:	4604      	mov	r4, r0
 80139a6:	e7e4      	b.n	8013972 <__pow5mult+0x6a>
 80139a8:	4638      	mov	r0, r7
 80139aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80139ae:	bf00      	nop
 80139b0:	080d6bd8 	.word	0x080d6bd8
 80139b4:	080d6a0f 	.word	0x080d6a0f
 80139b8:	080d6a8f 	.word	0x080d6a8f

080139bc <__lshift>:
 80139bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80139c0:	460c      	mov	r4, r1
 80139c2:	6849      	ldr	r1, [r1, #4]
 80139c4:	6923      	ldr	r3, [r4, #16]
 80139c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80139ca:	68a3      	ldr	r3, [r4, #8]
 80139cc:	4607      	mov	r7, r0
 80139ce:	4691      	mov	r9, r2
 80139d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80139d4:	f108 0601 	add.w	r6, r8, #1
 80139d8:	42b3      	cmp	r3, r6
 80139da:	db0b      	blt.n	80139f4 <__lshift+0x38>
 80139dc:	4638      	mov	r0, r7
 80139de:	f7ff fddd 	bl	801359c <_Balloc>
 80139e2:	4605      	mov	r5, r0
 80139e4:	b948      	cbnz	r0, 80139fa <__lshift+0x3e>
 80139e6:	4602      	mov	r2, r0
 80139e8:	4b28      	ldr	r3, [pc, #160]	; (8013a8c <__lshift+0xd0>)
 80139ea:	4829      	ldr	r0, [pc, #164]	; (8013a90 <__lshift+0xd4>)
 80139ec:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80139f0:	f000 fb8e 	bl	8014110 <__assert_func>
 80139f4:	3101      	adds	r1, #1
 80139f6:	005b      	lsls	r3, r3, #1
 80139f8:	e7ee      	b.n	80139d8 <__lshift+0x1c>
 80139fa:	2300      	movs	r3, #0
 80139fc:	f100 0114 	add.w	r1, r0, #20
 8013a00:	f100 0210 	add.w	r2, r0, #16
 8013a04:	4618      	mov	r0, r3
 8013a06:	4553      	cmp	r3, sl
 8013a08:	db33      	blt.n	8013a72 <__lshift+0xb6>
 8013a0a:	6920      	ldr	r0, [r4, #16]
 8013a0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013a10:	f104 0314 	add.w	r3, r4, #20
 8013a14:	f019 091f 	ands.w	r9, r9, #31
 8013a18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013a1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013a20:	d02b      	beq.n	8013a7a <__lshift+0xbe>
 8013a22:	f1c9 0e20 	rsb	lr, r9, #32
 8013a26:	468a      	mov	sl, r1
 8013a28:	2200      	movs	r2, #0
 8013a2a:	6818      	ldr	r0, [r3, #0]
 8013a2c:	fa00 f009 	lsl.w	r0, r0, r9
 8013a30:	4310      	orrs	r0, r2
 8013a32:	f84a 0b04 	str.w	r0, [sl], #4
 8013a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a3a:	459c      	cmp	ip, r3
 8013a3c:	fa22 f20e 	lsr.w	r2, r2, lr
 8013a40:	d8f3      	bhi.n	8013a2a <__lshift+0x6e>
 8013a42:	ebac 0304 	sub.w	r3, ip, r4
 8013a46:	3b15      	subs	r3, #21
 8013a48:	f023 0303 	bic.w	r3, r3, #3
 8013a4c:	3304      	adds	r3, #4
 8013a4e:	f104 0015 	add.w	r0, r4, #21
 8013a52:	4584      	cmp	ip, r0
 8013a54:	bf38      	it	cc
 8013a56:	2304      	movcc	r3, #4
 8013a58:	50ca      	str	r2, [r1, r3]
 8013a5a:	b10a      	cbz	r2, 8013a60 <__lshift+0xa4>
 8013a5c:	f108 0602 	add.w	r6, r8, #2
 8013a60:	3e01      	subs	r6, #1
 8013a62:	4638      	mov	r0, r7
 8013a64:	612e      	str	r6, [r5, #16]
 8013a66:	4621      	mov	r1, r4
 8013a68:	f7ff fdd8 	bl	801361c <_Bfree>
 8013a6c:	4628      	mov	r0, r5
 8013a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a72:	f842 0f04 	str.w	r0, [r2, #4]!
 8013a76:	3301      	adds	r3, #1
 8013a78:	e7c5      	b.n	8013a06 <__lshift+0x4a>
 8013a7a:	3904      	subs	r1, #4
 8013a7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a80:	f841 2f04 	str.w	r2, [r1, #4]!
 8013a84:	459c      	cmp	ip, r3
 8013a86:	d8f9      	bhi.n	8013a7c <__lshift+0xc0>
 8013a88:	e7ea      	b.n	8013a60 <__lshift+0xa4>
 8013a8a:	bf00      	nop
 8013a8c:	080d6a7e 	.word	0x080d6a7e
 8013a90:	080d6a8f 	.word	0x080d6a8f

08013a94 <__mcmp>:
 8013a94:	b530      	push	{r4, r5, lr}
 8013a96:	6902      	ldr	r2, [r0, #16]
 8013a98:	690c      	ldr	r4, [r1, #16]
 8013a9a:	1b12      	subs	r2, r2, r4
 8013a9c:	d10e      	bne.n	8013abc <__mcmp+0x28>
 8013a9e:	f100 0314 	add.w	r3, r0, #20
 8013aa2:	3114      	adds	r1, #20
 8013aa4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013aa8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013aac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013ab0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013ab4:	42a5      	cmp	r5, r4
 8013ab6:	d003      	beq.n	8013ac0 <__mcmp+0x2c>
 8013ab8:	d305      	bcc.n	8013ac6 <__mcmp+0x32>
 8013aba:	2201      	movs	r2, #1
 8013abc:	4610      	mov	r0, r2
 8013abe:	bd30      	pop	{r4, r5, pc}
 8013ac0:	4283      	cmp	r3, r0
 8013ac2:	d3f3      	bcc.n	8013aac <__mcmp+0x18>
 8013ac4:	e7fa      	b.n	8013abc <__mcmp+0x28>
 8013ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8013aca:	e7f7      	b.n	8013abc <__mcmp+0x28>

08013acc <__mdiff>:
 8013acc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ad0:	460c      	mov	r4, r1
 8013ad2:	4606      	mov	r6, r0
 8013ad4:	4611      	mov	r1, r2
 8013ad6:	4620      	mov	r0, r4
 8013ad8:	4690      	mov	r8, r2
 8013ada:	f7ff ffdb 	bl	8013a94 <__mcmp>
 8013ade:	1e05      	subs	r5, r0, #0
 8013ae0:	d110      	bne.n	8013b04 <__mdiff+0x38>
 8013ae2:	4629      	mov	r1, r5
 8013ae4:	4630      	mov	r0, r6
 8013ae6:	f7ff fd59 	bl	801359c <_Balloc>
 8013aea:	b930      	cbnz	r0, 8013afa <__mdiff+0x2e>
 8013aec:	4b3a      	ldr	r3, [pc, #232]	; (8013bd8 <__mdiff+0x10c>)
 8013aee:	4602      	mov	r2, r0
 8013af0:	f240 2137 	movw	r1, #567	; 0x237
 8013af4:	4839      	ldr	r0, [pc, #228]	; (8013bdc <__mdiff+0x110>)
 8013af6:	f000 fb0b 	bl	8014110 <__assert_func>
 8013afa:	2301      	movs	r3, #1
 8013afc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013b00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b04:	bfa4      	itt	ge
 8013b06:	4643      	movge	r3, r8
 8013b08:	46a0      	movge	r8, r4
 8013b0a:	4630      	mov	r0, r6
 8013b0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8013b10:	bfa6      	itte	ge
 8013b12:	461c      	movge	r4, r3
 8013b14:	2500      	movge	r5, #0
 8013b16:	2501      	movlt	r5, #1
 8013b18:	f7ff fd40 	bl	801359c <_Balloc>
 8013b1c:	b920      	cbnz	r0, 8013b28 <__mdiff+0x5c>
 8013b1e:	4b2e      	ldr	r3, [pc, #184]	; (8013bd8 <__mdiff+0x10c>)
 8013b20:	4602      	mov	r2, r0
 8013b22:	f240 2145 	movw	r1, #581	; 0x245
 8013b26:	e7e5      	b.n	8013af4 <__mdiff+0x28>
 8013b28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013b2c:	6926      	ldr	r6, [r4, #16]
 8013b2e:	60c5      	str	r5, [r0, #12]
 8013b30:	f104 0914 	add.w	r9, r4, #20
 8013b34:	f108 0514 	add.w	r5, r8, #20
 8013b38:	f100 0e14 	add.w	lr, r0, #20
 8013b3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8013b40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8013b44:	f108 0210 	add.w	r2, r8, #16
 8013b48:	46f2      	mov	sl, lr
 8013b4a:	2100      	movs	r1, #0
 8013b4c:	f859 3b04 	ldr.w	r3, [r9], #4
 8013b50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013b54:	fa11 f88b 	uxtah	r8, r1, fp
 8013b58:	b299      	uxth	r1, r3
 8013b5a:	0c1b      	lsrs	r3, r3, #16
 8013b5c:	eba8 0801 	sub.w	r8, r8, r1
 8013b60:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013b64:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013b68:	fa1f f888 	uxth.w	r8, r8
 8013b6c:	1419      	asrs	r1, r3, #16
 8013b6e:	454e      	cmp	r6, r9
 8013b70:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013b74:	f84a 3b04 	str.w	r3, [sl], #4
 8013b78:	d8e8      	bhi.n	8013b4c <__mdiff+0x80>
 8013b7a:	1b33      	subs	r3, r6, r4
 8013b7c:	3b15      	subs	r3, #21
 8013b7e:	f023 0303 	bic.w	r3, r3, #3
 8013b82:	3304      	adds	r3, #4
 8013b84:	3415      	adds	r4, #21
 8013b86:	42a6      	cmp	r6, r4
 8013b88:	bf38      	it	cc
 8013b8a:	2304      	movcc	r3, #4
 8013b8c:	441d      	add	r5, r3
 8013b8e:	4473      	add	r3, lr
 8013b90:	469e      	mov	lr, r3
 8013b92:	462e      	mov	r6, r5
 8013b94:	4566      	cmp	r6, ip
 8013b96:	d30e      	bcc.n	8013bb6 <__mdiff+0xea>
 8013b98:	f10c 0203 	add.w	r2, ip, #3
 8013b9c:	1b52      	subs	r2, r2, r5
 8013b9e:	f022 0203 	bic.w	r2, r2, #3
 8013ba2:	3d03      	subs	r5, #3
 8013ba4:	45ac      	cmp	ip, r5
 8013ba6:	bf38      	it	cc
 8013ba8:	2200      	movcc	r2, #0
 8013baa:	4413      	add	r3, r2
 8013bac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8013bb0:	b17a      	cbz	r2, 8013bd2 <__mdiff+0x106>
 8013bb2:	6107      	str	r7, [r0, #16]
 8013bb4:	e7a4      	b.n	8013b00 <__mdiff+0x34>
 8013bb6:	f856 8b04 	ldr.w	r8, [r6], #4
 8013bba:	fa11 f288 	uxtah	r2, r1, r8
 8013bbe:	1414      	asrs	r4, r2, #16
 8013bc0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8013bc4:	b292      	uxth	r2, r2
 8013bc6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8013bca:	f84e 2b04 	str.w	r2, [lr], #4
 8013bce:	1421      	asrs	r1, r4, #16
 8013bd0:	e7e0      	b.n	8013b94 <__mdiff+0xc8>
 8013bd2:	3f01      	subs	r7, #1
 8013bd4:	e7ea      	b.n	8013bac <__mdiff+0xe0>
 8013bd6:	bf00      	nop
 8013bd8:	080d6a7e 	.word	0x080d6a7e
 8013bdc:	080d6a8f 	.word	0x080d6a8f

08013be0 <__d2b>:
 8013be0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013be4:	460f      	mov	r7, r1
 8013be6:	2101      	movs	r1, #1
 8013be8:	ec59 8b10 	vmov	r8, r9, d0
 8013bec:	4616      	mov	r6, r2
 8013bee:	f7ff fcd5 	bl	801359c <_Balloc>
 8013bf2:	4604      	mov	r4, r0
 8013bf4:	b930      	cbnz	r0, 8013c04 <__d2b+0x24>
 8013bf6:	4602      	mov	r2, r0
 8013bf8:	4b24      	ldr	r3, [pc, #144]	; (8013c8c <__d2b+0xac>)
 8013bfa:	4825      	ldr	r0, [pc, #148]	; (8013c90 <__d2b+0xb0>)
 8013bfc:	f240 310f 	movw	r1, #783	; 0x30f
 8013c00:	f000 fa86 	bl	8014110 <__assert_func>
 8013c04:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013c08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013c0c:	bb2d      	cbnz	r5, 8013c5a <__d2b+0x7a>
 8013c0e:	9301      	str	r3, [sp, #4]
 8013c10:	f1b8 0300 	subs.w	r3, r8, #0
 8013c14:	d026      	beq.n	8013c64 <__d2b+0x84>
 8013c16:	4668      	mov	r0, sp
 8013c18:	9300      	str	r3, [sp, #0]
 8013c1a:	f7ff fd87 	bl	801372c <__lo0bits>
 8013c1e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013c22:	b1e8      	cbz	r0, 8013c60 <__d2b+0x80>
 8013c24:	f1c0 0320 	rsb	r3, r0, #32
 8013c28:	fa02 f303 	lsl.w	r3, r2, r3
 8013c2c:	430b      	orrs	r3, r1
 8013c2e:	40c2      	lsrs	r2, r0
 8013c30:	6163      	str	r3, [r4, #20]
 8013c32:	9201      	str	r2, [sp, #4]
 8013c34:	9b01      	ldr	r3, [sp, #4]
 8013c36:	61a3      	str	r3, [r4, #24]
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	bf14      	ite	ne
 8013c3c:	2202      	movne	r2, #2
 8013c3e:	2201      	moveq	r2, #1
 8013c40:	6122      	str	r2, [r4, #16]
 8013c42:	b1bd      	cbz	r5, 8013c74 <__d2b+0x94>
 8013c44:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013c48:	4405      	add	r5, r0
 8013c4a:	603d      	str	r5, [r7, #0]
 8013c4c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013c50:	6030      	str	r0, [r6, #0]
 8013c52:	4620      	mov	r0, r4
 8013c54:	b003      	add	sp, #12
 8013c56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013c5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013c5e:	e7d6      	b.n	8013c0e <__d2b+0x2e>
 8013c60:	6161      	str	r1, [r4, #20]
 8013c62:	e7e7      	b.n	8013c34 <__d2b+0x54>
 8013c64:	a801      	add	r0, sp, #4
 8013c66:	f7ff fd61 	bl	801372c <__lo0bits>
 8013c6a:	9b01      	ldr	r3, [sp, #4]
 8013c6c:	6163      	str	r3, [r4, #20]
 8013c6e:	3020      	adds	r0, #32
 8013c70:	2201      	movs	r2, #1
 8013c72:	e7e5      	b.n	8013c40 <__d2b+0x60>
 8013c74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013c78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013c7c:	6038      	str	r0, [r7, #0]
 8013c7e:	6918      	ldr	r0, [r3, #16]
 8013c80:	f7ff fd34 	bl	80136ec <__hi0bits>
 8013c84:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013c88:	e7e2      	b.n	8013c50 <__d2b+0x70>
 8013c8a:	bf00      	nop
 8013c8c:	080d6a7e 	.word	0x080d6a7e
 8013c90:	080d6a8f 	.word	0x080d6a8f

08013c94 <__ssputs_r>:
 8013c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013c98:	688e      	ldr	r6, [r1, #8]
 8013c9a:	461f      	mov	r7, r3
 8013c9c:	42be      	cmp	r6, r7
 8013c9e:	680b      	ldr	r3, [r1, #0]
 8013ca0:	4682      	mov	sl, r0
 8013ca2:	460c      	mov	r4, r1
 8013ca4:	4690      	mov	r8, r2
 8013ca6:	d82c      	bhi.n	8013d02 <__ssputs_r+0x6e>
 8013ca8:	898a      	ldrh	r2, [r1, #12]
 8013caa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013cae:	d026      	beq.n	8013cfe <__ssputs_r+0x6a>
 8013cb0:	6965      	ldr	r5, [r4, #20]
 8013cb2:	6909      	ldr	r1, [r1, #16]
 8013cb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013cb8:	eba3 0901 	sub.w	r9, r3, r1
 8013cbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013cc0:	1c7b      	adds	r3, r7, #1
 8013cc2:	444b      	add	r3, r9
 8013cc4:	106d      	asrs	r5, r5, #1
 8013cc6:	429d      	cmp	r5, r3
 8013cc8:	bf38      	it	cc
 8013cca:	461d      	movcc	r5, r3
 8013ccc:	0553      	lsls	r3, r2, #21
 8013cce:	d527      	bpl.n	8013d20 <__ssputs_r+0x8c>
 8013cd0:	4629      	mov	r1, r5
 8013cd2:	f7ff fbd7 	bl	8013484 <_malloc_r>
 8013cd6:	4606      	mov	r6, r0
 8013cd8:	b360      	cbz	r0, 8013d34 <__ssputs_r+0xa0>
 8013cda:	6921      	ldr	r1, [r4, #16]
 8013cdc:	464a      	mov	r2, r9
 8013cde:	f000 fa09 	bl	80140f4 <memcpy>
 8013ce2:	89a3      	ldrh	r3, [r4, #12]
 8013ce4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013cec:	81a3      	strh	r3, [r4, #12]
 8013cee:	6126      	str	r6, [r4, #16]
 8013cf0:	6165      	str	r5, [r4, #20]
 8013cf2:	444e      	add	r6, r9
 8013cf4:	eba5 0509 	sub.w	r5, r5, r9
 8013cf8:	6026      	str	r6, [r4, #0]
 8013cfa:	60a5      	str	r5, [r4, #8]
 8013cfc:	463e      	mov	r6, r7
 8013cfe:	42be      	cmp	r6, r7
 8013d00:	d900      	bls.n	8013d04 <__ssputs_r+0x70>
 8013d02:	463e      	mov	r6, r7
 8013d04:	6820      	ldr	r0, [r4, #0]
 8013d06:	4632      	mov	r2, r6
 8013d08:	4641      	mov	r1, r8
 8013d0a:	f000 f9c9 	bl	80140a0 <memmove>
 8013d0e:	68a3      	ldr	r3, [r4, #8]
 8013d10:	1b9b      	subs	r3, r3, r6
 8013d12:	60a3      	str	r3, [r4, #8]
 8013d14:	6823      	ldr	r3, [r4, #0]
 8013d16:	4433      	add	r3, r6
 8013d18:	6023      	str	r3, [r4, #0]
 8013d1a:	2000      	movs	r0, #0
 8013d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d20:	462a      	mov	r2, r5
 8013d22:	f000 fa3b 	bl	801419c <_realloc_r>
 8013d26:	4606      	mov	r6, r0
 8013d28:	2800      	cmp	r0, #0
 8013d2a:	d1e0      	bne.n	8013cee <__ssputs_r+0x5a>
 8013d2c:	6921      	ldr	r1, [r4, #16]
 8013d2e:	4650      	mov	r0, sl
 8013d30:	f7ff fb34 	bl	801339c <_free_r>
 8013d34:	230c      	movs	r3, #12
 8013d36:	f8ca 3000 	str.w	r3, [sl]
 8013d3a:	89a3      	ldrh	r3, [r4, #12]
 8013d3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d40:	81a3      	strh	r3, [r4, #12]
 8013d42:	f04f 30ff 	mov.w	r0, #4294967295
 8013d46:	e7e9      	b.n	8013d1c <__ssputs_r+0x88>

08013d48 <_svfiprintf_r>:
 8013d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d4c:	4698      	mov	r8, r3
 8013d4e:	898b      	ldrh	r3, [r1, #12]
 8013d50:	061b      	lsls	r3, r3, #24
 8013d52:	b09d      	sub	sp, #116	; 0x74
 8013d54:	4607      	mov	r7, r0
 8013d56:	460d      	mov	r5, r1
 8013d58:	4614      	mov	r4, r2
 8013d5a:	d50e      	bpl.n	8013d7a <_svfiprintf_r+0x32>
 8013d5c:	690b      	ldr	r3, [r1, #16]
 8013d5e:	b963      	cbnz	r3, 8013d7a <_svfiprintf_r+0x32>
 8013d60:	2140      	movs	r1, #64	; 0x40
 8013d62:	f7ff fb8f 	bl	8013484 <_malloc_r>
 8013d66:	6028      	str	r0, [r5, #0]
 8013d68:	6128      	str	r0, [r5, #16]
 8013d6a:	b920      	cbnz	r0, 8013d76 <_svfiprintf_r+0x2e>
 8013d6c:	230c      	movs	r3, #12
 8013d6e:	603b      	str	r3, [r7, #0]
 8013d70:	f04f 30ff 	mov.w	r0, #4294967295
 8013d74:	e0d0      	b.n	8013f18 <_svfiprintf_r+0x1d0>
 8013d76:	2340      	movs	r3, #64	; 0x40
 8013d78:	616b      	str	r3, [r5, #20]
 8013d7a:	2300      	movs	r3, #0
 8013d7c:	9309      	str	r3, [sp, #36]	; 0x24
 8013d7e:	2320      	movs	r3, #32
 8013d80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013d84:	f8cd 800c 	str.w	r8, [sp, #12]
 8013d88:	2330      	movs	r3, #48	; 0x30
 8013d8a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8013f30 <_svfiprintf_r+0x1e8>
 8013d8e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013d92:	f04f 0901 	mov.w	r9, #1
 8013d96:	4623      	mov	r3, r4
 8013d98:	469a      	mov	sl, r3
 8013d9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013d9e:	b10a      	cbz	r2, 8013da4 <_svfiprintf_r+0x5c>
 8013da0:	2a25      	cmp	r2, #37	; 0x25
 8013da2:	d1f9      	bne.n	8013d98 <_svfiprintf_r+0x50>
 8013da4:	ebba 0b04 	subs.w	fp, sl, r4
 8013da8:	d00b      	beq.n	8013dc2 <_svfiprintf_r+0x7a>
 8013daa:	465b      	mov	r3, fp
 8013dac:	4622      	mov	r2, r4
 8013dae:	4629      	mov	r1, r5
 8013db0:	4638      	mov	r0, r7
 8013db2:	f7ff ff6f 	bl	8013c94 <__ssputs_r>
 8013db6:	3001      	adds	r0, #1
 8013db8:	f000 80a9 	beq.w	8013f0e <_svfiprintf_r+0x1c6>
 8013dbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013dbe:	445a      	add	r2, fp
 8013dc0:	9209      	str	r2, [sp, #36]	; 0x24
 8013dc2:	f89a 3000 	ldrb.w	r3, [sl]
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	f000 80a1 	beq.w	8013f0e <_svfiprintf_r+0x1c6>
 8013dcc:	2300      	movs	r3, #0
 8013dce:	f04f 32ff 	mov.w	r2, #4294967295
 8013dd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013dd6:	f10a 0a01 	add.w	sl, sl, #1
 8013dda:	9304      	str	r3, [sp, #16]
 8013ddc:	9307      	str	r3, [sp, #28]
 8013dde:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013de2:	931a      	str	r3, [sp, #104]	; 0x68
 8013de4:	4654      	mov	r4, sl
 8013de6:	2205      	movs	r2, #5
 8013de8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013dec:	4850      	ldr	r0, [pc, #320]	; (8013f30 <_svfiprintf_r+0x1e8>)
 8013dee:	f7ec fa0f 	bl	8000210 <memchr>
 8013df2:	9a04      	ldr	r2, [sp, #16]
 8013df4:	b9d8      	cbnz	r0, 8013e2e <_svfiprintf_r+0xe6>
 8013df6:	06d0      	lsls	r0, r2, #27
 8013df8:	bf44      	itt	mi
 8013dfa:	2320      	movmi	r3, #32
 8013dfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013e00:	0711      	lsls	r1, r2, #28
 8013e02:	bf44      	itt	mi
 8013e04:	232b      	movmi	r3, #43	; 0x2b
 8013e06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013e0a:	f89a 3000 	ldrb.w	r3, [sl]
 8013e0e:	2b2a      	cmp	r3, #42	; 0x2a
 8013e10:	d015      	beq.n	8013e3e <_svfiprintf_r+0xf6>
 8013e12:	9a07      	ldr	r2, [sp, #28]
 8013e14:	4654      	mov	r4, sl
 8013e16:	2000      	movs	r0, #0
 8013e18:	f04f 0c0a 	mov.w	ip, #10
 8013e1c:	4621      	mov	r1, r4
 8013e1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013e22:	3b30      	subs	r3, #48	; 0x30
 8013e24:	2b09      	cmp	r3, #9
 8013e26:	d94d      	bls.n	8013ec4 <_svfiprintf_r+0x17c>
 8013e28:	b1b0      	cbz	r0, 8013e58 <_svfiprintf_r+0x110>
 8013e2a:	9207      	str	r2, [sp, #28]
 8013e2c:	e014      	b.n	8013e58 <_svfiprintf_r+0x110>
 8013e2e:	eba0 0308 	sub.w	r3, r0, r8
 8013e32:	fa09 f303 	lsl.w	r3, r9, r3
 8013e36:	4313      	orrs	r3, r2
 8013e38:	9304      	str	r3, [sp, #16]
 8013e3a:	46a2      	mov	sl, r4
 8013e3c:	e7d2      	b.n	8013de4 <_svfiprintf_r+0x9c>
 8013e3e:	9b03      	ldr	r3, [sp, #12]
 8013e40:	1d19      	adds	r1, r3, #4
 8013e42:	681b      	ldr	r3, [r3, #0]
 8013e44:	9103      	str	r1, [sp, #12]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	bfbb      	ittet	lt
 8013e4a:	425b      	neglt	r3, r3
 8013e4c:	f042 0202 	orrlt.w	r2, r2, #2
 8013e50:	9307      	strge	r3, [sp, #28]
 8013e52:	9307      	strlt	r3, [sp, #28]
 8013e54:	bfb8      	it	lt
 8013e56:	9204      	strlt	r2, [sp, #16]
 8013e58:	7823      	ldrb	r3, [r4, #0]
 8013e5a:	2b2e      	cmp	r3, #46	; 0x2e
 8013e5c:	d10c      	bne.n	8013e78 <_svfiprintf_r+0x130>
 8013e5e:	7863      	ldrb	r3, [r4, #1]
 8013e60:	2b2a      	cmp	r3, #42	; 0x2a
 8013e62:	d134      	bne.n	8013ece <_svfiprintf_r+0x186>
 8013e64:	9b03      	ldr	r3, [sp, #12]
 8013e66:	1d1a      	adds	r2, r3, #4
 8013e68:	681b      	ldr	r3, [r3, #0]
 8013e6a:	9203      	str	r2, [sp, #12]
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	bfb8      	it	lt
 8013e70:	f04f 33ff 	movlt.w	r3, #4294967295
 8013e74:	3402      	adds	r4, #2
 8013e76:	9305      	str	r3, [sp, #20]
 8013e78:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8013f40 <_svfiprintf_r+0x1f8>
 8013e7c:	7821      	ldrb	r1, [r4, #0]
 8013e7e:	2203      	movs	r2, #3
 8013e80:	4650      	mov	r0, sl
 8013e82:	f7ec f9c5 	bl	8000210 <memchr>
 8013e86:	b138      	cbz	r0, 8013e98 <_svfiprintf_r+0x150>
 8013e88:	9b04      	ldr	r3, [sp, #16]
 8013e8a:	eba0 000a 	sub.w	r0, r0, sl
 8013e8e:	2240      	movs	r2, #64	; 0x40
 8013e90:	4082      	lsls	r2, r0
 8013e92:	4313      	orrs	r3, r2
 8013e94:	3401      	adds	r4, #1
 8013e96:	9304      	str	r3, [sp, #16]
 8013e98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e9c:	4825      	ldr	r0, [pc, #148]	; (8013f34 <_svfiprintf_r+0x1ec>)
 8013e9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013ea2:	2206      	movs	r2, #6
 8013ea4:	f7ec f9b4 	bl	8000210 <memchr>
 8013ea8:	2800      	cmp	r0, #0
 8013eaa:	d038      	beq.n	8013f1e <_svfiprintf_r+0x1d6>
 8013eac:	4b22      	ldr	r3, [pc, #136]	; (8013f38 <_svfiprintf_r+0x1f0>)
 8013eae:	bb1b      	cbnz	r3, 8013ef8 <_svfiprintf_r+0x1b0>
 8013eb0:	9b03      	ldr	r3, [sp, #12]
 8013eb2:	3307      	adds	r3, #7
 8013eb4:	f023 0307 	bic.w	r3, r3, #7
 8013eb8:	3308      	adds	r3, #8
 8013eba:	9303      	str	r3, [sp, #12]
 8013ebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ebe:	4433      	add	r3, r6
 8013ec0:	9309      	str	r3, [sp, #36]	; 0x24
 8013ec2:	e768      	b.n	8013d96 <_svfiprintf_r+0x4e>
 8013ec4:	fb0c 3202 	mla	r2, ip, r2, r3
 8013ec8:	460c      	mov	r4, r1
 8013eca:	2001      	movs	r0, #1
 8013ecc:	e7a6      	b.n	8013e1c <_svfiprintf_r+0xd4>
 8013ece:	2300      	movs	r3, #0
 8013ed0:	3401      	adds	r4, #1
 8013ed2:	9305      	str	r3, [sp, #20]
 8013ed4:	4619      	mov	r1, r3
 8013ed6:	f04f 0c0a 	mov.w	ip, #10
 8013eda:	4620      	mov	r0, r4
 8013edc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ee0:	3a30      	subs	r2, #48	; 0x30
 8013ee2:	2a09      	cmp	r2, #9
 8013ee4:	d903      	bls.n	8013eee <_svfiprintf_r+0x1a6>
 8013ee6:	2b00      	cmp	r3, #0
 8013ee8:	d0c6      	beq.n	8013e78 <_svfiprintf_r+0x130>
 8013eea:	9105      	str	r1, [sp, #20]
 8013eec:	e7c4      	b.n	8013e78 <_svfiprintf_r+0x130>
 8013eee:	fb0c 2101 	mla	r1, ip, r1, r2
 8013ef2:	4604      	mov	r4, r0
 8013ef4:	2301      	movs	r3, #1
 8013ef6:	e7f0      	b.n	8013eda <_svfiprintf_r+0x192>
 8013ef8:	ab03      	add	r3, sp, #12
 8013efa:	9300      	str	r3, [sp, #0]
 8013efc:	462a      	mov	r2, r5
 8013efe:	4b0f      	ldr	r3, [pc, #60]	; (8013f3c <_svfiprintf_r+0x1f4>)
 8013f00:	a904      	add	r1, sp, #16
 8013f02:	4638      	mov	r0, r7
 8013f04:	f7fd fe62 	bl	8011bcc <_printf_float>
 8013f08:	1c42      	adds	r2, r0, #1
 8013f0a:	4606      	mov	r6, r0
 8013f0c:	d1d6      	bne.n	8013ebc <_svfiprintf_r+0x174>
 8013f0e:	89ab      	ldrh	r3, [r5, #12]
 8013f10:	065b      	lsls	r3, r3, #25
 8013f12:	f53f af2d 	bmi.w	8013d70 <_svfiprintf_r+0x28>
 8013f16:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013f18:	b01d      	add	sp, #116	; 0x74
 8013f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f1e:	ab03      	add	r3, sp, #12
 8013f20:	9300      	str	r3, [sp, #0]
 8013f22:	462a      	mov	r2, r5
 8013f24:	4b05      	ldr	r3, [pc, #20]	; (8013f3c <_svfiprintf_r+0x1f4>)
 8013f26:	a904      	add	r1, sp, #16
 8013f28:	4638      	mov	r0, r7
 8013f2a:	f7fe f8f3 	bl	8012114 <_printf_i>
 8013f2e:	e7eb      	b.n	8013f08 <_svfiprintf_r+0x1c0>
 8013f30:	080d6be4 	.word	0x080d6be4
 8013f34:	080d6bee 	.word	0x080d6bee
 8013f38:	08011bcd 	.word	0x08011bcd
 8013f3c:	08013c95 	.word	0x08013c95
 8013f40:	080d6bea 	.word	0x080d6bea

08013f44 <__sflush_r>:
 8013f44:	898a      	ldrh	r2, [r1, #12]
 8013f46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f4a:	4605      	mov	r5, r0
 8013f4c:	0710      	lsls	r0, r2, #28
 8013f4e:	460c      	mov	r4, r1
 8013f50:	d458      	bmi.n	8014004 <__sflush_r+0xc0>
 8013f52:	684b      	ldr	r3, [r1, #4]
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	dc05      	bgt.n	8013f64 <__sflush_r+0x20>
 8013f58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	dc02      	bgt.n	8013f64 <__sflush_r+0x20>
 8013f5e:	2000      	movs	r0, #0
 8013f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013f64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013f66:	2e00      	cmp	r6, #0
 8013f68:	d0f9      	beq.n	8013f5e <__sflush_r+0x1a>
 8013f6a:	2300      	movs	r3, #0
 8013f6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013f70:	682f      	ldr	r7, [r5, #0]
 8013f72:	6a21      	ldr	r1, [r4, #32]
 8013f74:	602b      	str	r3, [r5, #0]
 8013f76:	d032      	beq.n	8013fde <__sflush_r+0x9a>
 8013f78:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013f7a:	89a3      	ldrh	r3, [r4, #12]
 8013f7c:	075a      	lsls	r2, r3, #29
 8013f7e:	d505      	bpl.n	8013f8c <__sflush_r+0x48>
 8013f80:	6863      	ldr	r3, [r4, #4]
 8013f82:	1ac0      	subs	r0, r0, r3
 8013f84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013f86:	b10b      	cbz	r3, 8013f8c <__sflush_r+0x48>
 8013f88:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013f8a:	1ac0      	subs	r0, r0, r3
 8013f8c:	2300      	movs	r3, #0
 8013f8e:	4602      	mov	r2, r0
 8013f90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013f92:	6a21      	ldr	r1, [r4, #32]
 8013f94:	4628      	mov	r0, r5
 8013f96:	47b0      	blx	r6
 8013f98:	1c43      	adds	r3, r0, #1
 8013f9a:	89a3      	ldrh	r3, [r4, #12]
 8013f9c:	d106      	bne.n	8013fac <__sflush_r+0x68>
 8013f9e:	6829      	ldr	r1, [r5, #0]
 8013fa0:	291d      	cmp	r1, #29
 8013fa2:	d82b      	bhi.n	8013ffc <__sflush_r+0xb8>
 8013fa4:	4a29      	ldr	r2, [pc, #164]	; (801404c <__sflush_r+0x108>)
 8013fa6:	410a      	asrs	r2, r1
 8013fa8:	07d6      	lsls	r6, r2, #31
 8013faa:	d427      	bmi.n	8013ffc <__sflush_r+0xb8>
 8013fac:	2200      	movs	r2, #0
 8013fae:	6062      	str	r2, [r4, #4]
 8013fb0:	04d9      	lsls	r1, r3, #19
 8013fb2:	6922      	ldr	r2, [r4, #16]
 8013fb4:	6022      	str	r2, [r4, #0]
 8013fb6:	d504      	bpl.n	8013fc2 <__sflush_r+0x7e>
 8013fb8:	1c42      	adds	r2, r0, #1
 8013fba:	d101      	bne.n	8013fc0 <__sflush_r+0x7c>
 8013fbc:	682b      	ldr	r3, [r5, #0]
 8013fbe:	b903      	cbnz	r3, 8013fc2 <__sflush_r+0x7e>
 8013fc0:	6560      	str	r0, [r4, #84]	; 0x54
 8013fc2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013fc4:	602f      	str	r7, [r5, #0]
 8013fc6:	2900      	cmp	r1, #0
 8013fc8:	d0c9      	beq.n	8013f5e <__sflush_r+0x1a>
 8013fca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013fce:	4299      	cmp	r1, r3
 8013fd0:	d002      	beq.n	8013fd8 <__sflush_r+0x94>
 8013fd2:	4628      	mov	r0, r5
 8013fd4:	f7ff f9e2 	bl	801339c <_free_r>
 8013fd8:	2000      	movs	r0, #0
 8013fda:	6360      	str	r0, [r4, #52]	; 0x34
 8013fdc:	e7c0      	b.n	8013f60 <__sflush_r+0x1c>
 8013fde:	2301      	movs	r3, #1
 8013fe0:	4628      	mov	r0, r5
 8013fe2:	47b0      	blx	r6
 8013fe4:	1c41      	adds	r1, r0, #1
 8013fe6:	d1c8      	bne.n	8013f7a <__sflush_r+0x36>
 8013fe8:	682b      	ldr	r3, [r5, #0]
 8013fea:	2b00      	cmp	r3, #0
 8013fec:	d0c5      	beq.n	8013f7a <__sflush_r+0x36>
 8013fee:	2b1d      	cmp	r3, #29
 8013ff0:	d001      	beq.n	8013ff6 <__sflush_r+0xb2>
 8013ff2:	2b16      	cmp	r3, #22
 8013ff4:	d101      	bne.n	8013ffa <__sflush_r+0xb6>
 8013ff6:	602f      	str	r7, [r5, #0]
 8013ff8:	e7b1      	b.n	8013f5e <__sflush_r+0x1a>
 8013ffa:	89a3      	ldrh	r3, [r4, #12]
 8013ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014000:	81a3      	strh	r3, [r4, #12]
 8014002:	e7ad      	b.n	8013f60 <__sflush_r+0x1c>
 8014004:	690f      	ldr	r7, [r1, #16]
 8014006:	2f00      	cmp	r7, #0
 8014008:	d0a9      	beq.n	8013f5e <__sflush_r+0x1a>
 801400a:	0793      	lsls	r3, r2, #30
 801400c:	680e      	ldr	r6, [r1, #0]
 801400e:	bf08      	it	eq
 8014010:	694b      	ldreq	r3, [r1, #20]
 8014012:	600f      	str	r7, [r1, #0]
 8014014:	bf18      	it	ne
 8014016:	2300      	movne	r3, #0
 8014018:	eba6 0807 	sub.w	r8, r6, r7
 801401c:	608b      	str	r3, [r1, #8]
 801401e:	f1b8 0f00 	cmp.w	r8, #0
 8014022:	dd9c      	ble.n	8013f5e <__sflush_r+0x1a>
 8014024:	6a21      	ldr	r1, [r4, #32]
 8014026:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014028:	4643      	mov	r3, r8
 801402a:	463a      	mov	r2, r7
 801402c:	4628      	mov	r0, r5
 801402e:	47b0      	blx	r6
 8014030:	2800      	cmp	r0, #0
 8014032:	dc06      	bgt.n	8014042 <__sflush_r+0xfe>
 8014034:	89a3      	ldrh	r3, [r4, #12]
 8014036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801403a:	81a3      	strh	r3, [r4, #12]
 801403c:	f04f 30ff 	mov.w	r0, #4294967295
 8014040:	e78e      	b.n	8013f60 <__sflush_r+0x1c>
 8014042:	4407      	add	r7, r0
 8014044:	eba8 0800 	sub.w	r8, r8, r0
 8014048:	e7e9      	b.n	801401e <__sflush_r+0xda>
 801404a:	bf00      	nop
 801404c:	dfbffffe 	.word	0xdfbffffe

08014050 <_fflush_r>:
 8014050:	b538      	push	{r3, r4, r5, lr}
 8014052:	690b      	ldr	r3, [r1, #16]
 8014054:	4605      	mov	r5, r0
 8014056:	460c      	mov	r4, r1
 8014058:	b913      	cbnz	r3, 8014060 <_fflush_r+0x10>
 801405a:	2500      	movs	r5, #0
 801405c:	4628      	mov	r0, r5
 801405e:	bd38      	pop	{r3, r4, r5, pc}
 8014060:	b118      	cbz	r0, 801406a <_fflush_r+0x1a>
 8014062:	6a03      	ldr	r3, [r0, #32]
 8014064:	b90b      	cbnz	r3, 801406a <_fflush_r+0x1a>
 8014066:	f7fe fa03 	bl	8012470 <__sinit>
 801406a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801406e:	2b00      	cmp	r3, #0
 8014070:	d0f3      	beq.n	801405a <_fflush_r+0xa>
 8014072:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014074:	07d0      	lsls	r0, r2, #31
 8014076:	d404      	bmi.n	8014082 <_fflush_r+0x32>
 8014078:	0599      	lsls	r1, r3, #22
 801407a:	d402      	bmi.n	8014082 <_fflush_r+0x32>
 801407c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801407e:	f7fe fb0e 	bl	801269e <__retarget_lock_acquire_recursive>
 8014082:	4628      	mov	r0, r5
 8014084:	4621      	mov	r1, r4
 8014086:	f7ff ff5d 	bl	8013f44 <__sflush_r>
 801408a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801408c:	07da      	lsls	r2, r3, #31
 801408e:	4605      	mov	r5, r0
 8014090:	d4e4      	bmi.n	801405c <_fflush_r+0xc>
 8014092:	89a3      	ldrh	r3, [r4, #12]
 8014094:	059b      	lsls	r3, r3, #22
 8014096:	d4e1      	bmi.n	801405c <_fflush_r+0xc>
 8014098:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801409a:	f7fe fb01 	bl	80126a0 <__retarget_lock_release_recursive>
 801409e:	e7dd      	b.n	801405c <_fflush_r+0xc>

080140a0 <memmove>:
 80140a0:	4288      	cmp	r0, r1
 80140a2:	b510      	push	{r4, lr}
 80140a4:	eb01 0402 	add.w	r4, r1, r2
 80140a8:	d902      	bls.n	80140b0 <memmove+0x10>
 80140aa:	4284      	cmp	r4, r0
 80140ac:	4623      	mov	r3, r4
 80140ae:	d807      	bhi.n	80140c0 <memmove+0x20>
 80140b0:	1e43      	subs	r3, r0, #1
 80140b2:	42a1      	cmp	r1, r4
 80140b4:	d008      	beq.n	80140c8 <memmove+0x28>
 80140b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80140ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80140be:	e7f8      	b.n	80140b2 <memmove+0x12>
 80140c0:	4402      	add	r2, r0
 80140c2:	4601      	mov	r1, r0
 80140c4:	428a      	cmp	r2, r1
 80140c6:	d100      	bne.n	80140ca <memmove+0x2a>
 80140c8:	bd10      	pop	{r4, pc}
 80140ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80140ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80140d2:	e7f7      	b.n	80140c4 <memmove+0x24>

080140d4 <_sbrk_r>:
 80140d4:	b538      	push	{r3, r4, r5, lr}
 80140d6:	4d06      	ldr	r5, [pc, #24]	; (80140f0 <_sbrk_r+0x1c>)
 80140d8:	2300      	movs	r3, #0
 80140da:	4604      	mov	r4, r0
 80140dc:	4608      	mov	r0, r1
 80140de:	602b      	str	r3, [r5, #0]
 80140e0:	f7ef fde8 	bl	8003cb4 <_sbrk>
 80140e4:	1c43      	adds	r3, r0, #1
 80140e6:	d102      	bne.n	80140ee <_sbrk_r+0x1a>
 80140e8:	682b      	ldr	r3, [r5, #0]
 80140ea:	b103      	cbz	r3, 80140ee <_sbrk_r+0x1a>
 80140ec:	6023      	str	r3, [r4, #0]
 80140ee:	bd38      	pop	{r3, r4, r5, pc}
 80140f0:	2003825c 	.word	0x2003825c

080140f4 <memcpy>:
 80140f4:	440a      	add	r2, r1
 80140f6:	4291      	cmp	r1, r2
 80140f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80140fc:	d100      	bne.n	8014100 <memcpy+0xc>
 80140fe:	4770      	bx	lr
 8014100:	b510      	push	{r4, lr}
 8014102:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014106:	f803 4f01 	strb.w	r4, [r3, #1]!
 801410a:	4291      	cmp	r1, r2
 801410c:	d1f9      	bne.n	8014102 <memcpy+0xe>
 801410e:	bd10      	pop	{r4, pc}

08014110 <__assert_func>:
 8014110:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014112:	4614      	mov	r4, r2
 8014114:	461a      	mov	r2, r3
 8014116:	4b09      	ldr	r3, [pc, #36]	; (801413c <__assert_func+0x2c>)
 8014118:	681b      	ldr	r3, [r3, #0]
 801411a:	4605      	mov	r5, r0
 801411c:	68d8      	ldr	r0, [r3, #12]
 801411e:	b14c      	cbz	r4, 8014134 <__assert_func+0x24>
 8014120:	4b07      	ldr	r3, [pc, #28]	; (8014140 <__assert_func+0x30>)
 8014122:	9100      	str	r1, [sp, #0]
 8014124:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014128:	4906      	ldr	r1, [pc, #24]	; (8014144 <__assert_func+0x34>)
 801412a:	462b      	mov	r3, r5
 801412c:	f000 f872 	bl	8014214 <fiprintf>
 8014130:	f000 f882 	bl	8014238 <abort>
 8014134:	4b04      	ldr	r3, [pc, #16]	; (8014148 <__assert_func+0x38>)
 8014136:	461c      	mov	r4, r3
 8014138:	e7f3      	b.n	8014122 <__assert_func+0x12>
 801413a:	bf00      	nop
 801413c:	20000128 	.word	0x20000128
 8014140:	080d6bff 	.word	0x080d6bff
 8014144:	080d6c0c 	.word	0x080d6c0c
 8014148:	080d6c3a 	.word	0x080d6c3a

0801414c <_calloc_r>:
 801414c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801414e:	fba1 2402 	umull	r2, r4, r1, r2
 8014152:	b94c      	cbnz	r4, 8014168 <_calloc_r+0x1c>
 8014154:	4611      	mov	r1, r2
 8014156:	9201      	str	r2, [sp, #4]
 8014158:	f7ff f994 	bl	8013484 <_malloc_r>
 801415c:	9a01      	ldr	r2, [sp, #4]
 801415e:	4605      	mov	r5, r0
 8014160:	b930      	cbnz	r0, 8014170 <_calloc_r+0x24>
 8014162:	4628      	mov	r0, r5
 8014164:	b003      	add	sp, #12
 8014166:	bd30      	pop	{r4, r5, pc}
 8014168:	220c      	movs	r2, #12
 801416a:	6002      	str	r2, [r0, #0]
 801416c:	2500      	movs	r5, #0
 801416e:	e7f8      	b.n	8014162 <_calloc_r+0x16>
 8014170:	4621      	mov	r1, r4
 8014172:	f7fe fa16 	bl	80125a2 <memset>
 8014176:	e7f4      	b.n	8014162 <_calloc_r+0x16>

08014178 <__ascii_mbtowc>:
 8014178:	b082      	sub	sp, #8
 801417a:	b901      	cbnz	r1, 801417e <__ascii_mbtowc+0x6>
 801417c:	a901      	add	r1, sp, #4
 801417e:	b142      	cbz	r2, 8014192 <__ascii_mbtowc+0x1a>
 8014180:	b14b      	cbz	r3, 8014196 <__ascii_mbtowc+0x1e>
 8014182:	7813      	ldrb	r3, [r2, #0]
 8014184:	600b      	str	r3, [r1, #0]
 8014186:	7812      	ldrb	r2, [r2, #0]
 8014188:	1e10      	subs	r0, r2, #0
 801418a:	bf18      	it	ne
 801418c:	2001      	movne	r0, #1
 801418e:	b002      	add	sp, #8
 8014190:	4770      	bx	lr
 8014192:	4610      	mov	r0, r2
 8014194:	e7fb      	b.n	801418e <__ascii_mbtowc+0x16>
 8014196:	f06f 0001 	mvn.w	r0, #1
 801419a:	e7f8      	b.n	801418e <__ascii_mbtowc+0x16>

0801419c <_realloc_r>:
 801419c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141a0:	4680      	mov	r8, r0
 80141a2:	4614      	mov	r4, r2
 80141a4:	460e      	mov	r6, r1
 80141a6:	b921      	cbnz	r1, 80141b2 <_realloc_r+0x16>
 80141a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80141ac:	4611      	mov	r1, r2
 80141ae:	f7ff b969 	b.w	8013484 <_malloc_r>
 80141b2:	b92a      	cbnz	r2, 80141c0 <_realloc_r+0x24>
 80141b4:	f7ff f8f2 	bl	801339c <_free_r>
 80141b8:	4625      	mov	r5, r4
 80141ba:	4628      	mov	r0, r5
 80141bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141c0:	f000 f841 	bl	8014246 <_malloc_usable_size_r>
 80141c4:	4284      	cmp	r4, r0
 80141c6:	4607      	mov	r7, r0
 80141c8:	d802      	bhi.n	80141d0 <_realloc_r+0x34>
 80141ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80141ce:	d812      	bhi.n	80141f6 <_realloc_r+0x5a>
 80141d0:	4621      	mov	r1, r4
 80141d2:	4640      	mov	r0, r8
 80141d4:	f7ff f956 	bl	8013484 <_malloc_r>
 80141d8:	4605      	mov	r5, r0
 80141da:	2800      	cmp	r0, #0
 80141dc:	d0ed      	beq.n	80141ba <_realloc_r+0x1e>
 80141de:	42bc      	cmp	r4, r7
 80141e0:	4622      	mov	r2, r4
 80141e2:	4631      	mov	r1, r6
 80141e4:	bf28      	it	cs
 80141e6:	463a      	movcs	r2, r7
 80141e8:	f7ff ff84 	bl	80140f4 <memcpy>
 80141ec:	4631      	mov	r1, r6
 80141ee:	4640      	mov	r0, r8
 80141f0:	f7ff f8d4 	bl	801339c <_free_r>
 80141f4:	e7e1      	b.n	80141ba <_realloc_r+0x1e>
 80141f6:	4635      	mov	r5, r6
 80141f8:	e7df      	b.n	80141ba <_realloc_r+0x1e>

080141fa <__ascii_wctomb>:
 80141fa:	b149      	cbz	r1, 8014210 <__ascii_wctomb+0x16>
 80141fc:	2aff      	cmp	r2, #255	; 0xff
 80141fe:	bf85      	ittet	hi
 8014200:	238a      	movhi	r3, #138	; 0x8a
 8014202:	6003      	strhi	r3, [r0, #0]
 8014204:	700a      	strbls	r2, [r1, #0]
 8014206:	f04f 30ff 	movhi.w	r0, #4294967295
 801420a:	bf98      	it	ls
 801420c:	2001      	movls	r0, #1
 801420e:	4770      	bx	lr
 8014210:	4608      	mov	r0, r1
 8014212:	4770      	bx	lr

08014214 <fiprintf>:
 8014214:	b40e      	push	{r1, r2, r3}
 8014216:	b503      	push	{r0, r1, lr}
 8014218:	4601      	mov	r1, r0
 801421a:	ab03      	add	r3, sp, #12
 801421c:	4805      	ldr	r0, [pc, #20]	; (8014234 <fiprintf+0x20>)
 801421e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014222:	6800      	ldr	r0, [r0, #0]
 8014224:	9301      	str	r3, [sp, #4]
 8014226:	f000 f83f 	bl	80142a8 <_vfiprintf_r>
 801422a:	b002      	add	sp, #8
 801422c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014230:	b003      	add	sp, #12
 8014232:	4770      	bx	lr
 8014234:	20000128 	.word	0x20000128

08014238 <abort>:
 8014238:	b508      	push	{r3, lr}
 801423a:	2006      	movs	r0, #6
 801423c:	f000 fa0c 	bl	8014658 <raise>
 8014240:	2001      	movs	r0, #1
 8014242:	f7ef fcbf 	bl	8003bc4 <_exit>

08014246 <_malloc_usable_size_r>:
 8014246:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801424a:	1f18      	subs	r0, r3, #4
 801424c:	2b00      	cmp	r3, #0
 801424e:	bfbc      	itt	lt
 8014250:	580b      	ldrlt	r3, [r1, r0]
 8014252:	18c0      	addlt	r0, r0, r3
 8014254:	4770      	bx	lr

08014256 <__sfputc_r>:
 8014256:	6893      	ldr	r3, [r2, #8]
 8014258:	3b01      	subs	r3, #1
 801425a:	2b00      	cmp	r3, #0
 801425c:	b410      	push	{r4}
 801425e:	6093      	str	r3, [r2, #8]
 8014260:	da08      	bge.n	8014274 <__sfputc_r+0x1e>
 8014262:	6994      	ldr	r4, [r2, #24]
 8014264:	42a3      	cmp	r3, r4
 8014266:	db01      	blt.n	801426c <__sfputc_r+0x16>
 8014268:	290a      	cmp	r1, #10
 801426a:	d103      	bne.n	8014274 <__sfputc_r+0x1e>
 801426c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014270:	f000 b934 	b.w	80144dc <__swbuf_r>
 8014274:	6813      	ldr	r3, [r2, #0]
 8014276:	1c58      	adds	r0, r3, #1
 8014278:	6010      	str	r0, [r2, #0]
 801427a:	7019      	strb	r1, [r3, #0]
 801427c:	4608      	mov	r0, r1
 801427e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014282:	4770      	bx	lr

08014284 <__sfputs_r>:
 8014284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014286:	4606      	mov	r6, r0
 8014288:	460f      	mov	r7, r1
 801428a:	4614      	mov	r4, r2
 801428c:	18d5      	adds	r5, r2, r3
 801428e:	42ac      	cmp	r4, r5
 8014290:	d101      	bne.n	8014296 <__sfputs_r+0x12>
 8014292:	2000      	movs	r0, #0
 8014294:	e007      	b.n	80142a6 <__sfputs_r+0x22>
 8014296:	f814 1b01 	ldrb.w	r1, [r4], #1
 801429a:	463a      	mov	r2, r7
 801429c:	4630      	mov	r0, r6
 801429e:	f7ff ffda 	bl	8014256 <__sfputc_r>
 80142a2:	1c43      	adds	r3, r0, #1
 80142a4:	d1f3      	bne.n	801428e <__sfputs_r+0xa>
 80142a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080142a8 <_vfiprintf_r>:
 80142a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142ac:	460d      	mov	r5, r1
 80142ae:	b09d      	sub	sp, #116	; 0x74
 80142b0:	4614      	mov	r4, r2
 80142b2:	4698      	mov	r8, r3
 80142b4:	4606      	mov	r6, r0
 80142b6:	b118      	cbz	r0, 80142c0 <_vfiprintf_r+0x18>
 80142b8:	6a03      	ldr	r3, [r0, #32]
 80142ba:	b90b      	cbnz	r3, 80142c0 <_vfiprintf_r+0x18>
 80142bc:	f7fe f8d8 	bl	8012470 <__sinit>
 80142c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80142c2:	07d9      	lsls	r1, r3, #31
 80142c4:	d405      	bmi.n	80142d2 <_vfiprintf_r+0x2a>
 80142c6:	89ab      	ldrh	r3, [r5, #12]
 80142c8:	059a      	lsls	r2, r3, #22
 80142ca:	d402      	bmi.n	80142d2 <_vfiprintf_r+0x2a>
 80142cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80142ce:	f7fe f9e6 	bl	801269e <__retarget_lock_acquire_recursive>
 80142d2:	89ab      	ldrh	r3, [r5, #12]
 80142d4:	071b      	lsls	r3, r3, #28
 80142d6:	d501      	bpl.n	80142dc <_vfiprintf_r+0x34>
 80142d8:	692b      	ldr	r3, [r5, #16]
 80142da:	b99b      	cbnz	r3, 8014304 <_vfiprintf_r+0x5c>
 80142dc:	4629      	mov	r1, r5
 80142de:	4630      	mov	r0, r6
 80142e0:	f000 f93a 	bl	8014558 <__swsetup_r>
 80142e4:	b170      	cbz	r0, 8014304 <_vfiprintf_r+0x5c>
 80142e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80142e8:	07dc      	lsls	r4, r3, #31
 80142ea:	d504      	bpl.n	80142f6 <_vfiprintf_r+0x4e>
 80142ec:	f04f 30ff 	mov.w	r0, #4294967295
 80142f0:	b01d      	add	sp, #116	; 0x74
 80142f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80142f6:	89ab      	ldrh	r3, [r5, #12]
 80142f8:	0598      	lsls	r0, r3, #22
 80142fa:	d4f7      	bmi.n	80142ec <_vfiprintf_r+0x44>
 80142fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80142fe:	f7fe f9cf 	bl	80126a0 <__retarget_lock_release_recursive>
 8014302:	e7f3      	b.n	80142ec <_vfiprintf_r+0x44>
 8014304:	2300      	movs	r3, #0
 8014306:	9309      	str	r3, [sp, #36]	; 0x24
 8014308:	2320      	movs	r3, #32
 801430a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801430e:	f8cd 800c 	str.w	r8, [sp, #12]
 8014312:	2330      	movs	r3, #48	; 0x30
 8014314:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80144c8 <_vfiprintf_r+0x220>
 8014318:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801431c:	f04f 0901 	mov.w	r9, #1
 8014320:	4623      	mov	r3, r4
 8014322:	469a      	mov	sl, r3
 8014324:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014328:	b10a      	cbz	r2, 801432e <_vfiprintf_r+0x86>
 801432a:	2a25      	cmp	r2, #37	; 0x25
 801432c:	d1f9      	bne.n	8014322 <_vfiprintf_r+0x7a>
 801432e:	ebba 0b04 	subs.w	fp, sl, r4
 8014332:	d00b      	beq.n	801434c <_vfiprintf_r+0xa4>
 8014334:	465b      	mov	r3, fp
 8014336:	4622      	mov	r2, r4
 8014338:	4629      	mov	r1, r5
 801433a:	4630      	mov	r0, r6
 801433c:	f7ff ffa2 	bl	8014284 <__sfputs_r>
 8014340:	3001      	adds	r0, #1
 8014342:	f000 80a9 	beq.w	8014498 <_vfiprintf_r+0x1f0>
 8014346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014348:	445a      	add	r2, fp
 801434a:	9209      	str	r2, [sp, #36]	; 0x24
 801434c:	f89a 3000 	ldrb.w	r3, [sl]
 8014350:	2b00      	cmp	r3, #0
 8014352:	f000 80a1 	beq.w	8014498 <_vfiprintf_r+0x1f0>
 8014356:	2300      	movs	r3, #0
 8014358:	f04f 32ff 	mov.w	r2, #4294967295
 801435c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014360:	f10a 0a01 	add.w	sl, sl, #1
 8014364:	9304      	str	r3, [sp, #16]
 8014366:	9307      	str	r3, [sp, #28]
 8014368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801436c:	931a      	str	r3, [sp, #104]	; 0x68
 801436e:	4654      	mov	r4, sl
 8014370:	2205      	movs	r2, #5
 8014372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014376:	4854      	ldr	r0, [pc, #336]	; (80144c8 <_vfiprintf_r+0x220>)
 8014378:	f7eb ff4a 	bl	8000210 <memchr>
 801437c:	9a04      	ldr	r2, [sp, #16]
 801437e:	b9d8      	cbnz	r0, 80143b8 <_vfiprintf_r+0x110>
 8014380:	06d1      	lsls	r1, r2, #27
 8014382:	bf44      	itt	mi
 8014384:	2320      	movmi	r3, #32
 8014386:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801438a:	0713      	lsls	r3, r2, #28
 801438c:	bf44      	itt	mi
 801438e:	232b      	movmi	r3, #43	; 0x2b
 8014390:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014394:	f89a 3000 	ldrb.w	r3, [sl]
 8014398:	2b2a      	cmp	r3, #42	; 0x2a
 801439a:	d015      	beq.n	80143c8 <_vfiprintf_r+0x120>
 801439c:	9a07      	ldr	r2, [sp, #28]
 801439e:	4654      	mov	r4, sl
 80143a0:	2000      	movs	r0, #0
 80143a2:	f04f 0c0a 	mov.w	ip, #10
 80143a6:	4621      	mov	r1, r4
 80143a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80143ac:	3b30      	subs	r3, #48	; 0x30
 80143ae:	2b09      	cmp	r3, #9
 80143b0:	d94d      	bls.n	801444e <_vfiprintf_r+0x1a6>
 80143b2:	b1b0      	cbz	r0, 80143e2 <_vfiprintf_r+0x13a>
 80143b4:	9207      	str	r2, [sp, #28]
 80143b6:	e014      	b.n	80143e2 <_vfiprintf_r+0x13a>
 80143b8:	eba0 0308 	sub.w	r3, r0, r8
 80143bc:	fa09 f303 	lsl.w	r3, r9, r3
 80143c0:	4313      	orrs	r3, r2
 80143c2:	9304      	str	r3, [sp, #16]
 80143c4:	46a2      	mov	sl, r4
 80143c6:	e7d2      	b.n	801436e <_vfiprintf_r+0xc6>
 80143c8:	9b03      	ldr	r3, [sp, #12]
 80143ca:	1d19      	adds	r1, r3, #4
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	9103      	str	r1, [sp, #12]
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	bfbb      	ittet	lt
 80143d4:	425b      	neglt	r3, r3
 80143d6:	f042 0202 	orrlt.w	r2, r2, #2
 80143da:	9307      	strge	r3, [sp, #28]
 80143dc:	9307      	strlt	r3, [sp, #28]
 80143de:	bfb8      	it	lt
 80143e0:	9204      	strlt	r2, [sp, #16]
 80143e2:	7823      	ldrb	r3, [r4, #0]
 80143e4:	2b2e      	cmp	r3, #46	; 0x2e
 80143e6:	d10c      	bne.n	8014402 <_vfiprintf_r+0x15a>
 80143e8:	7863      	ldrb	r3, [r4, #1]
 80143ea:	2b2a      	cmp	r3, #42	; 0x2a
 80143ec:	d134      	bne.n	8014458 <_vfiprintf_r+0x1b0>
 80143ee:	9b03      	ldr	r3, [sp, #12]
 80143f0:	1d1a      	adds	r2, r3, #4
 80143f2:	681b      	ldr	r3, [r3, #0]
 80143f4:	9203      	str	r2, [sp, #12]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	bfb8      	it	lt
 80143fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80143fe:	3402      	adds	r4, #2
 8014400:	9305      	str	r3, [sp, #20]
 8014402:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80144d8 <_vfiprintf_r+0x230>
 8014406:	7821      	ldrb	r1, [r4, #0]
 8014408:	2203      	movs	r2, #3
 801440a:	4650      	mov	r0, sl
 801440c:	f7eb ff00 	bl	8000210 <memchr>
 8014410:	b138      	cbz	r0, 8014422 <_vfiprintf_r+0x17a>
 8014412:	9b04      	ldr	r3, [sp, #16]
 8014414:	eba0 000a 	sub.w	r0, r0, sl
 8014418:	2240      	movs	r2, #64	; 0x40
 801441a:	4082      	lsls	r2, r0
 801441c:	4313      	orrs	r3, r2
 801441e:	3401      	adds	r4, #1
 8014420:	9304      	str	r3, [sp, #16]
 8014422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014426:	4829      	ldr	r0, [pc, #164]	; (80144cc <_vfiprintf_r+0x224>)
 8014428:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801442c:	2206      	movs	r2, #6
 801442e:	f7eb feef 	bl	8000210 <memchr>
 8014432:	2800      	cmp	r0, #0
 8014434:	d03f      	beq.n	80144b6 <_vfiprintf_r+0x20e>
 8014436:	4b26      	ldr	r3, [pc, #152]	; (80144d0 <_vfiprintf_r+0x228>)
 8014438:	bb1b      	cbnz	r3, 8014482 <_vfiprintf_r+0x1da>
 801443a:	9b03      	ldr	r3, [sp, #12]
 801443c:	3307      	adds	r3, #7
 801443e:	f023 0307 	bic.w	r3, r3, #7
 8014442:	3308      	adds	r3, #8
 8014444:	9303      	str	r3, [sp, #12]
 8014446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014448:	443b      	add	r3, r7
 801444a:	9309      	str	r3, [sp, #36]	; 0x24
 801444c:	e768      	b.n	8014320 <_vfiprintf_r+0x78>
 801444e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014452:	460c      	mov	r4, r1
 8014454:	2001      	movs	r0, #1
 8014456:	e7a6      	b.n	80143a6 <_vfiprintf_r+0xfe>
 8014458:	2300      	movs	r3, #0
 801445a:	3401      	adds	r4, #1
 801445c:	9305      	str	r3, [sp, #20]
 801445e:	4619      	mov	r1, r3
 8014460:	f04f 0c0a 	mov.w	ip, #10
 8014464:	4620      	mov	r0, r4
 8014466:	f810 2b01 	ldrb.w	r2, [r0], #1
 801446a:	3a30      	subs	r2, #48	; 0x30
 801446c:	2a09      	cmp	r2, #9
 801446e:	d903      	bls.n	8014478 <_vfiprintf_r+0x1d0>
 8014470:	2b00      	cmp	r3, #0
 8014472:	d0c6      	beq.n	8014402 <_vfiprintf_r+0x15a>
 8014474:	9105      	str	r1, [sp, #20]
 8014476:	e7c4      	b.n	8014402 <_vfiprintf_r+0x15a>
 8014478:	fb0c 2101 	mla	r1, ip, r1, r2
 801447c:	4604      	mov	r4, r0
 801447e:	2301      	movs	r3, #1
 8014480:	e7f0      	b.n	8014464 <_vfiprintf_r+0x1bc>
 8014482:	ab03      	add	r3, sp, #12
 8014484:	9300      	str	r3, [sp, #0]
 8014486:	462a      	mov	r2, r5
 8014488:	4b12      	ldr	r3, [pc, #72]	; (80144d4 <_vfiprintf_r+0x22c>)
 801448a:	a904      	add	r1, sp, #16
 801448c:	4630      	mov	r0, r6
 801448e:	f7fd fb9d 	bl	8011bcc <_printf_float>
 8014492:	4607      	mov	r7, r0
 8014494:	1c78      	adds	r0, r7, #1
 8014496:	d1d6      	bne.n	8014446 <_vfiprintf_r+0x19e>
 8014498:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801449a:	07d9      	lsls	r1, r3, #31
 801449c:	d405      	bmi.n	80144aa <_vfiprintf_r+0x202>
 801449e:	89ab      	ldrh	r3, [r5, #12]
 80144a0:	059a      	lsls	r2, r3, #22
 80144a2:	d402      	bmi.n	80144aa <_vfiprintf_r+0x202>
 80144a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80144a6:	f7fe f8fb 	bl	80126a0 <__retarget_lock_release_recursive>
 80144aa:	89ab      	ldrh	r3, [r5, #12]
 80144ac:	065b      	lsls	r3, r3, #25
 80144ae:	f53f af1d 	bmi.w	80142ec <_vfiprintf_r+0x44>
 80144b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80144b4:	e71c      	b.n	80142f0 <_vfiprintf_r+0x48>
 80144b6:	ab03      	add	r3, sp, #12
 80144b8:	9300      	str	r3, [sp, #0]
 80144ba:	462a      	mov	r2, r5
 80144bc:	4b05      	ldr	r3, [pc, #20]	; (80144d4 <_vfiprintf_r+0x22c>)
 80144be:	a904      	add	r1, sp, #16
 80144c0:	4630      	mov	r0, r6
 80144c2:	f7fd fe27 	bl	8012114 <_printf_i>
 80144c6:	e7e4      	b.n	8014492 <_vfiprintf_r+0x1ea>
 80144c8:	080d6be4 	.word	0x080d6be4
 80144cc:	080d6bee 	.word	0x080d6bee
 80144d0:	08011bcd 	.word	0x08011bcd
 80144d4:	08014285 	.word	0x08014285
 80144d8:	080d6bea 	.word	0x080d6bea

080144dc <__swbuf_r>:
 80144dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144de:	460e      	mov	r6, r1
 80144e0:	4614      	mov	r4, r2
 80144e2:	4605      	mov	r5, r0
 80144e4:	b118      	cbz	r0, 80144ee <__swbuf_r+0x12>
 80144e6:	6a03      	ldr	r3, [r0, #32]
 80144e8:	b90b      	cbnz	r3, 80144ee <__swbuf_r+0x12>
 80144ea:	f7fd ffc1 	bl	8012470 <__sinit>
 80144ee:	69a3      	ldr	r3, [r4, #24]
 80144f0:	60a3      	str	r3, [r4, #8]
 80144f2:	89a3      	ldrh	r3, [r4, #12]
 80144f4:	071a      	lsls	r2, r3, #28
 80144f6:	d525      	bpl.n	8014544 <__swbuf_r+0x68>
 80144f8:	6923      	ldr	r3, [r4, #16]
 80144fa:	b31b      	cbz	r3, 8014544 <__swbuf_r+0x68>
 80144fc:	6823      	ldr	r3, [r4, #0]
 80144fe:	6922      	ldr	r2, [r4, #16]
 8014500:	1a98      	subs	r0, r3, r2
 8014502:	6963      	ldr	r3, [r4, #20]
 8014504:	b2f6      	uxtb	r6, r6
 8014506:	4283      	cmp	r3, r0
 8014508:	4637      	mov	r7, r6
 801450a:	dc04      	bgt.n	8014516 <__swbuf_r+0x3a>
 801450c:	4621      	mov	r1, r4
 801450e:	4628      	mov	r0, r5
 8014510:	f7ff fd9e 	bl	8014050 <_fflush_r>
 8014514:	b9e0      	cbnz	r0, 8014550 <__swbuf_r+0x74>
 8014516:	68a3      	ldr	r3, [r4, #8]
 8014518:	3b01      	subs	r3, #1
 801451a:	60a3      	str	r3, [r4, #8]
 801451c:	6823      	ldr	r3, [r4, #0]
 801451e:	1c5a      	adds	r2, r3, #1
 8014520:	6022      	str	r2, [r4, #0]
 8014522:	701e      	strb	r6, [r3, #0]
 8014524:	6962      	ldr	r2, [r4, #20]
 8014526:	1c43      	adds	r3, r0, #1
 8014528:	429a      	cmp	r2, r3
 801452a:	d004      	beq.n	8014536 <__swbuf_r+0x5a>
 801452c:	89a3      	ldrh	r3, [r4, #12]
 801452e:	07db      	lsls	r3, r3, #31
 8014530:	d506      	bpl.n	8014540 <__swbuf_r+0x64>
 8014532:	2e0a      	cmp	r6, #10
 8014534:	d104      	bne.n	8014540 <__swbuf_r+0x64>
 8014536:	4621      	mov	r1, r4
 8014538:	4628      	mov	r0, r5
 801453a:	f7ff fd89 	bl	8014050 <_fflush_r>
 801453e:	b938      	cbnz	r0, 8014550 <__swbuf_r+0x74>
 8014540:	4638      	mov	r0, r7
 8014542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014544:	4621      	mov	r1, r4
 8014546:	4628      	mov	r0, r5
 8014548:	f000 f806 	bl	8014558 <__swsetup_r>
 801454c:	2800      	cmp	r0, #0
 801454e:	d0d5      	beq.n	80144fc <__swbuf_r+0x20>
 8014550:	f04f 37ff 	mov.w	r7, #4294967295
 8014554:	e7f4      	b.n	8014540 <__swbuf_r+0x64>
	...

08014558 <__swsetup_r>:
 8014558:	b538      	push	{r3, r4, r5, lr}
 801455a:	4b2a      	ldr	r3, [pc, #168]	; (8014604 <__swsetup_r+0xac>)
 801455c:	4605      	mov	r5, r0
 801455e:	6818      	ldr	r0, [r3, #0]
 8014560:	460c      	mov	r4, r1
 8014562:	b118      	cbz	r0, 801456c <__swsetup_r+0x14>
 8014564:	6a03      	ldr	r3, [r0, #32]
 8014566:	b90b      	cbnz	r3, 801456c <__swsetup_r+0x14>
 8014568:	f7fd ff82 	bl	8012470 <__sinit>
 801456c:	89a3      	ldrh	r3, [r4, #12]
 801456e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014572:	0718      	lsls	r0, r3, #28
 8014574:	d422      	bmi.n	80145bc <__swsetup_r+0x64>
 8014576:	06d9      	lsls	r1, r3, #27
 8014578:	d407      	bmi.n	801458a <__swsetup_r+0x32>
 801457a:	2309      	movs	r3, #9
 801457c:	602b      	str	r3, [r5, #0]
 801457e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014582:	81a3      	strh	r3, [r4, #12]
 8014584:	f04f 30ff 	mov.w	r0, #4294967295
 8014588:	e034      	b.n	80145f4 <__swsetup_r+0x9c>
 801458a:	0758      	lsls	r0, r3, #29
 801458c:	d512      	bpl.n	80145b4 <__swsetup_r+0x5c>
 801458e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014590:	b141      	cbz	r1, 80145a4 <__swsetup_r+0x4c>
 8014592:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014596:	4299      	cmp	r1, r3
 8014598:	d002      	beq.n	80145a0 <__swsetup_r+0x48>
 801459a:	4628      	mov	r0, r5
 801459c:	f7fe fefe 	bl	801339c <_free_r>
 80145a0:	2300      	movs	r3, #0
 80145a2:	6363      	str	r3, [r4, #52]	; 0x34
 80145a4:	89a3      	ldrh	r3, [r4, #12]
 80145a6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80145aa:	81a3      	strh	r3, [r4, #12]
 80145ac:	2300      	movs	r3, #0
 80145ae:	6063      	str	r3, [r4, #4]
 80145b0:	6923      	ldr	r3, [r4, #16]
 80145b2:	6023      	str	r3, [r4, #0]
 80145b4:	89a3      	ldrh	r3, [r4, #12]
 80145b6:	f043 0308 	orr.w	r3, r3, #8
 80145ba:	81a3      	strh	r3, [r4, #12]
 80145bc:	6923      	ldr	r3, [r4, #16]
 80145be:	b94b      	cbnz	r3, 80145d4 <__swsetup_r+0x7c>
 80145c0:	89a3      	ldrh	r3, [r4, #12]
 80145c2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80145c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80145ca:	d003      	beq.n	80145d4 <__swsetup_r+0x7c>
 80145cc:	4621      	mov	r1, r4
 80145ce:	4628      	mov	r0, r5
 80145d0:	f000 f884 	bl	80146dc <__smakebuf_r>
 80145d4:	89a0      	ldrh	r0, [r4, #12]
 80145d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80145da:	f010 0301 	ands.w	r3, r0, #1
 80145de:	d00a      	beq.n	80145f6 <__swsetup_r+0x9e>
 80145e0:	2300      	movs	r3, #0
 80145e2:	60a3      	str	r3, [r4, #8]
 80145e4:	6963      	ldr	r3, [r4, #20]
 80145e6:	425b      	negs	r3, r3
 80145e8:	61a3      	str	r3, [r4, #24]
 80145ea:	6923      	ldr	r3, [r4, #16]
 80145ec:	b943      	cbnz	r3, 8014600 <__swsetup_r+0xa8>
 80145ee:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80145f2:	d1c4      	bne.n	801457e <__swsetup_r+0x26>
 80145f4:	bd38      	pop	{r3, r4, r5, pc}
 80145f6:	0781      	lsls	r1, r0, #30
 80145f8:	bf58      	it	pl
 80145fa:	6963      	ldrpl	r3, [r4, #20]
 80145fc:	60a3      	str	r3, [r4, #8]
 80145fe:	e7f4      	b.n	80145ea <__swsetup_r+0x92>
 8014600:	2000      	movs	r0, #0
 8014602:	e7f7      	b.n	80145f4 <__swsetup_r+0x9c>
 8014604:	20000128 	.word	0x20000128

08014608 <_raise_r>:
 8014608:	291f      	cmp	r1, #31
 801460a:	b538      	push	{r3, r4, r5, lr}
 801460c:	4604      	mov	r4, r0
 801460e:	460d      	mov	r5, r1
 8014610:	d904      	bls.n	801461c <_raise_r+0x14>
 8014612:	2316      	movs	r3, #22
 8014614:	6003      	str	r3, [r0, #0]
 8014616:	f04f 30ff 	mov.w	r0, #4294967295
 801461a:	bd38      	pop	{r3, r4, r5, pc}
 801461c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801461e:	b112      	cbz	r2, 8014626 <_raise_r+0x1e>
 8014620:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014624:	b94b      	cbnz	r3, 801463a <_raise_r+0x32>
 8014626:	4620      	mov	r0, r4
 8014628:	f000 f830 	bl	801468c <_getpid_r>
 801462c:	462a      	mov	r2, r5
 801462e:	4601      	mov	r1, r0
 8014630:	4620      	mov	r0, r4
 8014632:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014636:	f000 b817 	b.w	8014668 <_kill_r>
 801463a:	2b01      	cmp	r3, #1
 801463c:	d00a      	beq.n	8014654 <_raise_r+0x4c>
 801463e:	1c59      	adds	r1, r3, #1
 8014640:	d103      	bne.n	801464a <_raise_r+0x42>
 8014642:	2316      	movs	r3, #22
 8014644:	6003      	str	r3, [r0, #0]
 8014646:	2001      	movs	r0, #1
 8014648:	e7e7      	b.n	801461a <_raise_r+0x12>
 801464a:	2400      	movs	r4, #0
 801464c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014650:	4628      	mov	r0, r5
 8014652:	4798      	blx	r3
 8014654:	2000      	movs	r0, #0
 8014656:	e7e0      	b.n	801461a <_raise_r+0x12>

08014658 <raise>:
 8014658:	4b02      	ldr	r3, [pc, #8]	; (8014664 <raise+0xc>)
 801465a:	4601      	mov	r1, r0
 801465c:	6818      	ldr	r0, [r3, #0]
 801465e:	f7ff bfd3 	b.w	8014608 <_raise_r>
 8014662:	bf00      	nop
 8014664:	20000128 	.word	0x20000128

08014668 <_kill_r>:
 8014668:	b538      	push	{r3, r4, r5, lr}
 801466a:	4d07      	ldr	r5, [pc, #28]	; (8014688 <_kill_r+0x20>)
 801466c:	2300      	movs	r3, #0
 801466e:	4604      	mov	r4, r0
 8014670:	4608      	mov	r0, r1
 8014672:	4611      	mov	r1, r2
 8014674:	602b      	str	r3, [r5, #0]
 8014676:	f7ef fa95 	bl	8003ba4 <_kill>
 801467a:	1c43      	adds	r3, r0, #1
 801467c:	d102      	bne.n	8014684 <_kill_r+0x1c>
 801467e:	682b      	ldr	r3, [r5, #0]
 8014680:	b103      	cbz	r3, 8014684 <_kill_r+0x1c>
 8014682:	6023      	str	r3, [r4, #0]
 8014684:	bd38      	pop	{r3, r4, r5, pc}
 8014686:	bf00      	nop
 8014688:	2003825c 	.word	0x2003825c

0801468c <_getpid_r>:
 801468c:	f7ef ba82 	b.w	8003b94 <_getpid>

08014690 <__swhatbuf_r>:
 8014690:	b570      	push	{r4, r5, r6, lr}
 8014692:	460c      	mov	r4, r1
 8014694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014698:	2900      	cmp	r1, #0
 801469a:	b096      	sub	sp, #88	; 0x58
 801469c:	4615      	mov	r5, r2
 801469e:	461e      	mov	r6, r3
 80146a0:	da0d      	bge.n	80146be <__swhatbuf_r+0x2e>
 80146a2:	89a3      	ldrh	r3, [r4, #12]
 80146a4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80146a8:	f04f 0100 	mov.w	r1, #0
 80146ac:	bf0c      	ite	eq
 80146ae:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80146b2:	2340      	movne	r3, #64	; 0x40
 80146b4:	2000      	movs	r0, #0
 80146b6:	6031      	str	r1, [r6, #0]
 80146b8:	602b      	str	r3, [r5, #0]
 80146ba:	b016      	add	sp, #88	; 0x58
 80146bc:	bd70      	pop	{r4, r5, r6, pc}
 80146be:	466a      	mov	r2, sp
 80146c0:	f000 f848 	bl	8014754 <_fstat_r>
 80146c4:	2800      	cmp	r0, #0
 80146c6:	dbec      	blt.n	80146a2 <__swhatbuf_r+0x12>
 80146c8:	9901      	ldr	r1, [sp, #4]
 80146ca:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80146ce:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80146d2:	4259      	negs	r1, r3
 80146d4:	4159      	adcs	r1, r3
 80146d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80146da:	e7eb      	b.n	80146b4 <__swhatbuf_r+0x24>

080146dc <__smakebuf_r>:
 80146dc:	898b      	ldrh	r3, [r1, #12]
 80146de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80146e0:	079d      	lsls	r5, r3, #30
 80146e2:	4606      	mov	r6, r0
 80146e4:	460c      	mov	r4, r1
 80146e6:	d507      	bpl.n	80146f8 <__smakebuf_r+0x1c>
 80146e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80146ec:	6023      	str	r3, [r4, #0]
 80146ee:	6123      	str	r3, [r4, #16]
 80146f0:	2301      	movs	r3, #1
 80146f2:	6163      	str	r3, [r4, #20]
 80146f4:	b002      	add	sp, #8
 80146f6:	bd70      	pop	{r4, r5, r6, pc}
 80146f8:	ab01      	add	r3, sp, #4
 80146fa:	466a      	mov	r2, sp
 80146fc:	f7ff ffc8 	bl	8014690 <__swhatbuf_r>
 8014700:	9900      	ldr	r1, [sp, #0]
 8014702:	4605      	mov	r5, r0
 8014704:	4630      	mov	r0, r6
 8014706:	f7fe febd 	bl	8013484 <_malloc_r>
 801470a:	b948      	cbnz	r0, 8014720 <__smakebuf_r+0x44>
 801470c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014710:	059a      	lsls	r2, r3, #22
 8014712:	d4ef      	bmi.n	80146f4 <__smakebuf_r+0x18>
 8014714:	f023 0303 	bic.w	r3, r3, #3
 8014718:	f043 0302 	orr.w	r3, r3, #2
 801471c:	81a3      	strh	r3, [r4, #12]
 801471e:	e7e3      	b.n	80146e8 <__smakebuf_r+0xc>
 8014720:	89a3      	ldrh	r3, [r4, #12]
 8014722:	6020      	str	r0, [r4, #0]
 8014724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014728:	81a3      	strh	r3, [r4, #12]
 801472a:	9b00      	ldr	r3, [sp, #0]
 801472c:	6163      	str	r3, [r4, #20]
 801472e:	9b01      	ldr	r3, [sp, #4]
 8014730:	6120      	str	r0, [r4, #16]
 8014732:	b15b      	cbz	r3, 801474c <__smakebuf_r+0x70>
 8014734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014738:	4630      	mov	r0, r6
 801473a:	f000 f81d 	bl	8014778 <_isatty_r>
 801473e:	b128      	cbz	r0, 801474c <__smakebuf_r+0x70>
 8014740:	89a3      	ldrh	r3, [r4, #12]
 8014742:	f023 0303 	bic.w	r3, r3, #3
 8014746:	f043 0301 	orr.w	r3, r3, #1
 801474a:	81a3      	strh	r3, [r4, #12]
 801474c:	89a3      	ldrh	r3, [r4, #12]
 801474e:	431d      	orrs	r5, r3
 8014750:	81a5      	strh	r5, [r4, #12]
 8014752:	e7cf      	b.n	80146f4 <__smakebuf_r+0x18>

08014754 <_fstat_r>:
 8014754:	b538      	push	{r3, r4, r5, lr}
 8014756:	4d07      	ldr	r5, [pc, #28]	; (8014774 <_fstat_r+0x20>)
 8014758:	2300      	movs	r3, #0
 801475a:	4604      	mov	r4, r0
 801475c:	4608      	mov	r0, r1
 801475e:	4611      	mov	r1, r2
 8014760:	602b      	str	r3, [r5, #0]
 8014762:	f7ef fa7e 	bl	8003c62 <_fstat>
 8014766:	1c43      	adds	r3, r0, #1
 8014768:	d102      	bne.n	8014770 <_fstat_r+0x1c>
 801476a:	682b      	ldr	r3, [r5, #0]
 801476c:	b103      	cbz	r3, 8014770 <_fstat_r+0x1c>
 801476e:	6023      	str	r3, [r4, #0]
 8014770:	bd38      	pop	{r3, r4, r5, pc}
 8014772:	bf00      	nop
 8014774:	2003825c 	.word	0x2003825c

08014778 <_isatty_r>:
 8014778:	b538      	push	{r3, r4, r5, lr}
 801477a:	4d06      	ldr	r5, [pc, #24]	; (8014794 <_isatty_r+0x1c>)
 801477c:	2300      	movs	r3, #0
 801477e:	4604      	mov	r4, r0
 8014780:	4608      	mov	r0, r1
 8014782:	602b      	str	r3, [r5, #0]
 8014784:	f7ef fa7d 	bl	8003c82 <_isatty>
 8014788:	1c43      	adds	r3, r0, #1
 801478a:	d102      	bne.n	8014792 <_isatty_r+0x1a>
 801478c:	682b      	ldr	r3, [r5, #0]
 801478e:	b103      	cbz	r3, 8014792 <_isatty_r+0x1a>
 8014790:	6023      	str	r3, [r4, #0]
 8014792:	bd38      	pop	{r3, r4, r5, pc}
 8014794:	2003825c 	.word	0x2003825c

08014798 <_init>:
 8014798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801479a:	bf00      	nop
 801479c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801479e:	bc08      	pop	{r3}
 80147a0:	469e      	mov	lr, r3
 80147a2:	4770      	bx	lr

080147a4 <_fini>:
 80147a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147a6:	bf00      	nop
 80147a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80147aa:	bc08      	pop	{r3}
 80147ac:	469e      	mov	lr, r3
 80147ae:	4770      	bx	lr
