INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/D_Latch/D_Latch.srcs/sources_1/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/D_Latch/D_Latch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
