# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PCR_Projeto.srcs/sources_1/ip/xfft_0/sim/xfft_0.vhd" \
"../../../../PCR_Projeto.srcs/sources_1/new/FFT.vhd" \
"../../../../PCR_Projeto.srcs/sim_1/new/TB.vhd" \

# Do not sort compile order
nosort
