#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sun Nov  3 18:24:47 2019
# Process ID: 15612
# Current directory: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado
# Command line: vivado
# Log file: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/vivado.log
# Journal file: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/austin/Desktop/projects/zybo/zybo_img_proc/vhdl/digilent/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 6816.789 ; gain = 247.961 ; free physical = 20816 ; free virtual = 28570
update_compile_order -fileset sources_1
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /async_reset(rst) and /dvi2rgb_0/aRst(undef)
Successfully read diagram <img_proc> from BD file </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
set_property location {3 613 -69} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {1.5 337 -81} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
set_property location {3 899 142} [get_bd_cells dvi2rgb_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {200}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins dvi2rgb_0/RefClk]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]'
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports sys_clock]
regenerate_bd_layout
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/M01_ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {0.5 -224 310} [get_bd_cells proc_sys_reset_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
delete_bd_objs [get_bd_nets reset_rtl_1]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins dvi2rgb_0/aRst]
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /dvi2rgb_0/aRst(undef)
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins rgb2dvi_0/aRst]
delete_bd_objs [get_bd_ports async_reset]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-1811] The interconnect </axi_interconnect_0> is missing a valid master Interface connection
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
endgroup
set_property location {1 231 270} [get_bd_cells axi_interconnect_1]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_1]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_1_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP0] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI]
set_property location {1 98 794} [get_bd_cells axi_interconnect_1]
set_property location {1 143 805} [get_bd_cells axi_interconnect_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property location {0.5 -44 776} [get_bd_cells axi_vdma_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S01_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_S2MM]
set_property location {1 -40 770} [get_bd_cells axi_vdma_0]
set_property location {1 -40 760} [get_bd_cells axi_vdma_0]
set_property location {1 -40 770} [get_bd_cells axi_vdma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {3 539 1100} [get_bd_cells v_axi4s_vid_out_0]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_RGB]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_pins rgb2dvi_0/RGB]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0
endgroup
set_property location {2 163 1120} [get_bd_cells v_tc_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in] [get_bd_intf_pins v_tc_0/vtiming_out]
startgroup
set_property -dict [list CONFIG.NUM_MI {6}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI] [get_bd_intf_pins v_tc_0/ctrl]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M04_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M05_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins v_axi4s_vid_out_0/aclk]
startgroup
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclken] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_ce]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.enable_generation {false}] [get_bd_cells v_tc_0]
delete_bd_objs [get_bd_intf_nets v_tc_0_vtiming_out]
endgroup
startgroup
set_property -dict [list CONFIG.enable_detection {false} CONFIG.enable_generation {true}] [get_bd_cells v_tc_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins v_tc_0/clken] [get_bd_pins v_tc_0/s_axi_aclken]
connect_bd_net [get_bd_pins v_tc_0/clken] [get_bd_pins v_tc_0/gen_clken]
connect_bd_net [get_bd_pins v_tc_0/resetn] [get_bd_pins v_tc_0/s_axi_aresetn]
connect_bd_net [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins v_tc_0/resetn]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aclk] [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk] [get_bd_pins v_tc_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins v_tc_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axi_s2mm_aclk] [get_bd_pins v_tc_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins v_tc_0/s_axi_aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:4.0 v_vid_in_axi4s_0
endgroup
set_property location {7 2282 630} [get_bd_cells v_vid_in_axi4s_0]
set_property location {7.5 2847 616} [get_bd_cells v_vid_in_axi4s_0]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pData] [get_bd_pins v_vid_in_axi4s_0/vid_data]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
set_property location {8.5 2669 595} [get_bd_cells axis_subset_converter_0]
set_property location {8 2737 159} [get_bd_cells axis_subset_converter_0]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
regenerate_bd_layout
set_property location {1 319 518} [get_bd_cells dvi2rgb_0]
set_property location {1 144 650} [get_bd_cells dvi2rgb_0]
set_property location {2 599 584} [get_bd_cells v_vid_in_axi4s_0]
set_property location {3 953 530} [get_bd_cells axis_subset_converter_0]
set_property location {4 1311 544} [get_bd_cells axi_vdma_0]
set_property location {5 1727 591} [get_bd_cells axi_interconnect_1]
set_property location {6 2119 591} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M04_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
copy_bd_objs /  [get_bd_cells {v_tc_0}]
set_property location {8 2817 698} [get_bd_cells v_tc_1]
delete_bd_objs [get_bd_intf_nets v_tc_0_vtiming_out]
disconnect_bd_net /Net2 [get_bd_pins v_tc_0/s_axi_aclken]
delete_bd_objs [get_bd_nets Net2]
disconnect_bd_net /Net3 [get_bd_pins v_tc_0/resetn]
delete_bd_objs [get_bd_nets Net3]
disconnect_bd_net /Net4 [get_bd_pins v_tc_0/s_axi_aclk]
delete_bd_objs [get_bd_nets Net1]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M02_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins v_tc_0/ctrl]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI] [get_bd_intf_pins v_tc_1/ctrl]
set_property location {8 2894 617} [get_bd_cells v_tc_1]
set_property location {8 2860 640} [get_bd_cells v_tc_1]
set_property location {8 2860 662} [get_bd_cells v_tc_1]
set_property location {8 2858 683} [get_bd_cells v_tc_1]
set_property location {8 2852 683} [get_bd_cells v_tc_1]
set_property location {8 2848 678} [get_bd_cells v_tc_1]
set_property location {8 2842 670} [get_bd_cells v_tc_1]
set_property location {8 2846 679} [get_bd_cells v_tc_1]
set_property location {8 2849 685} [get_bd_cells v_tc_1]
set_property location {8 2851 697} [get_bd_cells v_tc_1]
set_property location {8 2846 662} [get_bd_cells v_tc_1]
set_property location {8 2848 675} [get_bd_cells v_tc_1]
set_property location {8 2840 680} [get_bd_cells v_tc_1]
set_property location {8 2840 690} [get_bd_cells v_tc_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {10.5 3418 811} [get_bd_cells axi_gpio_0]
set_property location {9 3198 818} [get_bd_cells axi_gpio_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M04_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_ports hdmi_in_hpd] [get_bd_pins axi_gpio_0/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
set_property location {8 2884 571} [get_bd_cells v_tc_1]
set_property location {8 2853 591} [get_bd_cells v_tc_1]
set_property location {8 2848 608} [get_bd_cells v_tc_1]
set_property location {8 2848 624} [get_bd_cells v_tc_1]
set_property location {8 2840 610} [get_bd_cells v_tc_1]
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_1/S01_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/S01_ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_interconnect_1/ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_vdma_0/axi_resetn]
connect_bd_net [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins v_tc_1/s_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {6 2169 796} [get_bd_cells processing_system7_0]
undo
INFO: [Common 17-17] undo 'set_property location {6 2169 796} [get_bd_cells processing_system7_0]'
connect_bd_net [get_bd_pins axi_interconnect_1/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_reset]
set_property location {7 2651 550} [get_bd_cells axi_interconnect_0]
undo
INFO: [Common 17-17] undo 'set_property location {7 2651 550} [get_bd_cells axi_interconnect_0]'
disconnect_bd_net /proc_sys_reset_0_peripheral_aresetn [get_bd_pins axi_interconnect_0/M05_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_reset]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_reset]'
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /proc_sys_reset_0_peripheral_aresetn [get_bd_pins axi_interconnect_0/M05_ARESETN]'
disconnect_bd_net /proc_sys_reset_0_peripheral_reset [get_bd_pins axi_gpio_0/s_axi_aresetn]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_reset]
set_property location {10 3673 302} [get_bd_cells rgb2dvi_0]
connect_bd_net [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins proc_sys_reset_0/peripheral_reset]
startgroup
set_property -dict [list CONFIG.enable_detection {true} CONFIG.enable_generation {false}] [get_bd_cells v_tc_0]
endgroup
connect_bd_net [get_bd_pins v_tc_0/s_axi_aclk] [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins v_tc_0/active_video_in] [get_bd_pins dvi2rgb_0/vid_pVDE]
WARNING: [BD 41-1306] The connection to interface pin /v_tc_0/active_video_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection RGB
set_property location {7 2543 561} [get_bd_cells axi_interconnect_0]
undo
INFO: [Common 17-17] undo 'set_property location {7 2543 561} [get_bd_cells axi_interconnect_0]'
set_property location {7 2573 570} [get_bd_cells axi_interconnect_0]
connect_bd_net [get_bd_pins v_tc_1/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_nets dvi2rgb_0_PixelClk]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins rgb2dvi_0/PixelClk]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_0
endgroup
set_property location {7 2346 -62} [get_bd_cells axi_dynclk_0]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axi_dynclk_0/REF_CLK_I]
connect_bd_net [get_bd_pins axi_dynclk_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dynclk_0/s00_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins axi_dynclk_0/s00_axi]
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
startgroup
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_vid_in_axi4s_0]
endgroup
startgroup
set_property -dict [list CONFIG.M_HAS_TLAST.VALUE_SRC USER CONFIG.S_TUSER_WIDTH.VALUE_SRC USER CONFIG.M_TUSER_WIDTH.VALUE_SRC USER CONFIG.S_HAS_TLAST.VALUE_SRC USER CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {3} CONFIG.M_TDATA_NUM_BYTES {3} CONFIG.S_TUSER_WIDTH {1} CONFIG.M_TUSER_WIDTH {1} CONFIG.S_HAS_TLAST {1} CONFIG.M_HAS_TLAST {1} CONFIG.TDATA_REMAP {tdata[23:16],tdata[7:0],tdata[15:8]} CONFIG.TUSER_REMAP {tuser[0:0]} CONFIG.TLAST_REMAP {tlast[0]}] [get_bd_cells axis_subset_converter_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_s2mm_dre {1} CONFIG.c_include_mm2s_dre {1}] [get_bd_cells axi_vdma_0]
endgroup
startgroup
set_property -dict [list CONFIG.kGenerateSerialClk {false}] [get_bd_cells rgb2dvi_0]
endgroup
connect_bd_net [get_bd_pins rgb2dvi_0/SerialClk] [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O]
connect_bd_net [get_bd_pins v_tc_1/clken] [get_bd_pins v_tc_1/s_axi_aclken]
connect_bd_net [get_bd_pins v_tc_1/clken] [get_bd_pins v_tc_1/gen_clken]
connect_bd_net [get_bd_pins v_tc_1/s_axi_aresetn] [get_bd_pins v_tc_1/resetn]
connect_bd_net [get_bd_pins v_tc_1/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_ce] [get_bd_pins v_tc_1/clken]
connect_bd_net [get_bd_pins v_tc_1/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pHSync] [get_bd_pins v_tc_0/hblank_in]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /v_tc_0/hblank_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVSync] [get_bd_pins v_tc_0/vsync_in]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /v_tc_0/vsync_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVSync] [get_bd_pins v_vid_in_axi4s_0/vid_vsync]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/v_tc_0/clk
/v_vid_in_axi4s_0/vid_io_in_clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk] [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_1/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/s00_axi/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_gpio_0/s_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/xbar/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/m00_couplers/auto_pc/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/s00_mmu/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/s01_mmu/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_vdma_0/axi_resetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_dynclk_0/s00_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /v_tc_1/s_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /v_tc_1/resetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7841.457 ; gain = 0.000 ; free physical = 18874 ; free virtual = 26939
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_1/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/s00_axi/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_gpio_0/s_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/xbar/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/m00_couplers/auto_pc/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/s00_mmu/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/s01_mmu/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_vdma_0/axi_resetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_dynclk_0/s00_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /v_tc_1/s_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /v_tc_1/resetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
disconnect_bd_net /proc_sys_reset_0_peripheral_reset [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_reset]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /dvi2rgb_0/aRst(undef)
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_1/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/s00_axi/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
INFO: [Common 17-365] Interrupt caught but 'validate_bd_design' cannot be canceled. Please wait for command to finish.
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_gpio_0/s_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/xbar/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/m00_couplers/auto_pc/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/s00_mmu/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/s01_mmu/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_vdma_0/axi_resetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_dynclk_0/s00_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /v_tc_1/s_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /v_tc_1/resetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
INFO: [Common 17-681] Processing pending cancel.
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_1/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/s00_axi/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_gpio_0/s_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/xbar/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/m00_couplers/auto_pc/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/s00_mmu/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_1/s01_mmu/aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_vdma_0/axi_resetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_dynclk_0/s00_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /v_tc_1/s_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /v_tc_1/resetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
disconnect_bd_net /proc_sys_reset_0_peripheral_reset1 [get_bd_pins proc_sys_reset_0/peripheral_reset]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_1/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/s00_axi/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/rgb2dvi_0/aRst
/axi_interconnect_1/ARESETN
/axi_interconnect_1/S00_ARESETN
/axi_interconnect_1/M00_ARESETN
/axi_interconnect_1/S01_ARESETN
/axi_vdma_0/axi_resetn
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vid_io_out_reset
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_vid_in_axi4s_0/vid_io_in_reset
/v_vid_in_axi4s_0/vid_active_video
/axis_subset_converter_0/aresetn
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/v_tc_1/resetn
/v_tc_1/s_axi_aresetn
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_active_video] [get_bd_pins dvi2rgb_0/vid_pVDE]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_active_video is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins v_tc_0/hsync_in] [get_bd_pins v_vid_in_axi4s_0/vid_hsync]
WARNING: [BD 41-1306] The connection to interface pin /v_tc_0/hsync_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_hsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
delete_bd_objs [get_bd_nets dvi2rgb_0_vid_pHSync]
disconnect_bd_net /dvi2rgb_0_vid_pVSync [get_bd_pins dvi2rgb_0/vid_pVSync]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pHSync] [get_bd_pins v_tc_0/hsync_in]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVSync] [get_bd_pins v_tc_0/vsync_in]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {2 625 458} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins v_vid_in_axi4s_0/aclken]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins v_vid_in_axi4s_0/axis_enable]
set_property location {0.5 340 716} [get_bd_cells dvi2rgb_0]
undo
INFO: [Common 17-17] undo 'set_property location {0.5 340 716} [get_bd_cells dvi2rgb_0]'
set_property location {2 1140 540} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 1140 550} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 1140 540} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 1140 550} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 1140 540} [get_bd_cells v_vid_in_axi4s_0]
set_property location {3 1460 520} [get_bd_cells axis_subset_converter_0]
set_property location {-27 631} [get_bd_intf_ports hdmi_in]
set_property location {290 635} [get_bd_intf_ports hdmi_in]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_1/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/s00_axi/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
INFO: [Common 17-365] Interrupt caught but 'validate_bd_design' cannot be canceled. Please wait for command to finish.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/rgb2dvi_0/aRst
/axi_interconnect_1/ARESETN
/axi_interconnect_1/S00_ARESETN
/axi_interconnect_1/M00_ARESETN
/axi_interconnect_1/S01_ARESETN
/axi_vdma_0/axi_resetn
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vid_io_out_reset
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_vid_in_axi4s_0/vid_io_in_reset
/axis_subset_converter_0/aresetn
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/v_tc_1/resetn
/v_tc_1/s_axi_aresetn
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

INFO: [Common 17-681] Processing pending cancel.
validate_bd_design -force
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_1/ctrl/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/s00_axi/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/rgb2dvi_0/aRst
/axi_interconnect_1/ARESETN
/axi_interconnect_1/S00_ARESETN
/axi_interconnect_1/M00_ARESETN
/axi_interconnect_1/S01_ARESETN
/axi_vdma_0/axi_resetn
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vid_io_out_reset
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_vid_in_axi4s_0/vid_io_in_reset
/axis_subset_converter_0/aresetn
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/v_tc_1/resetn
/v_tc_1/s_axi_aresetn
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
WARNING: [BD 41-597] NET <proc_sys_reset_0_peripheral_reset1> has no source
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
assign_bd_address [get_bd_addr_segs {axi_vdma_0/S_AXI_LITE/Reg }]
Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4300_0000 [ 64K ]>
assign_bd_address [get_bd_addr_segs {v_tc_0/ctrl/Reg }]
Slave segment </v_tc_0/ctrl/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
assign_bd_address [get_bd_addr_segs {v_tc_1/ctrl/Reg }]
Slave segment </v_tc_1/ctrl/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C1_0000 [ 64K ]>
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4120_0000 [ 64K ]>
assign_bd_address [get_bd_addr_segs {axi_dynclk_0/s00_axi/reg0 }]
Slave segment </axi_dynclk_0/s00_axi/reg0> is being mapped into address space </processing_system7_0/Data> at <0x43C2_0000 [ 64K ]>
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
WARNING: [BD 41-597] NET <proc_sys_reset_0_peripheral_reset1> has no source
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/rgb2dvi_0/aRst
/axi_interconnect_1/ARESETN
/axi_interconnect_1/S00_ARESETN
/axi_interconnect_1/M00_ARESETN
/axi_interconnect_1/S01_ARESETN
/axi_vdma_0/axi_resetn
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vid_io_out_reset
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_vid_in_axi4s_0/vid_io_in_reset
/axis_subset_converter_0/aresetn
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/v_tc_1/resetn
/v_tc_1/s_axi_aresetn
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

validate_bd_design -force
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/rgb2dvi_0/aRst
/axi_interconnect_1/ARESETN
/axi_interconnect_1/S00_ARESETN
/axi_interconnect_1/M00_ARESETN
/axi_interconnect_1/S01_ARESETN
/axi_vdma_0/axi_resetn
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vid_io_out_reset
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_vid_in_axi4s_0/vid_io_in_reset
/axis_subset_converter_0/aresetn
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/v_tc_1/resetn
/v_tc_1/s_axi_aresetn
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM }]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_vdma_0/Data_MM2S> at <0x0000_0000 [ 1G ]>
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_vdma_0/Data_S2MM> at <0x0000_0000 [ 1G ]>
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
WARNING: [BD 41-597] NET <proc_sys_reset_0_peripheral_reset1> has no source
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/rgb2dvi_0/aRst
/axi_interconnect_1/ARESETN
/axi_interconnect_1/S00_ARESETN
/axi_interconnect_1/M00_ARESETN
/axi_interconnect_1/S01_ARESETN
/axi_vdma_0/axi_resetn
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vid_io_out_reset
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_vid_in_axi4s_0/vid_io_in_reset
/axis_subset_converter_0/aresetn
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/v_tc_1/resetn
/v_tc_1/s_axi_aresetn
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

validate_bd_design -force
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/rgb2dvi_0/aRst
/axi_interconnect_1/ARESETN
/axi_interconnect_1/S00_ARESETN
/axi_interconnect_1/M00_ARESETN
/axi_interconnect_1/S01_ARESETN
/axi_vdma_0/axi_resetn
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vid_io_out_reset
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_vid_in_axi4s_0/vid_io_in_reset
/axis_subset_converter_0/aresetn
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/v_tc_1/resetn
/v_tc_1/s_axi_aresetn
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24}] [get_bd_cells axi_vdma_0]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
WARNING: [BD 41-597] NET <proc_sys_reset_0_peripheral_reset1> has no source
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/rgb2dvi_0/aRst
/axi_interconnect_1/ARESETN
/axi_interconnect_1/S00_ARESETN
/axi_interconnect_1/M00_ARESETN
/axi_interconnect_1/S01_ARESETN
/axi_vdma_0/axi_resetn
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vid_io_out_reset
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_vid_in_axi4s_0/vid_io_in_reset
/axis_subset_converter_0/aresetn
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/v_tc_1/resetn
/v_tc_1/s_axi_aresetn
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

disconnect_bd_net /proc_sys_reset_0_peripheral_reset1 [get_bd_pins axi_interconnect_1/S01_ARESETN]
disconnect_bd_net /proc_sys_reset_0_peripheral_reset1 [get_bd_pins axi_interconnect_1/M00_ARESETN]
disconnect_bd_net /proc_sys_reset_0_peripheral_reset1 [get_bd_pins axi_interconnect_1/S00_ARESETN]
disconnect_bd_net /proc_sys_reset_0_peripheral_reset1 [get_bd_pins axi_interconnect_1/ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/S01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
disconnect_bd_net /proc_sys_reset_0_peripheral_reset1 [get_bd_pins axi_vdma_0/axi_resetn]
disconnect_bd_net /proc_sys_reset_0_peripheral_reset1 [get_bd_pins v_tc_1/resetn]
disconnect_bd_net /proc_sys_reset_0_peripheral_reset1 [get_bd_pins v_tc_1/s_axi_aresetn]
connect_bd_net [get_bd_pins v_tc_1/resetn] [get_bd_pins v_tc_1/s_axi_aresetn]
connect_bd_net [get_bd_pins v_tc_1/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_tc_1/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]'
connect_bd_net [get_bd_pins v_tc_1/s_axi_aresetn] [get_bd_pins axi_vdma_0/axi_resetn]
connect_bd_net [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_subset_converter_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset1]
WARNING: [IP_Flow 19-3432] UI File /home/austin/Desktop/projects/zybo/zybo_img_proc/vhdl/digilent/vivado-library/ip/dvi2rgb/xgui/dvi2rgb_v2_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-2982] Element with id 'BUSIFPARAM_VALUE.ASYNCRST.POLARITY' cannot be configured
WARNING: [IP_Flow 19-2982] Element with id 'BUSIFPARAM_VALUE.ASYNCRST_N.POLARITY' cannot be configured
WARNING: [IP_Flow 19-2982] Element with id 'BUSIFPARAM_VALUE.ASYNCRST_N.POLARITY' cannot be configured
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-2982] Element with id 'BUSIFPARAM_VALUE.ASYNCRST.POLARITY' cannot be configured
WARNING: [IP_Flow 19-2982] Element with id 'BUSIFPARAM_VALUE.ASYNCRST.POLARITY' cannot be configured
WARNING: [IP_Flow 19-2982] Element with id 'BUSIFPARAM_VALUE.ASYNCRST.POLARITY' cannot be configured
WARNING: [IP_Flow 19-2982] Element with id 'BUSIFPARAM_VALUE.ASYNCRST.POLARITY' cannot be configured
WARNING: [IP_Flow 19-2982] Element with id 'BUSIFPARAM_VALUE.SYNCRST.POLARITY' cannot be configured
WARNING: [IP_Flow 19-2982] Element with id 'BUSIFPARAM_VALUE.ASYNCRST.POLARITY' cannot be configured
startgroup
set_property -dict [list CONFIG.SyncRst.POLARITY {ACTIVE_LOW} CONFIG.AsyncRst.POLARITY {ACTIVE_LOW}] [get_bd_cells dvi2rgb_0]
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter AsyncRst.POLARITY on /dvi2rgb_0. Parameter does not exist
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter SyncRst.POLARITY on /dvi2rgb_0. Parameter does not exist
endgroup
connect_bd_net [get_bd_pins dvi2rgb_0/aRst] [get_bd_pins axi_gpio_0/s_axi_aresetn]
connect_bd_net [get_bd_pins axi_dynclk_0/s00_axi_aresetn] [get_bd_pins dvi2rgb_0/aRst]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins rgb2dvi_0/aRst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_io_in_reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins v_tc_0/clken] [get_bd_pins v_tc_0/s_axi_aclken]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aclken] [get_bd_pins v_tc_0/det_clken]
connect_bd_net [get_bd_pins v_tc_0/det_clken] [get_bd_pins v_axi4s_vid_out_0/aclken]
connect_bd_net [get_bd_pins v_tc_0/resetn] [get_bd_pins v_tc_0/s_axi_aresetn]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {10 3952 343} [get_bd_cells xlconstant_1]
set_property location {8 3654 -28} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins v_axi4s_vid_out_0/fid]
set_property location {9 3923 351} [get_bd_cells xlconstant_1]
set_property location {8.5 3824 355} [get_bd_cells xlconstant_1]
undo
INFO: [Common 17-17] undo 'set_property location {8.5 3824 355} [get_bd_cells xlconstant_1]'
set_property location {8.5 3982 356} [get_bd_cells xlconstant_1]
undo
INFO: [Common 17-17] undo 'set_property location {8.5 3982 356} [get_bd_cells xlconstant_1]'
set_property location {9 4168 349} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
save_bd_design
WARNING: [BD 41-597] NET <Net4> has no source
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_tc_0/clken
/v_tc_0/s_axi_aclken
/v_tc_0/det_clken
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_tc_0/clken
/v_tc_0/s_axi_aclken
/v_tc_0/det_clken
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

regenerate_bd_layout
save_bd_design
WARNING: [BD 41-597] NET <Net4> has no source
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_tc_0/clken
/v_tc_0/s_axi_aclken
/v_tc_0/det_clken
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

WARNING: [BD 41-597] NET <Net4> has no source
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:Net4 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Net is NULL! Connection will be grounded!
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:Net4 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Net is NULL! Connection will be grounded!
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_tc_0/clken
/v_tc_0/s_axi_aclken
/v_tc_0/det_clken
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dvi2rgb_0/aRst
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_tc_0/clken
/v_tc_0/s_axi_aclken
/v_tc_0/det_clken
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken
/axi_gpio_0/s_axi_aresetn
/axi_dynclk_0/s00_axi_aresetn

connect_bd_net [get_bd_pins dvi2rgb_0/aRst] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /dvi2rgb_0/aRst(undef)
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_tc_0/clken
/v_tc_0/s_axi_aclken
/v_tc_0/det_clken
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken

validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_axi4s_vid_out_0/aclken
/v_axi4s_vid_out_0/vid_io_out_ce
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video
/v_tc_0/clken
/v_tc_0/s_axi_aclken
/v_tc_0/det_clken
/v_tc_1/clken
/v_tc_1/s_axi_aclken
/v_tc_1/gen_clken

connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins v_tc_0/clken]
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video

regenerate_bd_layout
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins v_tc_1/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
regenerate_bd_layout
reset_run synth_1
reset_run img_proc_rgb2dvi_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_5/img_proc_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_2/img_proc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_3/img_proc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_4/img_proc_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_6/img_proc_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Nov  3 22:06:44 2019] Launched img_proc_rgb2dvi_0_0_synth_1, img_proc_auto_pc_1_synth_1, img_proc_v_axi4s_vid_out_0_0_synth_1, img_proc_v_tc_0_1_synth_1, img_proc_axi_vdma_0_0_synth_1, img_proc_proc_sys_reset_0_0_synth_1, img_proc_auto_pc_5_synth_1, img_proc_v_vid_in_axi4s_0_0_synth_1, img_proc_axi_dynclk_0_0_synth_1, img_proc_auto_pc_2_synth_1, img_proc_axi_gpio_0_0_synth_1, img_proc_processing_system7_0_0_synth_1, img_proc_auto_pc_3_synth_1, img_proc_xbar_3_synth_1, img_proc_v_tc_0_0_synth_1, img_proc_axis_subset_converter_0_0_synth_1, img_proc_xbar_2_synth_1, img_proc_auto_pc_6_synth_1, img_proc_auto_pc_4_synth_1, img_proc_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
img_proc_rgb2dvi_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_rgb2dvi_0_0_synth_1/runme.log
img_proc_auto_pc_1_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_auto_pc_1_synth_1/runme.log
img_proc_v_axi4s_vid_out_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_v_axi4s_vid_out_0_0_synth_1/runme.log
img_proc_v_tc_0_1_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_v_tc_0_1_synth_1/runme.log
img_proc_axi_vdma_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_axi_vdma_0_0_synth_1/runme.log
img_proc_proc_sys_reset_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_proc_sys_reset_0_0_synth_1/runme.log
img_proc_auto_pc_5_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_auto_pc_5_synth_1/runme.log
img_proc_v_vid_in_axi4s_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_v_vid_in_axi4s_0_0_synth_1/runme.log
img_proc_axi_dynclk_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_axi_dynclk_0_0_synth_1/runme.log
img_proc_auto_pc_2_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_auto_pc_2_synth_1/runme.log
img_proc_axi_gpio_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_axi_gpio_0_0_synth_1/runme.log
img_proc_processing_system7_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_processing_system7_0_0_synth_1/runme.log
img_proc_auto_pc_3_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_auto_pc_3_synth_1/runme.log
img_proc_xbar_3_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_xbar_3_synth_1/runme.log
img_proc_v_tc_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_v_tc_0_0_synth_1/runme.log
img_proc_axis_subset_converter_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_axis_subset_converter_0_0_synth_1/runme.log
img_proc_xbar_2_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_xbar_2_synth_1/runme.log
img_proc_auto_pc_6_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_auto_pc_6_synth_1/runme.log
img_proc_auto_pc_4_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_auto_pc_4_synth_1/runme.log
img_proc_auto_pc_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_auto_pc_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 22:06:45 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 8890.602 ; gain = 157.328 ; free physical = 18006 ; free virtual = 26129
open_hw_manager
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 8890.602 ; gain = 0.000 ; free physical = 17617 ; free virtual = 25890
INFO: [Netlist 29-17] Analyzing 1117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9445.664 ; gain = 23.965 ; free physical = 17127 ; free virtual = 25400
Restored from archive | CPU: 1.250000 secs | Memory: 31.280350 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9445.664 ; gain = 23.965 ; free physical = 17127 ; free virtual = 25400
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9445.664 ; gain = 0.000 ; free physical = 17129 ; free virtual = 25403
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 217 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 6 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 9827.125 ; gain = 936.523 ; free physical = 16921 ; free virtual = 25197
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Oct 24 2019 at 19:23:45
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Oct 24 2019-18:51:27
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A825A0A
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx' at location 'uuid_4E20CF7629C05572B8E45E85B3E10F8F' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx' at location 'uuid_8D1219FA690355098FAF70DCD6DCAF93' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 22:16:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 22:16:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A825A0A
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 11007.043 ; gain = 0.000 ; free physical = 15670 ; free virtual = 23960
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins v_tc_1/clk]
connect_bd_net [get_bd_pins v_tc_1/clk] [get_bd_pins axi_dynclk_0/PXL_CLK_O]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
reset_run synth_1
reset_run img_proc_v_tc_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_5/img_proc_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_2/img_proc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_3/img_proc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_4/img_proc_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_6/img_proc_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_0, cache-ID = 258e5e11b5b36522; cache size = 45.384 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_1, cache-ID = 258e5e11b5b36522; cache size = 45.384 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_2, cache-ID = 258e5e11b5b36522; cache size = 45.384 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_3, cache-ID = 258e5e11b5b36522; cache size = 45.384 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_5, cache-ID = ecb55ae07bf6d67c; cache size = 45.384 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_4, cache-ID = 258e5e11b5b36522; cache size = 45.384 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_6, cache-ID = e769634efe206560; cache size = 45.384 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Nov  3 23:30:56 2019] Launched img_proc_v_tc_0_1_synth_1, synth_1...
Run output will be captured here:
img_proc_v_tc_0_1_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_v_tc_0_1_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Sun Nov  3 23:30:56 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11343.207 ; gain = 0.000 ; free physical = 15335 ; free virtual = 23637
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 11343.207 ; gain = 0.000 ; free physical = 15480 ; free virtual = 23912
INFO: [Netlist 29-17] Analyzing 1117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11343.207 ; gain = 0.000 ; free physical = 15288 ; free virtual = 23721
Restored from archive | CPU: 1.290000 secs | Memory: 31.132698 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11343.207 ; gain = 0.000 ; free physical = 15288 ; free virtual = 23721
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 11343.207 ; gain = 0.000 ; free physical = 15242 ; free virtual = 23674
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {8 2720 710} [get_bd_cells ila_0]
regenerate_bd_layout
set_property location {7 2624 738} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {1} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
set_property location {7 2568 610} [get_bd_cells ila_0]
set_property location {7 2444 514} [get_bd_cells ila_0]
copy_bd_objs /  [get_bd_cells {ila_0}]
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
set_property location {4 1178 1747} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE0_MU_CNT {3} CONFIG.ALL_PROBE_SAME_MU_CNT {3}] [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {3} CONFIG.C_PROBE0_MU_CNT {1} CONFIG.ALL_PROBE_SAME_MU_CNT {1}] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /ila_0/probe0(undef)
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /ila_0/probe1(undef)
connect_bd_net [get_bd_pins dvi2rgb_0/aPixelClkLckd] [get_bd_pins ila_0/probe2]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {44} CONFIG.C_ENABLE_ILA_AXI_MON {true} CONFIG.C_MONITOR_TYPE {AXI}] [get_bd_cells ila_1]
set_property location {4 1077 717} [get_bd_cells ila_1]
delete_bd_objs [get_bd_cells ila_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {7 2463 928} [get_bd_cells ila_1]
set_property location {7 2844 1753} [get_bd_cells ila_1]
set_property location {7 2795 523} [get_bd_cells ila_1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_SLOT_0_AXI_ID_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells ila_1]
set_property -dict [list CONFIG.C_NUM_OF_PROBES {4} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_1]
connect_bd_net [get_bd_pins ila_1/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ila_1/probe3] [get_bd_pins v_axi4s_vid_out_0/status]
connect_bd_net [get_bd_pins ila_1/probe0] [get_bd_pins v_axi4s_vid_out_0/locked]
connect_bd_net [get_bd_pins ila_1/probe1] [get_bd_pins v_axi4s_vid_out_0/overflow]
connect_bd_net [get_bd_pins ila_1/probe2] [get_bd_pins v_axi4s_vid_out_0/underflow]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE3_WIDTH {31}] [get_bd_cells ila_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE3_WIDTH {32}] [get_bd_cells ila_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {5}] [get_bd_cells ila_1]
endgroup
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_status]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE4_WIDTH {32} CONFIG.C_PROBE3_WIDTH {11}] [get_bd_cells ila_1]
endgroup
connect_bd_net [get_bd_pins ila_1/probe3] [get_bd_pins v_axi4s_vid_out_0/fifo_read_level]
connect_bd_net [get_bd_pins ila_1/probe4] [get_bd_pins v_axi4s_vid_out_0/status]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_2
INFO: [xilinx.com:ip:ila:6.2-6] /ila_2: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
create_bd_cell: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:09 . Memory (MB): peak = 11556.918 ; gain = 0.000 ; free physical = 15120 ; free virtual = 23460
endgroup
set_property location {8 2898 105} [get_bd_cells ila_2]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {2} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_2]
connect_bd_net [get_bd_pins ila_2/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ila_2/probe1] [get_bd_pins axi_dynclk_0/LOCKED_O]
connect_bd_net [get_bd_pins ila_2/probe0] [get_bd_pins axi_dynclk_0/PXL_CLK_O]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/PXL_CLK_O(clk) and /ila_2/probe0(undef)
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {3}] [get_bd_cells ila_2]
endgroup
delete_bd_objs [get_bd_nets axi_dynclk_0_LOCKED_O]
connect_bd_net [get_bd_pins ila_2/probe2] [get_bd_pins axi_dynclk_0/LOCKED_O]
connect_bd_net [get_bd_pins ila_2/probe1] [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/PXL_CLK_5X_O(clk) and /ila_2/probe1(undef)
regenerate_bd_layout
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
create_bd_cell -type hier hier_0
/hier_0
move_bd_cells [get_bd_cells hier_0] [get_bd_cells xlconstant_0]
undo
INFO: [Common 17-17] undo 'move_bd_cells [get_bd_cells hier_0] [get_bd_cells xlconstant_0]'
set_property location {3 789 480} [get_bd_cells hier_0]
delete_bd_objs [get_bd_cells hier_0]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_ila_0_0/img_proc_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_ila_1_0/img_proc_ila_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_ila_2_0/img_proc_ila_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_5/img_proc_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_2/img_proc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_3/img_proc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_4/img_proc_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_6/img_proc_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_0, cache-ID = 258e5e11b5b36522; cache size = 49.787 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_1, cache-ID = 258e5e11b5b36522; cache size = 49.787 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_2, cache-ID = 258e5e11b5b36522; cache size = 49.787 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_3, cache-ID = 258e5e11b5b36522; cache size = 49.787 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_4, cache-ID = 258e5e11b5b36522; cache size = 49.787 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_6, cache-ID = e769634efe206560; cache size = 49.787 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_5, cache-ID = ecb55ae07bf6d67c; cache size = 49.787 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Nov  4 00:01:26 2019] Launched img_proc_ila_1_0_synth_1, img_proc_ila_2_0_synth_1, img_proc_ila_0_0_synth_1, synth_1...
Run output will be captured here:
img_proc_ila_1_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_ila_1_0_synth_1/runme.log
img_proc_ila_2_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_ila_2_0_synth_1/runme.log
img_proc_ila_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_ila_0_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Mon Nov  4 00:01:27 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 11788.863 ; gain = 0.000 ; free physical = 14744 ; free virtual = 23314
regenerate_bd_layout
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.31 . Memory (MB): peak = 11788.863 ; gain = 0.000 ; free physical = 14723 ; free virtual = 23492
INFO: [Netlist 29-17] Analyzing 1339 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 11788.863 ; gain = 0.000 ; free physical = 14479 ; free virtual = 23264
Restored from archive | CPU: 1.580000 secs | Memory: 39.083313 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 11788.863 ; gain = 0.000 ; free physical = 14479 ; free virtual = 23264
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11788.863 ; gain = 0.000 ; free physical = 14476 ; free virtual = 23264
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 361 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 336 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 6 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 11788.863 ; gain = 0.000 ; free physical = 14397 ; free virtual = 23195
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
close_bd_design [get_bd_designs img_proc]
close_design
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_2
INFO: [xilinx.com:ip:ila:6.2-6] /ila_2: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /ila_0/probe1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/PXL_CLK_O(clk) and /ila_2/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/PXL_CLK_5X_O(clk) and /ila_2/probe1(undef)
Successfully read diagram <img_proc> from BD file </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd>
delete_bd_objs [get_bd_nets axi_dynclk_0_PXL_CLK_5X_O]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets axi_dynclk_0_PXL_CLK_5X_O]'
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/PXL_CLK_5X_O(clk) and /ila_2/probe1(undef)
delete_bd_objs [get_bd_nets axi_dynclk_0_PXL_CLK_5X_O]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {2}] [get_bd_cells ila_2]
WARNING: [BD 41-1684] Pin /ila_2/probe2 is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets axi_dynclk_0_LOCKED_O]
endgroup
connect_bd_net [get_bd_pins ila_2/probe1] [get_bd_pins axi_dynclk_0/LOCKED_O]
startgroup
set_property -dict [list CONFIG.kGenerateSerialClk {true}] [get_bd_cells rgb2dvi_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
regenerate_bd_layout
reset_run synth_1
reset_run img_proc_rgb2dvi_0_0_synth_1
reset_run img_proc_ila_2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_ila_2_0/img_proc_ila_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_5/img_proc_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_2/img_proc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_3/img_proc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_4/img_proc_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_6/img_proc_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_0, cache-ID = 258e5e11b5b36522; cache size = 63.335 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_1, cache-ID = 258e5e11b5b36522; cache size = 63.335 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_2, cache-ID = 258e5e11b5b36522; cache size = 63.335 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_5, cache-ID = ecb55ae07bf6d67c; cache size = 63.335 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_3, cache-ID = 258e5e11b5b36522; cache size = 63.335 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_4, cache-ID = 258e5e11b5b36522; cache size = 63.335 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_6, cache-ID = e769634efe206560; cache size = 63.335 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_rgb2dvi_0_0, cache-ID = a649203568f3f572; cache size = 63.335 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Nov  4 00:15:47 2019] Launched img_proc_ila_2_0_synth_1, synth_1...
Run output will be captured here:
img_proc_ila_2_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_ila_2_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Mon Nov  4 00:15:47 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 11971.113 ; gain = 0.000 ; free physical = 13869 ; free virtual = 23059
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_underflow] [get_bd_nets v_axi4s_vid_out_0_status] [get_bd_nets v_axi4s_vid_out_0_locked] [get_bd_nets v_axi4s_vid_out_0_overflow] [get_bd_nets v_axi4s_vid_out_0_fifo_read_level] [get_bd_cells ila_1]
delete_bd_objs [get_bd_nets dvi2rgb_0_aPixelClkLckd] [get_bd_cells ila_0]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
regenerate_bd_layout
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
regenerate_bd_layout
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_5/img_proc_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_2/img_proc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_3/img_proc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_4/img_proc_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_6/img_proc_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_0, cache-ID = 258e5e11b5b36522; cache size = 68.741 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_6, cache-ID = e769634efe206560; cache size = 68.741 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_2, cache-ID = 258e5e11b5b36522; cache size = 68.741 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_1, cache-ID = 258e5e11b5b36522; cache size = 68.741 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_3, cache-ID = 258e5e11b5b36522; cache size = 68.741 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_4, cache-ID = 258e5e11b5b36522; cache size = 68.741 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_5, cache-ID = ecb55ae07bf6d67c; cache size = 68.741 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Nov  4 00:23:48 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Mon Nov  4 00:23:48 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11985.340 ; gain = 0.000 ; free physical = 13562 ; free virtual = 22740
delete_bd_objs [get_bd_nets axi_dynclk_0_LOCKED_O] [get_bd_cells ila_2]
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11985.340 ; gain = 0.000 ; free physical = 13805 ; free virtual = 22998
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_5/img_proc_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_2/img_proc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_3/img_proc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_4/img_proc_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_6/img_proc_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_0, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_1, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_2, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_3, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_6, cache-ID = e769634efe206560; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_4, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_5, cache-ID = ecb55ae07bf6d67c; cache size = 70.775 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Nov  4 00:33:03 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Mon Nov  4 00:33:03 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11993.344 ; gain = 0.000 ; free physical = 13860 ; free virtual = 23012
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
delete_bd_objs [get_bd_cells ila_0]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.kGenerateSerialClk {false}] [get_bd_cells rgb2dvi_0]
endgroup
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O] [get_bd_pins rgb2dvi_0/SerialClk]
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12006.352 ; gain = 0.000 ; free physical = 13338 ; free virtual = 22506
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_5/img_proc_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_2/img_proc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_3/img_proc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_4/img_proc_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_6/img_proc_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_0, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_1, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_2, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_3, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_rgb2dvi_0_0, cache-ID = 3db471292ddfee92; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_5, cache-ID = ecb55ae07bf6d67c; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_6, cache-ID = e769634efe206560; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_4, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Nov  4 00:41:44 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Mon Nov  4 00:41:44 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12078.387 ; gain = 0.000 ; free physical = 13443 ; free virtual = 22572
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {8 2581 672} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {2} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins axi_dynclk_0/PXL_CLK_O]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/PXL_CLK_O(clk) and /ila_0/probe0(undef)
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/PXL_CLK_5X_O(clk) and /ila_0/probe1(undef)
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12089.391 ; gain = 0.000 ; free physical = 13377 ; free virtual = 22576
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_5/img_proc_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_2/img_proc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_3/img_proc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_4/img_proc_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_6/img_proc_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_ila_0_0/img_proc_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_0, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_1, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_4, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_2, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_5, cache-ID = ecb55ae07bf6d67c; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_3, cache-ID = 258e5e11b5b36522; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_6, cache-ID = e769634efe206560; cache size = 70.775 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_ila_0_0, cache-ID = 7c2990c0849cea1c; cache size = 70.776 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Nov  4 00:50:02 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Mon Nov  4 00:50:02 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 12105.398 ; gain = 0.000 ; free physical = 13418 ; free virtual = 22578
disconnect_bd_net /axi_dynclk_0_PXL_CLK_5X_O [get_bd_pins ila_0/probe1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {1}] [get_bd_cells ila_0]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12121.406 ; gain = 0.000 ; free physical = 13324 ; free virtual = 22547
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_ila_0_0/img_proc_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_5/img_proc_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_2/img_proc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_3/img_proc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_4/img_proc_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_6/img_proc_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_0, cache-ID = 258e5e11b5b36522; cache size = 70.776 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_1, cache-ID = 258e5e11b5b36522; cache size = 70.776 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_2, cache-ID = 258e5e11b5b36522; cache size = 70.776 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_3, cache-ID = 258e5e11b5b36522; cache size = 70.776 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_4, cache-ID = 258e5e11b5b36522; cache size = 70.776 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_5, cache-ID = ecb55ae07bf6d67c; cache size = 70.776 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_6, cache-ID = e769634efe206560; cache size = 70.776 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Nov  4 00:57:37 2019] Launched img_proc_ila_0_0_synth_1, synth_1...
Run output will be captured here:
img_proc_ila_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_ila_0_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Mon Nov  4 00:57:37 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 12137.414 ; gain = 0.000 ; free physical = 13390 ; free virtual = 22547
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A825A0A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx' at location 'uuid_4E20CF7629C05572B8E45E85B3E10F8F' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx' at location 'uuid_8D1219FA690355098FAF70DCD6DCAF93' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_i/ila_0' at location 'uuid_ED60A6FB07195973A94B705E5C3221DF' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
regenerate_bd_layout
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:06:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-04 01:06:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:06:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-04 01:06:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes img_proc_i/Net1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:06:56
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_3' trigger was stopped by user at 2019-Nov-04 01:07:47
WARNING: [Labtools 27-157] hw_ila [hw_ila_3] stopped. No data to upload.
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {2}] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /ila_0/probe1(undef)
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins ila_0/probe1]
regenerate_bd_layout
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /ila_0/probe1(undef)
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
WARNING: [BD 41-1284] Cannot set parameter FREQ_HZ on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter PHASE on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter CLK_DOMAIN on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter FREQ_HZ on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter PHASE on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter CLK_DOMAIN on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter FREQ_HZ on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter PHASE on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter CLK_DOMAIN on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter FREQ_HZ on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter PHASE on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter CLK_DOMAIN on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter FREQ_HZ on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter PHASE on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter CLK_DOMAIN on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter FREQ_HZ on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter PHASE on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter CLK_DOMAIN on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter FREQ_HZ on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter PHASE on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter CLK_DOMAIN on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter FREQ_HZ on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter PHASE on port /proc_sys_reset_0/peripheral_aresetn
WARNING: [BD 41-1284] Cannot set parameter CLK_DOMAIN on port /proc_sys_reset_0/peripheral_aresetn
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_1/resetn (associated clock /v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12185.438 ; gain = 0.000 ; free physical = 13506 ; free virtual = 22742
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A825A0A
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
reset_run synth_1
reset_run img_proc_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_ila_0_0/img_proc_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_5/img_proc_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_2/img_proc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_3/img_proc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_4/img_proc_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_6/img_proc_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_0, cache-ID = 258e5e11b5b36522; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_1, cache-ID = 258e5e11b5b36522; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_2, cache-ID = 258e5e11b5b36522; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_3, cache-ID = 258e5e11b5b36522; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_4, cache-ID = 258e5e11b5b36522; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_5, cache-ID = ecb55ae07bf6d67c; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_6, cache-ID = e769634efe206560; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_ila_0_0, cache-ID = 7c2990c0849cea1c; cache size = 76.067 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Nov  4 01:10:40 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Mon Nov  4 01:10:40 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 12185.438 ; gain = 0.000 ; free physical = 13579 ; free virtual = 22747
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A825A0A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx' at location 'uuid_4E20CF7629C05572B8E45E85B3E10F8F' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx' at location 'uuid_8D1219FA690355098FAF70DCD6DCAF93' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_i/ila_0' at location 'uuid_ED60A6FB07195973A94B705E5C3221DF' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes img_proc_i/Net1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:16:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-04 01:16:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:16:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-04 01:16:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
regenerate_bd_layout
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:17:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-04 01:17:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:17:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-04 01:17:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:17:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-04 01:17:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:17:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-04 01:17:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:17:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-04 01:17:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:17:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-04 01:17:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-04 01:18:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-04 01:18:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
regenerate_bd_layout
create_bd_cell -type hier hdmi_input
/hdmi_input
set_property location {2 488 474} [get_bd_cells hdmi_input]
move_bd_cells [get_bd_cells hdmi_input] [get_bd_cells dvi2rgb_0]
WARNING: [BD 41-1306] The connection to interface pin /hdmi_input/dvi2rgb_0/vid_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /hdmi_input/dvi2rgb_0/vid_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /hdmi_input/dvi2rgb_0/vid_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /hdmi_input/dvi2rgb_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
set_property location {2 667 322} [get_bd_cells v_vid_in_axi4s_0]
move_bd_cells [get_bd_cells hdmi_input] [get_bd_cells v_vid_in_axi4s_0]
WARNING: [BD 41-1306] The connection to interface pin /hdmi_input/v_vid_in_axi4s_0/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /hdmi_input/v_vid_in_axi4s_0/vid_hsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /hdmi_input/v_vid_in_axi4s_0/vid_active_video is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /hdmi_input/dvi2rgb_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
WARNING: [BD 41-1306] The connection to interface pin /hdmi_input/v_vid_in_axi4s_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1731] Type mismatch between connected pins: /hdmi_input/aclken(ce) and /hdmi_input/v_vid_in_axi4s_0/axis_enable(undef)
move_bd_cells [get_bd_cells hdmi_input] [get_bd_cells axis_subset_converter_0]
create_bd_cell -type hier hdmi_output
/hdmi_output
set_property location {6 2272 255} [get_bd_cells hdmi_output]
set_property name hdmi_decode [get_bd_cells hdmi_input]
set_property name hdmi_encode [get_bd_cells hdmi_output]
set_property location {6 2282 337} [get_bd_cells hdmi_encode]
move_bd_cells [get_bd_cells hdmi_encode] [get_bd_cells rgb2dvi_0]
move_bd_cells [get_bd_cells hdmi_encode] [get_bd_cells v_axi4s_vid_out_0]
move_bd_cells [get_bd_cells hdmi_encode] [get_bd_cells xlconstant_1]
regenerate_bd_layout
create_bd_cell -type hier vdma
/vdma
set_property location {3 1176 468} [get_bd_cells vdma]
move_bd_cells [get_bd_cells vdma] [get_bd_cells axi_vdma_0]
move_bd_cells [get_bd_cells vdma] [get_bd_cells axi_interconnect_0]
move_bd_cells [get_bd_cells vdma] [get_bd_cells axi_interconnect_1]
move_bd_cells [get_bd_cells vdma] [get_bd_cells v_tc_0]
WARNING: [BD 41-1306] The connection to interface pin /vdma/v_tc_0/hsync_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
WARNING: [BD 41-1731] Type mismatch between connected pins: /vdma/s_axi_aclken(ce) and /vdma/v_tc_0/det_clken(undef)
WARNING: [BD 41-1306] The connection to interface pin /vdma/v_tc_0/vsync_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
WARNING: [BD 41-1306] The connection to interface pin /vdma/v_tc_0/active_video_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
move_bd_cells [get_bd_cells vdma] [get_bd_cells v_tc_1]
WARNING: [BD 41-1731] Type mismatch between connected pins: /vdma/s_axi_aclken(ce) and /vdma/v_tc_1/gen_clken(undef)
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_cells ila_0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -hierarchy [get_bd_cells vdma]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_b25baf14.ui> 
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
CRITICAL WARNING: [BD 41-1343] Reset pin /hdmi_encode/rgb2dvi_0/aRst (associated clock /hdmi_encode/rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /vdma/v_tc_0/resetn (associated clock /vdma/v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /hdmi_decode/dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /vdma/v_tc_1/resetn (associated clock /vdma/v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
WARNING: [BD 41-927] Following properties on pin /hdmi_decode/dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=200000000 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_b25baf14.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'vdma_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'vdma_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'vdma_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'vdma_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'vdma_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'vdma_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_b25baf14.ui> 
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12235.461 ; gain = 0.000 ; free physical = 11847 ; free virtual = 21161
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_b25baf14.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'vdma_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'vdma_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'vdma_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'vdma_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'vdma_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'vdma_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_b25baf14.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_decode/dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_encode/rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_encode/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_decode/v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_decode/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_encode/xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_5/img_proc_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_2/img_proc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_3/img_proc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_4/img_proc_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_6/img_proc_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_0, cache-ID = 258e5e11b5b36522; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_2, cache-ID = 258e5e11b5b36522; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_1, cache-ID = 258e5e11b5b36522; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_6, cache-ID = e769634efe206560; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_4, cache-ID = 258e5e11b5b36522; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_3, cache-ID = 258e5e11b5b36522; cache size = 76.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP img_proc_auto_pc_5, cache-ID = ecb55ae07bf6d67c; cache size = 76.067 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Nov  4 01:34:29 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Mon Nov  4 01:34:29 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12267.477 ; gain = 0.000 ; free physical = 13232 ; free virtual = 22479
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A825A0A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A825A0A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx' at location 'uuid_3584501313B552D884E8F1A00BEF4264' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx' at location 'uuid_8C41BE41242C5045850C34DD6BA7455E' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/pLockLostRst was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/dbg_pEyeSize[0] was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/dbg_pEyeSize[1] was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/dbg_pEyeSize[2] was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/dbg_pAlignErr was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/dbg_pBitslip was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/pVld was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/pRdy was not found in the design.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/dbg_rDlyRst was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/dbg_rRdyRst was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/dbg_rMMCM_Reset was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/dbg_rBUFR_Rst was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/dbg_rMMCM_Locked was not found in the design.
WARNING: Simulation object img_proc_i/dvi2rgb_0/U0/dbg_Clocking_aLocked was not found in the design.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {img_proc_i/hdmi_decode/dvi2rgb_0/U0/dbg_pAlignErr} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/dbg_pBitslip} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/dbg_pEyeSize[0]} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/dbg_pEyeSize[1]} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/dbg_pEyeSize[2]} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/pLockLostRst} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/pRdy} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/pVld} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {img_proc_i/hdmi_decode/dvi2rgb_0/U0/dbg_Clocking_aLocked} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/dbg_rBUFR_Rst} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/dbg_rDlyRst} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/dbg_rMMCM_Locked} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/dbg_rMMCM_Reset} {img_proc_i/hdmi_decode/dvi2rgb_0/U0/dbg_rRdyRst} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-04 01:41:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-04 01:41:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
regenerate_bd_layout
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A825A0A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 01:44:05 2019...
