

================================================================
== Vitis HLS Report for 'resetError'
================================================================
* Date:           Fri Oct 14 18:01:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  7.173 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  36.000 ns|  36.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%errorInTask1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %errorInTask1"   --->   Operation 4 'read' 'errorInTask1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%errorInTask1_cast = zext i4 %errorInTask1_read"   --->   Operation 5 'zext' 'errorInTask1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%errorInTask_addr = getelementptr i8 %errorInTask, i64 0, i64 %errorInTask1_cast" [detector_solid/abs_solid_detector.cpp:568]   --->   Operation 6 'getelementptr' 'errorInTask_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (2.32ns)   --->   "%errorInTask_load = load i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:568]   --->   Operation 7 'load' 'errorInTask_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 7.17>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%executionId_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %executionId"   --->   Operation 8 'read' 'executionId_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%failedTaskExecutionId_V_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %failedTaskExecutionId_V_read"   --->   Operation 9 'read' 'failedTaskExecutionId_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_6, i32 0, i32 0, void @empty_2, i32 1, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (2.32ns)   --->   "%errorInTask_load = load i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:568]   --->   Operation 12 'load' 'errorInTask_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln568 = icmp_eq  i8 %errorInTask_load, i8 0" [detector_solid/abs_solid_detector.cpp:568]   --->   Operation 13 'icmp' 'icmp_ln568' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln1069 = icmp_eq  i8 %failedTaskExecutionId_V_read_1, i8 %executionId_read"   --->   Operation 14 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.97ns)   --->   "%or_ln568 = or i1 %icmp_ln568, i1 %icmp_ln1069" [detector_solid/abs_solid_detector.cpp:568]   --->   Operation 15 'or' 'or_ln568' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln568 = br i1 %or_ln568, void %if.then, void %if.end" [detector_solid/abs_solid_detector.cpp:568]   --->   Operation 16 'br' 'br_ln568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%store_ln569 = store i8 0, i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:569]   --->   Operation 17 'store' 'store_ln569' <Predicate = (!or_ln568)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 18 [1/2] (2.32ns)   --->   "%store_ln569 = store i8 0, i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:569]   --->   Operation 18 'store' 'store_ln569' <Predicate = (!or_ln568)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln570 = br void %if.end" [detector_solid/abs_solid_detector.cpp:570]   --->   Operation 19 'br' 'br_ln570' <Predicate = (!or_ln568)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln571 = ret" [detector_solid/abs_solid_detector.cpp:571]   --->   Operation 20 'ret' 'ret_ln571' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	wire read operation ('errorInTask1_read') on port 'errorInTask1' [7]  (0 ns)
	'getelementptr' operation ('errorInTask_addr', detector_solid/abs_solid_detector.cpp:568) [11]  (0 ns)
	'load' operation ('errorInTask_load', detector_solid/abs_solid_detector.cpp:568) on array 'errorInTask' [12]  (2.32 ns)

 <State 2>: 7.17ns
The critical path consists of the following:
	'load' operation ('errorInTask_load', detector_solid/abs_solid_detector.cpp:568) on array 'errorInTask' [12]  (2.32 ns)
	'icmp' operation ('icmp_ln568', detector_solid/abs_solid_detector.cpp:568) [13]  (1.55 ns)
	'or' operation ('or_ln568', detector_solid/abs_solid_detector.cpp:568) [15]  (0.978 ns)
	blocking operation 2.32 ns on control path)

 <State 3>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln569', detector_solid/abs_solid_detector.cpp:569) of constant 0 on array 'errorInTask' [18]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
