{"vcs1":{"timestamp_begin":1728153761.658352165, "rt":3.90, "ut":2.14, "st":0.52}}
{"vcselab":{"timestamp_begin":1728153765.647535223, "rt":0.87, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1728153766.605352310, "rt":0.97, "ut":0.13, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728153760.826136510}
{"VCS_COMP_START_TIME": 1728153760.826136510}
{"VCS_COMP_END_TIME": 1728153767.720976105}
{"VCS_USER_OPTIONS": "-o sim +v2k +vc -sverilog -timescale=1ns/1ps +vcs+lic+wait +multisource_int_delays +neg_tchk +incdir+ +plusarg_save +overlap +warn=noSDFCOM_UHICD,noSDFCOM_IWSBA,noSDFCOM_IANE,noSDFCOM_PONF -full64 -cc gcc +libext+.v+.vlib+.vh +define+SIM=1 /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/verilog/ibm13_neg.v edge_detector.sv edge_detector_tb.sv"}
{"vcs1": {"peak_mem": 2103315}}
{"stitch_vcselab": {"peak_mem": 2103425}}
