// Seed: 339564129
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_4 = 1 & id_3 & id_6;
  assign id_2[1] = id_2;
endmodule
module module_1 (
    output logic id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input logic id_9,
    output id_10,
    input id_11,
    input id_12,
    input id_13,
    output logic id_14,
    input id_15,
    output logic id_16,
    input id_17,
    output logic id_18
);
  assign id_2  = id_17;
  assign id_10 = 1;
  initial begin
    id_14 = id_3;
    if ("") begin
      id_2 = id_8;
    end
  end
endmodule
