{
  "design": {
    "design_info": {
      "boundary_crc": "0xC6A4014437F11DF",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../VeSPA.gen/sources_1/bd/memory_1",
      "name": "memory_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "blk_mem_gen_2": "",
      "blk_mem_gen_3": ""
    },
    "ports": {
      "clka_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "memory_1_clka_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "addra_0": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "douta_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "douta_1": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "douta_2": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "douta_3": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "memory_1_blk_mem_gen_0_2",
        "xci_path": "ip/memory_1_blk_mem_gen_0_2/memory_1_blk_mem_gen_0_2.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "file_dout_0.coe"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "memory_1_blk_mem_gen_0_3",
        "xci_path": "ip/memory_1_blk_mem_gen_0_3/memory_1_blk_mem_gen_0_3.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Coe_File": {
            "value": "file_dout_1.coe"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "memory_1_blk_mem_gen_0_4",
        "xci_path": "ip/memory_1_blk_mem_gen_0_4/memory_1_blk_mem_gen_0_4.xci",
        "inst_hier_path": "blk_mem_gen_2",
        "parameters": {
          "Coe_File": {
            "value": "file_dout_2.coe"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "memory_1_blk_mem_gen_0_5",
        "xci_path": "ip/memory_1_blk_mem_gen_0_5/memory_1_blk_mem_gen_0_5.xci",
        "inst_hier_path": "blk_mem_gen_3",
        "parameters": {
          "Coe_File": {
            "value": "file_dout_3.coe"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "addra_0_1": {
        "ports": [
          "addra_0",
          "blk_mem_gen_0/addra",
          "blk_mem_gen_1/addra",
          "blk_mem_gen_2/addra",
          "blk_mem_gen_3/addra"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "douta_0"
        ]
      },
      "blk_mem_gen_1_douta": {
        "ports": [
          "blk_mem_gen_1/douta",
          "douta_1"
        ]
      },
      "blk_mem_gen_2_douta": {
        "ports": [
          "blk_mem_gen_2/douta",
          "douta_2"
        ]
      },
      "blk_mem_gen_3_douta": {
        "ports": [
          "blk_mem_gen_3/douta",
          "douta_3"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clka_0",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_3/clka",
          "blk_mem_gen_2/clka",
          "blk_mem_gen_1/clka"
        ]
      }
    }
  }
}