6_gram_verilog_file_13.v: 6_gram_verilog_file_13.v:2:125-129: syntax error at token "logic"
6_gram_verilog_file_13.v:2:301-306: syntax error at token "assign"
6_gram_verilog_file_13.v:2:328-333: syntax error at token "assign"
6_gram_verilog_file_13.v:2:360-365: syntax error at token "assign"
6_gram_verilog_file_13.v:2:384-389: syntax error at token "assign"
6_gram_verilog_file_13.v:2:426-431: syntax error at token "assign"
6_gram_verilog_file_13.v:2:449-454: syntax error at token "always"
6_gram_verilog_file_13.v:2:515-517: syntax error at token "end"
6_gram_verilog_file_13.v:2:600-602: syntax error at token "end"
6_gram_verilog_file_13.v:2:850-855: syntax error at token "assign"
6_gram_verilog_file_13.v:2:883-891: syntax error at token "endmodule"

6_gram_verilog_file_32.v: 6_gram_verilog_file_32.v:2:325-329: syntax error at token "logic"
6_gram_verilog_file_32.v:2:890-895: syntax error at token "assign"
6_gram_verilog_file_32.v:2:918-926: syntax error at token "endmodule"

6_gram_verilog_file_41.v: 6_gram_verilog_file_41.v:2:63-67: syntax error at token "logic"
6_gram_verilog_file_41.v:2:616-621: syntax error at token "always"
6_gram_verilog_file_41.v:2:692-693: syntax error at token "<="
6_gram_verilog_file_41.v:2:702-704: syntax error at token "end"
6_gram_verilog_file_41.v:2:724-729: syntax error at token "assign"
6_gram_verilog_file_41.v:2:789-794: syntax error at token "assign"
6_gram_verilog_file_41.v:2:817-825: syntax error at token "endmodule"

6_gram_verilog_file_52.v: 6_gram_verilog_file_52.v:2:59-63: syntax error at token "logic"
6_gram_verilog_file_52.v:2:135-140: syntax error at token "assign"
6_gram_verilog_file_52.v:2:199: syntax error at token "("
6_gram_verilog_file_52.v:2:245-253: syntax error at token "endmodule"

6_gram_verilog_file_56.v: 6_gram_verilog_file_56.v:2:57-61: syntax error at token "logic"
6_gram_verilog_file_56.v:2:115-120: syntax error at token "assign"
6_gram_verilog_file_56.v:2:165-173: syntax error at token "endmodule"

6_gram_verilog_file_65.v: 6_gram_verilog_file_65.v:2:138-142: syntax error at token "logic"
6_gram_verilog_file_65.v:2:519-524: syntax error at token "always"
6_gram_verilog_file_65.v:2:583-585: syntax error at token "end"

6_gram_verilog_file_113.v: 6_gram_verilog_file_113.v:2:80-84: syntax error at token "logic"
6_gram_verilog_file_113.v:2:123-128: syntax error at token "assign"
6_gram_verilog_file_113.v:2:149-154: syntax error at token "assign"
6_gram_verilog_file_113.v:2:193-201: syntax error at token "endmodule"

6_gram_verilog_file_144.v: 6_gram_verilog_file_144.v:2:73-77: syntax error at token "logic"
6_gram_verilog_file_144.v:2:149-154: syntax error at token "assign"
6_gram_verilog_file_144.v:2:175-183: syntax error at token "endmodule"

6_gram_verilog_file_151.v: 6_gram_verilog_file_151.v:2:147-151: syntax error at token "logic"
6_gram_verilog_file_151.v:2:182-187: syntax error at token "assign"
6_gram_verilog_file_151.v:2:217-225: syntax error at token "endmodule"

6_gram_verilog_file_162.v: 6_gram_verilog_file_162.v:2:158-162: syntax error at token "logic"
6_gram_verilog_file_162.v:2:191-196: syntax error at token "always"
6_gram_verilog_file_162.v:2:253-255: syntax error at token "end"
6_gram_verilog_file_162.v:2:328-336: syntax error at token "endmodule"

6_gram_verilog_file_188.v: 6_gram_verilog_file_188.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_188.v:2:438-443: syntax error at token "assign"
6_gram_verilog_file_188.v:2:465-470: syntax error at token "assign"
6_gram_verilog_file_188.v:2:493-501: syntax error at token "endmodule"

6_gram_verilog_file_191.v: 6_gram_verilog_file_191.v:2:117-123: syntax error at token "supply1"
6_gram_verilog_file_191.v:2:300-305: syntax error at token "always"
6_gram_verilog_file_191.v:2:396-398: syntax error at token "end"
6_gram_verilog_file_191.v:2:447-455: syntax error at token "endmodule"

6_gram_verilog_file_212.v: 6_gram_verilog_file_212.v:2:96-100: syntax error at token "logic"
6_gram_verilog_file_212.v:2:192-197: syntax error at token "assign"
6_gram_verilog_file_212.v:2:218-223: syntax error at token "always"
6_gram_verilog_file_212.v:2:290-292: syntax error at token "end"
6_gram_verilog_file_212.v:2:353-354: syntax error at token "<="
6_gram_verilog_file_212.v:2:386-388: syntax error at token "end"
6_gram_verilog_file_212.v:2:426-433: syntax error at token "generate"
6_gram_verilog_file_212.v:2:520-530: syntax error at token "endgenerate"
6_gram_verilog_file_212.v:2:559-567: syntax error at token "endmodule"

6_gram_verilog_file_213.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:41-45:; problematic formatter output is
// Seed: 2954760658
`define pp_0 0
`define pp_1 0
`default_nettype `pp_0 `default_nettype `pp_0
`define pp_2 0
<<EOF>>
6_gram_verilog_file_223.v: 6_gram_verilog_file_223.v:2:75-79: syntax error at token "logic"
6_gram_verilog_file_223.v:2:172-177: syntax error at token "always"
6_gram_verilog_file_223.v:2:228-230: syntax error at token "end"

6_gram_verilog_file_241.v: 6_gram_verilog_file_241.v:2:158-162: syntax error at token "logic"
6_gram_verilog_file_241.v:2:217-222: syntax error at token "assign"
6_gram_verilog_file_241.v:2:302-307: syntax error at token "assign"
6_gram_verilog_file_241.v:2:336: syntax error at token "("
6_gram_verilog_file_241.v:2:363-371: syntax error at token "endmodule"

6_gram_verilog_file_289.v: 6_gram_verilog_file_289.v:2:138-142: syntax error at token "logic"
6_gram_verilog_file_289.v:2:338-343: syntax error at token "assign"
6_gram_verilog_file_289.v:2:361-369: syntax error at token "endmodule"

6_gram_verilog_file_316.v: 6_gram_verilog_file_316.v:2:198-202: syntax error at token "logic"
6_gram_verilog_file_316.v:2:287-292: syntax error at token "assign"
6_gram_verilog_file_316.v:2:324-332: syntax error at token "endmodule"

6_gram_verilog_file_324.v: 6_gram_verilog_file_324.v:3:170-172: syntax error at token "reg"
6_gram_verilog_file_324.v:3:187-192: syntax error at token "always"
6_gram_verilog_file_324.v:3:280-281: syntax error at token "<="
6_gram_verilog_file_324.v:3:290-292: syntax error at token "end"

6_gram_verilog_file_341.v: 6_gram_verilog_file_341.v:2:152-154: syntax error at token "reg"
6_gram_verilog_file_341.v:2:169-174: syntax error at token "always"
6_gram_verilog_file_341.v:2:262-265: syntax error at token "else"
6_gram_verilog_file_341.v:2:287-289: syntax error at token "end"
6_gram_verilog_file_341.v:2:308-316: syntax error at token "endmodule"

6_gram_verilog_file_341.v: 6_gram_verilog_file_341.v:2:82-86: syntax error at token "logic"
6_gram_verilog_file_341.v:2:125-133: syntax error at token "endmodule"

6_gram_verilog_file_341.v: 6_gram_verilog_file_341.v:2:152-156: syntax error at token "logic"
6_gram_verilog_file_341.v:2:187-192: syntax error at token "assign"
6_gram_verilog_file_341.v:2:271: syntax error at token "("
6_gram_verilog_file_341.v:2:360-368: syntax error at token "endmodule"

6_gram_verilog_file_350.v: 6_gram_verilog_file_350.v:2:123-124: syntax error at token "\'"

6_gram_verilog_file_360.v: 6_gram_verilog_file_360.v:4:85-89: syntax error at token "logic"
6_gram_verilog_file_360.v:4:152-157: syntax error at token "always"
6_gram_verilog_file_360.v:4:198-200: syntax error at token "end"
6_gram_verilog_file_360.v:4:279-284: syntax error at token "assign"
6_gram_verilog_file_360.v:4:306-314: syntax error at token "endmodule"

6_gram_verilog_file_382.v: 6_gram_verilog_file_382.v:2:81-85: syntax error at token "logic"
6_gram_verilog_file_382.v:2:100-105: syntax error at token "assign"
6_gram_verilog_file_382.v:2:136: syntax error at token "("
6_gram_verilog_file_382.v:2:154-162: syntax error at token "endmodule"

6_gram_verilog_file_385.v: 6_gram_verilog_file_385.v:2:78-82: syntax error at token "logic"
6_gram_verilog_file_385.v:2:217: syntax error at token "("
6_gram_verilog_file_385.v:2:315-323: syntax error at token "endmodule"
6_gram_verilog_file_385.v:2:489-497: syntax error at token "endmodule"

6_gram_verilog_file_388.v: 6_gram_verilog_file_388.v:2:134-138: syntax error at token "logic"
6_gram_verilog_file_388.v:2:365-370: syntax error at token "always"
6_gram_verilog_file_388.v:2:417-418: syntax error at token "if"
6_gram_verilog_file_388.v:2:458-460: syntax error at token "end"

6_gram_verilog_file_389.v: 6_gram_verilog_file_389.v:2:185-189: syntax error at token "logic"
6_gram_verilog_file_389.v:2:451-456: syntax error at token "assign"
6_gram_verilog_file_389.v:2:474-479: syntax error at token "assign"
6_gram_verilog_file_389.v:2:497-505: syntax error at token "endmodule"

6_gram_verilog_file_397.v: 6_gram_verilog_file_397.v:2:172-176: syntax error at token "logic"
6_gram_verilog_file_397.v:2:586-594: syntax error at token "endmodule"

6_gram_verilog_file_412.v: 6_gram_verilog_file_412.v:2:254-258: syntax error at token "logic"
6_gram_verilog_file_412.v:2:281: syntax error at token "("
6_gram_verilog_file_412.v:2:308-313: syntax error at token "always"
6_gram_verilog_file_412.v:2:405-407: syntax error at token "end"
6_gram_verilog_file_412.v:2:465-467: syntax error at token "end"

6_gram_verilog_file_436.v: 6_gram_verilog_file_436.v:3:37-41: syntax error at token "logic"
6_gram_verilog_file_436.v:3:1090: syntax error at token "("
6_gram_verilog_file_436.v:3:1167-1175: syntax error at token "endmodule"

6_gram_verilog_file_436.v: 6_gram_verilog_file_436.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_436.v:2:411-416: syntax error at token "assign"
6_gram_verilog_file_436.v:2:454-459: syntax error at token "assign"
6_gram_verilog_file_436.v:2:503-508: syntax error at token "assign"
6_gram_verilog_file_436.v:2:537: syntax error at token "("
6_gram_verilog_file_436.v:2:577-585: syntax error at token "endmodule"

6_gram_verilog_file_456.v: 6_gram_verilog_file_456.v:2:263-267: syntax error at token "logic"
6_gram_verilog_file_456.v:2:319-327: syntax error at token "endmodule"

6_gram_verilog_file_462.v: 6_gram_verilog_file_462.v:2:190-194: syntax error at token "logic"
6_gram_verilog_file_462.v:2:233-238: syntax error at token "always"
6_gram_verilog_file_462.v:2:265-273: syntax error at token "endmodule"

6_gram_verilog_file_480.v: 6_gram_verilog_file_480.v:2:300-304: syntax error at token "logic"
6_gram_verilog_file_480.v:2:488-493: syntax error at token "assign"
6_gram_verilog_file_480.v:2:528-533: syntax error at token "assign"
6_gram_verilog_file_480.v:2:572-580: syntax error at token "endmodule"

6_gram_verilog_file_487.v: 6_gram_verilog_file_487.v:2:77-81: syntax error at token "logic"
6_gram_verilog_file_487.v:2:96-101: syntax error at token "assign"
6_gram_verilog_file_487.v:2:122-127: syntax error at token "assign"
6_gram_verilog_file_487.v:2:148-156: syntax error at token "endmodule"

6_gram_verilog_file_489.v: 6_gram_verilog_file_489.v:3:161-165: syntax error at token "logic"
6_gram_verilog_file_489.v:3:359-364: syntax error at token "assign"
6_gram_verilog_file_489.v:3:386-394: syntax error at token "endmodule"

6_gram_verilog_file_491.v: 6_gram_verilog_file_491.v:3:276-280: syntax error at token "logic"
6_gram_verilog_file_491.v:3:360-365: syntax error at token "assign"
6_gram_verilog_file_491.v:3:422-427: syntax error at token "always"
6_gram_verilog_file_491.v:3:513-514: syntax error at token "if"
6_gram_verilog_file_491.v:3:552-554: syntax error at token "end"

6_gram_verilog_file_498.v: 6_gram_verilog_file_498.v:2:656-658: syntax error at token "reg"
6_gram_verilog_file_498.v:2:674-679: syntax error at token "always"
6_gram_verilog_file_498.v:2:726-727: syntax error at token "<="
6_gram_verilog_file_498.v:2:743-744: syntax error at token "<="
6_gram_verilog_file_498.v:2:779-780: syntax error at token "if"
6_gram_verilog_file_498.v:2:818-820: syntax error at token "end"
6_gram_verilog_file_498.v:2:886-888: syntax error at token "end"
6_gram_verilog_file_498.v:2:934-942: syntax error at token "endmodule"
6_gram_verilog_file_498.v:2:965-970: syntax error at token "assign"
6_gram_verilog_file_498.v:2:1006: syntax error at token "("
6_gram_verilog_file_498.v:2:1050-1055: syntax error at token "always"
6_gram_verilog_file_498.v:2:1113-1118: syntax error at token "always"
6_gram_verilog_file_498.v:2:1175: syntax error at token "("
6_gram_verilog_file_498.v:2:1202-1204: syntax error at token "end"

6_gram_verilog_file_516.v: 6_gram_verilog_file_516.v:2:250-254: syntax error at token "logic"
6_gram_verilog_file_516.v:2:863-868: syntax error at token "assign"
6_gram_verilog_file_516.v:2:922-927: syntax error at token "assign"
6_gram_verilog_file_516.v:2:949-957: syntax error at token "endmodule"

6_gram_verilog_file_517.v: 6_gram_verilog_file_517.v:2:73-77: syntax error at token "logic"
6_gram_verilog_file_517.v:2:116-121: syntax error at token "always"
6_gram_verilog_file_517.v:2:209-211: syntax error at token "end"
6_gram_verilog_file_517.v:2:244-249: syntax error at token "assign"
6_gram_verilog_file_517.v:2:291-299: syntax error at token "endmodule"

6_gram_verilog_file_525.v: 6_gram_verilog_file_525.v:2:184-188: syntax error at token "logic"
6_gram_verilog_file_525.v:2:203-208: syntax error at token "always"
6_gram_verilog_file_525.v:2:264-265: syntax error at token "<="
6_gram_verilog_file_525.v:2:274-276: syntax error at token "end"

6_gram_verilog_file_538.v: 6_gram_verilog_file_538.v:3:302-306: syntax error at token "logic"
6_gram_verilog_file_538.v:3:404-409: syntax error at token "assign"
6_gram_verilog_file_538.v:3:431-439: syntax error at token "endmodule"

6_gram_verilog_file_565.v: 6_gram_verilog_file_565.v:2:76-80: syntax error at token "logic"
6_gram_verilog_file_565.v:2:95-100: syntax error at token "assign"
6_gram_verilog_file_565.v:2:152-160: syntax error at token "endmodule"

6_gram_verilog_file_565.v: 6_gram_verilog_file_565.v:3:74-78: syntax error at token "logic"
6_gram_verilog_file_565.v:3:123-128: syntax error at token "always"
6_gram_verilog_file_565.v:3:276-278: syntax error at token "end"

6_gram_verilog_file_566.v: 6_gram_verilog_file_566.v:2:158-162: syntax error at token "logic"
6_gram_verilog_file_566.v:2:201-206: syntax error at token "assign"
6_gram_verilog_file_566.v:2:249-257: syntax error at token "endmodule"

6_gram_verilog_file_576.v: 6_gram_verilog_file_576.v:3:36-40: syntax error at token "logic"
6_gram_verilog_file_576.v:3:127-135: syntax error at token "endmodule"

6_gram_verilog_file_589.v: 6_gram_verilog_file_589.v:2:344-348: syntax error at token "logic"
6_gram_verilog_file_589.v:2:508-513: syntax error at token "assign"
6_gram_verilog_file_589.v:2:536-544: syntax error at token "endmodule"

6_gram_verilog_file_593.v: 6_gram_verilog_file_593.v:2:130-134: syntax error at token "logic"
6_gram_verilog_file_593.v:2:182-187: syntax error at token "assign"
6_gram_verilog_file_593.v:2:223-231: syntax error at token "endmodule"

6_gram_verilog_file_604.v: 6_gram_verilog_file_604.v:2:165-169: syntax error at token "logic"
6_gram_verilog_file_604.v:2:184-189: syntax error at token "assign"
6_gram_verilog_file_604.v:2:288-293: syntax error at token "assign"
6_gram_verilog_file_604.v:2:314-319: syntax error at token "always"
6_gram_verilog_file_604.v:2:372-374: syntax error at token "end"

6_gram_verilog_file_607.v: 6_gram_verilog_file_607.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_607.v:2:217-225: syntax error at token "endmodule"

6_gram_verilog_file_641.v: 6_gram_verilog_file_641.v:2:241-245: syntax error at token "logic"
6_gram_verilog_file_641.v:2:261-266: syntax error at token "assign"
6_gram_verilog_file_641.v:2:296-304: syntax error at token "endmodule"

6_gram_verilog_file_642.v: 6_gram_verilog_file_642.v:2:402-406: syntax error at token "logic"
6_gram_verilog_file_642.v:2:599-604: syntax error at token "assign"
6_gram_verilog_file_642.v:2:716-721: syntax error at token "assign"
6_gram_verilog_file_642.v:2:743-751: syntax error at token "endmodule"

6_gram_verilog_file_671.v: 6_gram_verilog_file_671.v:2:248-252: syntax error at token "logic"
6_gram_verilog_file_671.v:2:315-320: syntax error at token "assign"
6_gram_verilog_file_671.v:2:395-400: syntax error at token "always"
6_gram_verilog_file_671.v:2:451-453: syntax error at token "end"

6_gram_verilog_file_673.v: 6_gram_verilog_file_673.v:5:231-235: syntax error at token "logic"
6_gram_verilog_file_673.v:5:440-445: syntax error at token "always"
6_gram_verilog_file_673.v:5:509-514: syntax error at token "assign"
6_gram_verilog_file_673.v:5:541-548: syntax error at token "defparam"
6_gram_verilog_file_673.v:5:650-655: syntax error at token "always"
6_gram_verilog_file_673.v:5:732-734: syntax error at token "end"
6_gram_verilog_file_673.v:5:754-759: syntax error at token "always"
6_gram_verilog_file_673.v:5:806-808: syntax error at token "end"

6_gram_verilog_file_689.v: 6_gram_verilog_file_689.v:2:97-101: syntax error at token "logic"
6_gram_verilog_file_689.v:3:2-7: syntax error at token "assign"
6_gram_verilog_file_689.v:3:79-84: syntax error at token "assign"
6_gram_verilog_file_689.v:3:126: syntax error at token "("
6_gram_verilog_file_689.v:3:218-226: syntax error at token "endmodule"

6_gram_verilog_file_756.v: 6_gram_verilog_file_756.v:3:113-117: syntax error at token "logic"
6_gram_verilog_file_756.v:3:132-137: syntax error at token "assign"
6_gram_verilog_file_756.v:3:164: syntax error at token "("
6_gram_verilog_file_756.v:3:231-236: syntax error at token "assign"
6_gram_verilog_file_756.v:3:270-278: syntax error at token "endmodule"

6_gram_verilog_file_765.v: 6_gram_verilog_file_765.v:4:227-231: syntax error at token "logic"
6_gram_verilog_file_765.v:4:530-535: syntax error at token "assign"
6_gram_verilog_file_765.v:4:574-581: syntax error at token "generate"
6_gram_verilog_file_765.v:4:618-619: syntax error at token "if"
6_gram_verilog_file_765.v:4:787-788: syntax error at token "if"
6_gram_verilog_file_765.v:4:821-824: syntax error at token "else"
6_gram_verilog_file_765.v:4:870-872: syntax error at token "end"

6_gram_verilog_file_814.v: 6_gram_verilog_file_814.v:2:151-153: syntax error at token "wor"
6_gram_verilog_file_814.v:2:217-222: syntax error at token "assign"
6_gram_verilog_file_814.v:2:249-254: syntax error at token "assign"
6_gram_verilog_file_814.v:2:287-294: syntax error at token "defparam"
6_gram_verilog_file_814.v:2:321-329: syntax error at token "endmodule"

6_gram_verilog_file_866.v: 6_gram_verilog_file_866.v:3:138-142: syntax error at token "logic"
6_gram_verilog_file_866.v:3:249: syntax error at token "("
6_gram_verilog_file_866.v:3:365-373: syntax error at token "endmodule"

6_gram_verilog_file_879.v: 6_gram_verilog_file_879.v:2:140-144: syntax error at token "logic"
6_gram_verilog_file_879.v:2:292: syntax error at token "("
6_gram_verilog_file_879.v:2:333-338: syntax error at token "assign"
6_gram_verilog_file_879.v:2:393-398: syntax error at token "assign"
6_gram_verilog_file_879.v:2:438-446: syntax error at token "endmodule"

6_gram_verilog_file_880.v: 6_gram_verilog_file_880.v:2:68-72: syntax error at token "logic"
6_gram_verilog_file_880.v:2:152-157: syntax error at token "assign"
6_gram_verilog_file_880.v:2:196-201: syntax error at token "assign"
6_gram_verilog_file_880.v:2:253-261: syntax error at token "endmodule"

6_gram_verilog_file_899.v: 6_gram_verilog_file_899.v:2:141-145: syntax error at token "logic"
6_gram_verilog_file_899.v:2:202-210: syntax error at token "endmodule"

6_gram_verilog_file_919.v: 6_gram_verilog_file_919.v:2:239-243: syntax error at token "logic"
6_gram_verilog_file_919.v:2:276-281: syntax error at token "always"
6_gram_verilog_file_919.v:2:354-355: syntax error at token "<="
6_gram_verilog_file_919.v:2:364-366: syntax error at token "end"

6_gram_verilog_file_949.v: 6_gram_verilog_file_949.v:2:244-248: syntax error at token "logic"
6_gram_verilog_file_949.v:2:429-437: syntax error at token "endmodule"
6_gram_verilog_file_949.v:2:484: syntax error at token "("
6_gram_verilog_file_949.v:2:550: syntax error at token "("
6_gram_verilog_file_949.v:2:741-747: syntax error at token "specify"
6_gram_verilog_file_949.v:2:783-792: syntax error at token "endspecify"

6_gram_verilog_file_964.v: 6_gram_verilog_file_964.v:2:407-411: syntax error at token "logic"
6_gram_verilog_file_964.v:2:520: syntax error at token "("
6_gram_verilog_file_964.v:2:553-561: syntax error at token "endmodule"

6_gram_verilog_file_966.v: 6_gram_verilog_file_966.v:2:139-143: syntax error at token "logic"
6_gram_verilog_file_966.v:2:1414-1422: syntax error at token "endmodule"

6_gram_verilog_file_982.v: 6_gram_verilog_file_982.v:2:212-216: syntax error at token "logic"
6_gram_verilog_file_982.v:2:265-270: syntax error at token "assign"
6_gram_verilog_file_982.v:2:288-293: syntax error at token "assign"
6_gram_verilog_file_982.v:2:332-337: syntax error at token "assign"
6_gram_verilog_file_982.v:2:358-366: syntax error at token "endmodule"

6_gram_verilog_file_1021.v: 6_gram_verilog_file_1021.v:3:113-117: syntax error at token "logic"
6_gram_verilog_file_1021.v:3:825-833: syntax error at token "endmodule"

6_gram_verilog_file_1032.v: 6_gram_verilog_file_1032.v:2:188-192: syntax error at token "logic"
6_gram_verilog_file_1032.v:2:248-253: syntax error at token "assign"
6_gram_verilog_file_1032.v:2:277-285: syntax error at token "endmodule"

6_gram_verilog_file_1036.v: 6_gram_verilog_file_1036.v:2:53-57: syntax error at token "logic"
6_gram_verilog_file_1036.v:2:648-653: syntax error at token "assign"
6_gram_verilog_file_1036.v:2:684-689: syntax error at token "assign"
6_gram_verilog_file_1036.v:2:720-728: syntax error at token "endmodule"

6_gram_verilog_file_1046.v: 6_gram_verilog_file_1046.v:4:135-139: syntax error at token "logic"
6_gram_verilog_file_1046.v:4:458: syntax error at token "("
6_gram_verilog_file_1046.v:4:643-648: syntax error at token "assign"
6_gram_verilog_file_1046.v:4:680-685: syntax error at token "assign"
6_gram_verilog_file_1046.v:4:720: syntax error at token "("
6_gram_verilog_file_1046.v:4:862-870: syntax error at token "endmodule"

6_gram_verilog_file_1047.v: 6_gram_verilog_file_1047.v:2:92-96: syntax error at token "logic"
6_gram_verilog_file_1047.v:2:308-313: syntax error at token "assign"
6_gram_verilog_file_1047.v:2:492-497: syntax error at token "assign"
6_gram_verilog_file_1047.v:2:531-539: syntax error at token "endmodule"

6_gram_verilog_file_1060.v: 6_gram_verilog_file_1060.v:2:77-81: syntax error at token "logic"
6_gram_verilog_file_1060.v:2:108: syntax error at token "("
6_gram_verilog_file_1060.v:2:141-149: syntax error at token "endmodule"

6_gram_verilog_file_1066.v: 6_gram_verilog_file_1066.v:2:92-96: syntax error at token "logic"
6_gram_verilog_file_1066.v:2:349: syntax error at token "("
6_gram_verilog_file_1066.v:2:391-399: syntax error at token "endmodule"

6_gram_verilog_file_1072.v: 6_gram_verilog_file_1072.v:2:417-421: syntax error at token "logic"
6_gram_verilog_file_1072.v:2:514-519: syntax error at token "always"
6_gram_verilog_file_1072.v:2:650-651: syntax error at token "<="
6_gram_verilog_file_1072.v:2:676-678: syntax error at token "end"
6_gram_verilog_file_1072.v:2:708-709: syntax error at token "<="
6_gram_verilog_file_1072.v:2:741: syntax error at token "("
6_gram_verilog_file_1072.v:2:786-787: syntax error at token "<="
6_gram_verilog_file_1072.v:2:799-801: syntax error at token "end"

6_gram_verilog_file_1075.v: 6_gram_verilog_file_1075.v:2:257-261: syntax error at token "logic"
6_gram_verilog_file_1075.v:2:366-371: syntax error at token "assign"
6_gram_verilog_file_1075.v:2:484-489: syntax error at token "assign"
6_gram_verilog_file_1075.v:2:507-515: syntax error at token "endmodule"

6_gram_verilog_file_1076.v: 6_gram_verilog_file_1076.v:2:93-97: syntax error at token "logic"
6_gram_verilog_file_1076.v:2:408-413: syntax error at token "always"
6_gram_verilog_file_1076.v:2:476-484: syntax error at token "endmodule"

6_gram_verilog_file_1084.v: 6_gram_verilog_file_1084.v:2:201-205: syntax error at token "logic"
6_gram_verilog_file_1084.v:2:220-225: syntax error at token "always"
6_gram_verilog_file_1084.v:2:307-310: syntax error at token "else"
6_gram_verilog_file_1084.v:2:328-336: syntax error at token "endmodule"

6_gram_verilog_file_1121.v: 6_gram_verilog_file_1121.v:2:119-123: syntax error at token "logic"
6_gram_verilog_file_1121.v:2:258: syntax error at token "("
6_gram_verilog_file_1121.v:2:306-311: syntax error at token "assign"
6_gram_verilog_file_1121.v:2:340: syntax error at token "("
6_gram_verilog_file_1121.v:2:393-398: syntax error at token "always"
6_gram_verilog_file_1121.v:2:446-448: syntax error at token "end"

6_gram_verilog_file_1126.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:41-45:; problematic formatter output is
// Seed: 4052499938
`define pp_0 0
localparam `pp_0 = 1'b0;
`default_nettype `pp_0 `default_nettype `pp_0
module module_0;
  logic id_1;
  assign id_0[""] = 1;
  logic id_2;
  always @(negedge id_1 or posedge 1) begin
    #1 id_2 = 1;
  end
endmodule
<<EOF>>
6_gram_verilog_file_1126.v: 6_gram_verilog_file_1126.v:2:76-80: syntax error at token "logic"
6_gram_verilog_file_1126.v:2:200-205: syntax error at token "always"
6_gram_verilog_file_1126.v:2:252-254: syntax error at token "end"
6_gram_verilog_file_1126.v:2:338-343: syntax error at token "assign"
6_gram_verilog_file_1126.v:2:377-385: syntax error at token "endmodule"

6_gram_verilog_file_1127.v: 6_gram_verilog_file_1127.v:2:234-238: syntax error at token "logic"
6_gram_verilog_file_1127.v:2:395-400: syntax error at token "assign"
6_gram_verilog_file_1127.v:2:418-426: syntax error at token "endmodule"

6_gram_verilog_file_1147.v: 6_gram_verilog_file_1147.v:3:40-42: syntax error at token "reg"
6_gram_verilog_file_1147.v:3:74-79: syntax error at token "always"
6_gram_verilog_file_1147.v:3:129-131: syntax error at token "end"

6_gram_verilog_file_1147.v: 6_gram_verilog_file_1147.v:2:123-127: syntax error at token "logic"
6_gram_verilog_file_1147.v:2:142-147: syntax error at token "assign"
6_gram_verilog_file_1147.v:2:174-182: syntax error at token "endmodule"

6_gram_verilog_file_1152.v: 6_gram_verilog_file_1152.v:2:126-130: syntax error at token "logic"
6_gram_verilog_file_1152.v:2:994-999: syntax error at token "assign"
6_gram_verilog_file_1152.v:2:1044-1049: syntax error at token "always"
6_gram_verilog_file_1152.v:2:1110-1111: syntax error at token "if"
6_gram_verilog_file_1152.v:2:1156-1157: syntax error at token "<="
6_gram_verilog_file_1152.v:2:1176-1177: syntax error at token "<="
6_gram_verilog_file_1152.v:2:1200-1202: syntax error at token "end"

6_gram_verilog_file_1153.v: 6_gram_verilog_file_1153.v:2:416-420: syntax error at token "logic"
6_gram_verilog_file_1153.v:2:476: syntax error at token "("
6_gram_verilog_file_1153.v:2:601-606: syntax error at token "assign"
6_gram_verilog_file_1153.v:2:652: syntax error at token "("
6_gram_verilog_file_1153.v:2:688-695: syntax error at token "generate"
6_gram_verilog_file_1153.v:2:722-724: syntax error at token "for"
6_gram_verilog_file_1153.v:2:746: syntax error at token "1"
6_gram_verilog_file_1153.v:2:769: syntax error at token ")"
6_gram_verilog_file_1153.v:2:873-875: syntax error at token "end"

6_gram_verilog_file_1157.v: 6_gram_verilog_file_1157.v:2:101-105: syntax error at token "logic"
6_gram_verilog_file_1157.v:2:189-194: syntax error at token "always"
6_gram_verilog_file_1157.v:2:284-286: syntax error at token "end"

6_gram_verilog_file_1157.v: 6_gram_verilog_file_1157.v:2:68-72: syntax error at token "logic"
6_gram_verilog_file_1157.v:2:177-182: syntax error at token "assign"
6_gram_verilog_file_1157.v:2:209-217: syntax error at token "endmodule"

6_gram_verilog_file_1168.v: 6_gram_verilog_file_1168.v:2:186-190: syntax error at token "logic"
6_gram_verilog_file_1168.v:2:222-227: syntax error at token "assign"
6_gram_verilog_file_1168.v:2:245-250: syntax error at token "assign"
6_gram_verilog_file_1168.v:2:366-371: syntax error at token "assign"
6_gram_verilog_file_1168.v:2:390-398: syntax error at token "endmodule"

6_gram_verilog_file_1202.v: 6_gram_verilog_file_1202.v:2:176-180: syntax error at token "logic"
6_gram_verilog_file_1202.v:2:433-438: syntax error at token "assign"
6_gram_verilog_file_1202.v:2:465-473: syntax error at token "endmodule"

6_gram_verilog_file_1217.v: 6_gram_verilog_file_1217.v:2:398-400: syntax error at token "reg"
6_gram_verilog_file_1217.v:2:794-802: syntax error at token "endmodule"

6_gram_verilog_file_1219.v: 6_gram_verilog_file_1219.v:2:250-254: syntax error at token "logic"
6_gram_verilog_file_1219.v:2:270-275: syntax error at token "assign"
6_gram_verilog_file_1219.v:2:293-301: syntax error at token "endmodule"

6_gram_verilog_file_1228.v: 6_gram_verilog_file_1228.v:2:74-78: syntax error at token "logic"
6_gram_verilog_file_1228.v:2:149-154: syntax error at token "assign"
6_gram_verilog_file_1228.v:2:219-227: syntax error at token "endmodule"

6_gram_verilog_file_1239.v: 6_gram_verilog_file_1239.v:2:93-97: syntax error at token "logic"
6_gram_verilog_file_1239.v:2:190-195: syntax error at token "assign"
6_gram_verilog_file_1239.v:2:216-221: syntax error at token "assign"
6_gram_verilog_file_1239.v:2:252-260: syntax error at token "endmodule"

6_gram_verilog_file_1290.v: 6_gram_verilog_file_1290.v:2:177-181: syntax error at token "logic"
6_gram_verilog_file_1290.v:2:363-368: syntax error at token "assign"
6_gram_verilog_file_1290.v:2:405-410: syntax error at token "assign"
6_gram_verilog_file_1290.v:2:431-439: syntax error at token "endmodule"

6_gram_verilog_file_1309.v: 6_gram_verilog_file_1309.v:2:190-194: syntax error at token "logic"
6_gram_verilog_file_1309.v:2:223: syntax error at token "("
6_gram_verilog_file_1309.v:2:364-369: syntax error at token "assign"
6_gram_verilog_file_1309.v:2:387-395: syntax error at token "endmodule"

6_gram_verilog_file_1323.v: 6_gram_verilog_file_1323.v:2:255-259: syntax error at token "logic"
6_gram_verilog_file_1323.v:2:275-283: syntax error at token "endmodule"

6_gram_verilog_file_1323.v: 6_gram_verilog_file_1323.v:2:256-260: syntax error at token "logic"
6_gram_verilog_file_1323.v:2:550-555: syntax error at token "assign"
6_gram_verilog_file_1323.v:2:616-621: syntax error at token "always"
6_gram_verilog_file_1323.v:2:724-726: syntax error at token "end"

6_gram_verilog_file_1334.v: 6_gram_verilog_file_1334.v:2:93-97: syntax error at token "logic"
6_gram_verilog_file_1334.v:2:128-133: syntax error at token "assign"
6_gram_verilog_file_1334.v:2:165-173: syntax error at token "endmodule"

6_gram_verilog_file_1345.v: 6_gram_verilog_file_1345.v:3:60-64: syntax error at token "logic"
6_gram_verilog_file_1345.v:3:168-173: syntax error at token "always"
6_gram_verilog_file_1345.v:3:260-262: syntax error at token "end"

6_gram_verilog_file_1351.v: 6_gram_verilog_file_1351.v:2:68-72: syntax error at token "logic"
6_gram_verilog_file_1351.v:2:117-122: syntax error at token "always"
6_gram_verilog_file_1351.v:2:231-232: syntax error at token "<="
6_gram_verilog_file_1351.v:2:256-257: syntax error at token "<="
6_gram_verilog_file_1351.v:2:319: syntax error at token "("
6_gram_verilog_file_1351.v:2:400-402: syntax error at token "end"

6_gram_verilog_file_1459.v: 6_gram_verilog_file_1459.v:4:188-194: syntax error at token "supply0"
6_gram_verilog_file_1459.v:4:276-281: syntax error at token "assign"
6_gram_verilog_file_1459.v:4:345-353: syntax error at token "endmodule"

6_gram_verilog_file_1466.v: 6_gram_verilog_file_1466.v:2:132-136: syntax error at token "logic"
6_gram_verilog_file_1466.v:2:360-368: syntax error at token "endmodule"

6_gram_verilog_file_1513.v: 6_gram_verilog_file_1513.v:2:149-153: syntax error at token "logic"
6_gram_verilog_file_1513.v:2:194-199: syntax error at token "assign"
6_gram_verilog_file_1513.v:2:217-222: syntax error at token "assign"
6_gram_verilog_file_1513.v:2:240-245: syntax error at token "assign"
6_gram_verilog_file_1513.v:2:291-296: syntax error at token "assign"
6_gram_verilog_file_1513.v:2:348-356: syntax error at token "endmodule"

6_gram_verilog_file_1521.v: 6_gram_verilog_file_1521.v:2:87-91: syntax error at token "logic"
6_gram_verilog_file_1521.v:2:187: syntax error at token "("
6_gram_verilog_file_1521.v:2:221-229: syntax error at token "endmodule"

6_gram_verilog_file_1524.v: 6_gram_verilog_file_1524.v:2:121-125: syntax error at token "logic"
6_gram_verilog_file_1524.v:2:140-145: syntax error at token "assign"
6_gram_verilog_file_1524.v:2:196-204: syntax error at token "endmodule"

6_gram_verilog_file_1526.v: 6_gram_verilog_file_1526.v:3:124-128: syntax error at token "logic"
6_gram_verilog_file_1526.v:3:341: syntax error at token "("
6_gram_verilog_file_1526.v:3:359-367: syntax error at token "endmodule"

6_gram_verilog_file_1570.v: 6_gram_verilog_file_1570.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_1570.v:2:194: syntax error at token "("
6_gram_verilog_file_1570.v:2:323-331: syntax error at token "endmodule"

6_gram_verilog_file_1574.v: 6_gram_verilog_file_1574.v:2:231-235: syntax error at token "logic"
6_gram_verilog_file_1574.v:2:251-256: syntax error at token "assign"
6_gram_verilog_file_1574.v:2:291-296: syntax error at token "assign"
6_gram_verilog_file_1574.v:2:335-343: syntax error at token "endmodule"

6_gram_verilog_file_1587.v: 6_gram_verilog_file_1587.v:2:676-680: syntax error at token "logic"
6_gram_verilog_file_1587.v:2:950-955: syntax error at token "assign"
6_gram_verilog_file_1587.v:2:974-982: syntax error at token "endmodule"

6_gram_verilog_file_1611.v: 6_gram_verilog_file_1611.v:2:240-244: syntax error at token "logic"
6_gram_verilog_file_1611.v:2:347-352: syntax error at token "assign"
6_gram_verilog_file_1611.v:2:419-427: syntax error at token "endmodule"

6_gram_verilog_file_1612.v: 6_gram_verilog_file_1612.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_1612.v:2:274-282: syntax error at token "endmodule"

6_gram_verilog_file_1612.v: 6_gram_verilog_file_1612.v:3:356-360: syntax error at token "logic"
6_gram_verilog_file_1612.v:3:393-398: syntax error at token "assign"
6_gram_verilog_file_1612.v:3:421-429: syntax error at token "endmodule"
6_gram_verilog_file_1612.v:3:581-589: syntax error at token "endmodule"

6_gram_verilog_file_1617.v: 6_gram_verilog_file_1617.v:2:294-298: syntax error at token "logic"
6_gram_verilog_file_1617.v:2:380-385: syntax error at token "always"
6_gram_verilog_file_1617.v:2:490-492: syntax error at token "end"
6_gram_verilog_file_1617.v:2:537-539: syntax error at token "end"

6_gram_verilog_file_1619.v: 6_gram_verilog_file_1619.v:2:90-92: syntax error at token "reg"
6_gram_verilog_file_1619.v:2:107-112: syntax error at token "always"
6_gram_verilog_file_1619.v:2:162-164: syntax error at token "end"

6_gram_verilog_file_1629.v: 6_gram_verilog_file_1629.v:4:60-64: syntax error at token "logic"
6_gram_verilog_file_1629.v:4:208-216: syntax error at token "endmodule"

6_gram_verilog_file_1632.v: 6_gram_verilog_file_1632.v:2:306-310: syntax error at token "logic"
6_gram_verilog_file_1632.v:2:326-331: syntax error at token "always"
6_gram_verilog_file_1632.v:2:460-462: syntax error at token "end"
6_gram_verilog_file_1632.v:2:499-504: syntax error at token "assign"
6_gram_verilog_file_1632.v:2:522-530: syntax error at token "endmodule"

6_gram_verilog_file_1634.v: 6_gram_verilog_file_1634.v:3:82-86: syntax error at token "logic"
6_gram_verilog_file_1634.v:3:230-235: syntax error at token "assign"
6_gram_verilog_file_1634.v:3:280-285: syntax error at token "assign"
6_gram_verilog_file_1634.v:3:329-334: syntax error at token "assign"
6_gram_verilog_file_1634.v:3:364-372: syntax error at token "endmodule"

6_gram_verilog_file_1639.v: 6_gram_verilog_file_1639.v:2:93-97: syntax error at token "logic"
6_gram_verilog_file_1639.v:2:248: syntax error at token "("
6_gram_verilog_file_1639.v:2:315-323: syntax error at token "endmodule"

6_gram_verilog_file_1639.v: 6_gram_verilog_file_1639.v:4:172-176: syntax error at token "logic"
6_gram_verilog_file_1639.v:4:289-297: syntax error at token "endmodule"

6_gram_verilog_file_1639.v: 6_gram_verilog_file_1639.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_1639.v:2:193-201: syntax error at token "endmodule"

6_gram_verilog_file_1651.v: 6_gram_verilog_file_1651.v:2:208-212: syntax error at token "logic"
6_gram_verilog_file_1651.v:2:343-348: syntax error at token "assign"
6_gram_verilog_file_1651.v:2:366-374: syntax error at token "endmodule"

6_gram_verilog_file_1654.v: 6_gram_verilog_file_1654.v:2:294-298: syntax error at token "logic"
6_gram_verilog_file_1654.v:2:561: syntax error at token "("
6_gram_verilog_file_1654.v:2:609: syntax error at token "("
6_gram_verilog_file_1654.v:2:830: syntax error at token "("
6_gram_verilog_file_1654.v:2:864-869: syntax error at token "assign"
6_gram_verilog_file_1654.v:2:983: syntax error at token "("
6_gram_verilog_file_1654.v:2:1013-1021: syntax error at token "endmodule"

6_gram_verilog_file_1656.v: 6_gram_verilog_file_1656.v:2:180-184: syntax error at token "logic"
6_gram_verilog_file_1656.v:2:263-271: syntax error at token "endmodule"

6_gram_verilog_file_1687.v: 6_gram_verilog_file_1687.v:3:145-147: syntax error at token "reg"
6_gram_verilog_file_1687.v:3:162-167: syntax error at token "always"
6_gram_verilog_file_1687.v:3:235-237: syntax error at token "end"

6_gram_verilog_file_1687.v: 6_gram_verilog_file_1687.v:2:196-200: syntax error at token "logic"
6_gram_verilog_file_1687.v:2:215-220: syntax error at token "assign"
6_gram_verilog_file_1687.v:2:255: syntax error at token "("
6_gram_verilog_file_1687.v:2:366: syntax error at token "("
6_gram_verilog_file_1687.v:2:471-479: syntax error at token "endmodule"

6_gram_verilog_file_1690.v: 6_gram_verilog_file_1690.v:2:290-294: syntax error at token "logic"
6_gram_verilog_file_1690.v:2:378-383: syntax error at token "assign"
6_gram_verilog_file_1690.v:2:402-407: syntax error at token "assign"
6_gram_verilog_file_1690.v:2:472-480: syntax error at token "endmodule"

6_gram_verilog_file_1693.v: 6_gram_verilog_file_1693.v:2:251-255: syntax error at token "logic"
6_gram_verilog_file_1693.v:2:323-328: syntax error at token "always"
6_gram_verilog_file_1693.v:2:404-406: syntax error at token "end"

6_gram_verilog_file_1696.v: 6_gram_verilog_file_1696.v:4:109-113: syntax error at token "logic"
6_gram_verilog_file_1696.v:4:288: syntax error at token "("
6_gram_verilog_file_1696.v:4:386-394: syntax error at token "endmodule"

6_gram_verilog_file_1696.v: 6_gram_verilog_file_1696.v:2:77-81: syntax error at token "logic"
6_gram_verilog_file_1696.v:2:153-161: syntax error at token "endmodule"

6_gram_verilog_file_1714.v: 6_gram_verilog_file_1714.v:3:321-325: syntax error at token "logic"
6_gram_verilog_file_1714.v:3:411-416: syntax error at token "always"
6_gram_verilog_file_1714.v:3:496-499: syntax error at token "else"
6_gram_verilog_file_1714.v:3:532-534: syntax error at token "end"
6_gram_verilog_file_1714.v:3:652-660: syntax error at token "endmodule"

6_gram_verilog_file_1732.v: 6_gram_verilog_file_1732.v:2:130-134: syntax error at token "logic"
6_gram_verilog_file_1732.v:2:149-154: syntax error at token "always"
6_gram_verilog_file_1732.v:2:276-278: syntax error at token "end"

6_gram_verilog_file_1739.v: 6_gram_verilog_file_1739.v:2:124-128: syntax error at token "logic"
6_gram_verilog_file_1739.v:2:349-354: syntax error at token "assign"
6_gram_verilog_file_1739.v:2:393-401: syntax error at token "endmodule"

6_gram_verilog_file_1748.v: 6_gram_verilog_file_1748.v:2:126-130: syntax error at token "logic"
6_gram_verilog_file_1748.v:2:151: syntax error at token "("
6_gram_verilog_file_1748.v:2:184-189: syntax error at token "assign"
6_gram_verilog_file_1748.v:2:231-239: syntax error at token "endmodule"

6_gram_verilog_file_1754.v: 6_gram_verilog_file_1754.v:3:278-280: syntax error at token "reg"
6_gram_verilog_file_1754.v:3:435: syntax error at token "("
6_gram_verilog_file_1754.v:3:470-475: syntax error at token "always"
6_gram_verilog_file_1754.v:3:563-565: syntax error at token "end"

6_gram_verilog_file_1760.v: 6_gram_verilog_file_1760.v:2:237-241: syntax error at token "logic"
6_gram_verilog_file_1760.v:2:309-314: syntax error at token "always"
6_gram_verilog_file_1760.v:2:378-381: syntax error at token "else"
6_gram_verilog_file_1760.v:2:403-405: syntax error at token "end"

6_gram_verilog_file_1768.v: 6_gram_verilog_file_1768.v:2:134-138: syntax error at token "logic"
6_gram_verilog_file_1768.v:2:211-216: syntax error at token "assign"
6_gram_verilog_file_1768.v:2:246-254: syntax error at token "endmodule"

6_gram_verilog_file_1773.v: 6_gram_verilog_file_1773.v:2:76-80: syntax error at token "logic"
6_gram_verilog_file_1773.v:2:217-225: syntax error at token "endmodule"

6_gram_verilog_file_1780.v: 6_gram_verilog_file_1780.v:2:97-101: syntax error at token "logic"
6_gram_verilog_file_1780.v:2:161: syntax error at token "("
6_gram_verilog_file_1780.v:2:293-301: syntax error at token "endmodule"
6_gram_verilog_file_1780.v:3:60-65: syntax error at token "output"
6_gram_verilog_file_1780.v:3:74-78: syntax error at token "input"
6_gram_verilog_file_1780.v:3:87-91: syntax error at token "inout"
6_gram_verilog_file_1780.v:3:100-105: syntax error at token "output"
6_gram_verilog_file_1780.v:3:115-120: syntax error at token "always"
6_gram_verilog_file_1780.v:3:179-180: syntax error at token "if"
6_gram_verilog_file_1780.v:3:215-217: syntax error at token "end"
6_gram_verilog_file_1780.v:3:268-270: syntax error at token "end"
6_gram_verilog_file_1780.v:3:341-346: syntax error at token "assign"
6_gram_verilog_file_1780.v:3:370-378: syntax error at token "endmodule"

6_gram_verilog_file_1795.v: 6_gram_verilog_file_1795.v:2:111-115: syntax error at token "logic"
6_gram_verilog_file_1795.v:2:217-222: syntax error at token "assign"
6_gram_verilog_file_1795.v:2:257-262: syntax error at token "always"
6_gram_verilog_file_1795.v:2:293-295: syntax error at token "end"

6_gram_verilog_file_1798.v: 6_gram_verilog_file_1798.v:2:105-109: syntax error at token "logic"
6_gram_verilog_file_1798.v:2:315: syntax error at token "("
6_gram_verilog_file_1798.v:2:500-508: syntax error at token "endmodule"

6_gram_verilog_file_1804.v: 6_gram_verilog_file_1804.v:2:169-173: syntax error at token "logic"
6_gram_verilog_file_1804.v:2:584-592: syntax error at token "endmodule"

6_gram_verilog_file_1805.v: 6_gram_verilog_file_1805.v:2:549-553: syntax error at token "logic"
6_gram_verilog_file_1805.v:2:569-574: syntax error at token "assign"
6_gram_verilog_file_1805.v:2:602-610: syntax error at token "endmodule"

6_gram_verilog_file_1814.v: 6_gram_verilog_file_1814.v:3:104-107: syntax error at token "wand"
6_gram_verilog_file_1814.v:3:122-127: syntax error at token "assign"
6_gram_verilog_file_1814.v:3:164-169: syntax error at token "assign"
6_gram_verilog_file_1814.v:3:217-225: syntax error at token "endmodule"

6_gram_verilog_file_1817.v: 6_gram_verilog_file_1817.v:3:36-40: syntax error at token "logic"
6_gram_verilog_file_1817.v:3:272: syntax error at token "("
6_gram_verilog_file_1817.v:3:366-371: syntax error at token "always"
6_gram_verilog_file_1817.v:3:487-489: syntax error at token "end"

6_gram_verilog_file_1840.v: 6_gram_verilog_file_1840.v:3:152-156: syntax error at token "logic"
6_gram_verilog_file_1840.v:3:195: syntax error at token "("
6_gram_verilog_file_1840.v:3:228-236: syntax error at token "endmodule"

6_gram_verilog_file_1842.v: 6_gram_verilog_file_1842.v:2:174-178: syntax error at token "logic"
6_gram_verilog_file_1842.v:2:373-381: syntax error at token "always_ff"
6_gram_verilog_file_1842.v:2:427-429: syntax error at token "end"
6_gram_verilog_file_1842.v:2:486-491: syntax error at token "always"
6_gram_verilog_file_1842.v:2:555-557: syntax error at token "end"

6_gram_verilog_file_1843.v: 6_gram_verilog_file_1843.v:7:66-70: syntax error at token "logic"
6_gram_verilog_file_1843.v:7:126-131: syntax error at token "assign"
6_gram_verilog_file_1843.v:7:149-154: syntax error at token "assign"
6_gram_verilog_file_1843.v:7:179-187: syntax error at token "endmodule"

6_gram_verilog_file_1864.v: 6_gram_verilog_file_1864.v:2:193-197: syntax error at token "logic"
6_gram_verilog_file_1864.v:2:212-217: syntax error at token "assign"
6_gram_verilog_file_1864.v:2:255-260: syntax error at token "assign"
6_gram_verilog_file_1864.v:2:318-326: syntax error at token "endmodule"

6_gram_verilog_file_1900.v: 6_gram_verilog_file_1900.v:2:75-79: syntax error at token "logic"
6_gram_verilog_file_1900.v:2:106: syntax error at token "("
6_gram_verilog_file_1900.v:2:232: syntax error at token "("
6_gram_verilog_file_1900.v:2:346-354: syntax error at token "endmodule"

6_gram_verilog_file_1922.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:41-45:; problematic formatter output is
// Seed: 97638953
`define pp_0 0
`default_nettype `pp_0 `default_nettype `pp_0
`define pp_1 0
`define pp_2 0
<<EOF>>
6_gram_verilog_file_1931.v: 6_gram_verilog_file_1931.v:2:296-300: syntax error at token "logic"
6_gram_verilog_file_1931.v:2:381-386: syntax error at token "always"
6_gram_verilog_file_1931.v:2:457-459: syntax error at token "end"

6_gram_verilog_file_1956.v: 6_gram_verilog_file_1956.v:3:218-222: syntax error at token "logic"
6_gram_verilog_file_1956.v:3:287-292: syntax error at token "always"
6_gram_verilog_file_1956.v:3:400: syntax error at token ":"
6_gram_verilog_file_1956.v:3:433-435: syntax error at token "end"
6_gram_verilog_file_1956.v:3:471-473: syntax error at token "end"
6_gram_verilog_file_1956.v:3:641-649: syntax error at token "endmodule"

6_gram_verilog_file_1956.v: 6_gram_verilog_file_1956.v:2:70-74: syntax error at token "logic"
6_gram_verilog_file_1956.v:2:89-94: syntax error at token "assign"
6_gram_verilog_file_1956.v:2:112-120: syntax error at token "endmodule"

6_gram_verilog_file_1965.v: 6_gram_verilog_file_1965.v:4:347-351: syntax error at token "logic"
6_gram_verilog_file_1965.v:4:367-372: syntax error at token "assign"
6_gram_verilog_file_1965.v:4:405-413: syntax error at token "endmodule"

6_gram_verilog_file_1977.v: 6_gram_verilog_file_1977.v:2:52-56: syntax error at token "logic"
6_gram_verilog_file_1977.v:2:117-122: syntax error at token "always"
6_gram_verilog_file_1977.v:2:172-174: syntax error at token "end"
6_gram_verilog_file_1977.v:2:193-201: syntax error at token "endmodule"

6_gram_verilog_file_2001.v: 6_gram_verilog_file_2001.v:2:88-92: syntax error at token "logic"
6_gram_verilog_file_2001.v:2:119: syntax error at token "("
6_gram_verilog_file_2001.v:2:231-239: syntax error at token "endmodule"

6_gram_verilog_file_2012.v: 6_gram_verilog_file_2012.v:2:93-97: syntax error at token "logic"
6_gram_verilog_file_2012.v:2:353-358: syntax error at token "always"
6_gram_verilog_file_2012.v:2:478-479: syntax error at token "<="
6_gram_verilog_file_2012.v:2:492-494: syntax error at token "end"

6_gram_verilog_file_2015.v: 6_gram_verilog_file_2015.v:2:137-141: syntax error at token "logic"
6_gram_verilog_file_2015.v:2:156-161: syntax error at token "assign"
6_gram_verilog_file_2015.v:2:191: syntax error at token "("
6_gram_verilog_file_2015.v:2:388-396: syntax error at token "endmodule"

6_gram_verilog_file_2029.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:40-44:; problematic formatter output is
// Seed: 3848151039
`define pp_0 0
`default_nettype wire `default_nettype `pp_0
module module_0;
  type_1(
      id_0, &(id_0(id_0)), 1, id_0
  );
endmodule
<<EOF>>
6_gram_verilog_file_2042.v: 6_gram_verilog_file_2042.v:3:258-262: syntax error at token "logic"
6_gram_verilog_file_2042.v:3:296-304: syntax error at token "endmodule"

6_gram_verilog_file_2043.v: 6_gram_verilog_file_2043.v:3:108-112: syntax error at token "logic"
6_gram_verilog_file_2043.v:3:314-319: syntax error at token "always"
6_gram_verilog_file_2043.v:3:370-372: syntax error at token "end"
6_gram_verilog_file_2043.v:3:411-416: syntax error at token "assign"
6_gram_verilog_file_2043.v:3:451-459: syntax error at token "endmodule"

6_gram_verilog_file_2076.v: 6_gram_verilog_file_2076.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_2076.v:2:734: syntax error at token "("
6_gram_verilog_file_2076.v:2:828-833: syntax error at token "assign"
6_gram_verilog_file_2076.v:2:856-861: syntax error at token "assign"
6_gram_verilog_file_2076.v:2:905-913: syntax error at token "endmodule"

6_gram_verilog_file_2077.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_11" at 20:18-23:; problematic formatter output is
// Seed: 2937975899
`define pp_0 0
`timescale 1ps / 1ps
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`default_nettype `pp_11
`define pp_17 0
`define pp_18 0
`define pp_19 0
`define pp_20 0
`timescale 1ps / 1ps
`define pp_21 0
`timescale 1ps / 1ps
module module_0;
  type_1(
      id_0, 1, id_0
  );
  initial begin
    SystemTFIdentifier;
  end
  always @(negedge 1 - 1) begin
    id_0 <= 1;
  end
endmodule
<<EOF>>
6_gram_verilog_file_2088.v: 6_gram_verilog_file_2088.v:2:77-81: syntax error at token "logic"
6_gram_verilog_file_2088.v:2:251-256: syntax error at token "assign"
6_gram_verilog_file_2088.v:2:308-316: syntax error at token "endmodule"

6_gram_verilog_file_2100.v: 6_gram_verilog_file_2100.v:2:85-89: syntax error at token "logic"
6_gram_verilog_file_2100.v:2:104-109: syntax error at token "assign"
6_gram_verilog_file_2100.v:2:175: syntax error at token "("
6_gram_verilog_file_2100.v:2:208-216: syntax error at token "endmodule"

6_gram_verilog_file_2127.v: 6_gram_verilog_file_2127.v:2:195-199: syntax error at token "logic"
6_gram_verilog_file_2127.v:2:231-239: syntax error at token "endmodule"

6_gram_verilog_file_2132.v: 6_gram_verilog_file_2132.v:2:334-338: syntax error at token "logic"
6_gram_verilog_file_2132.v:2:531: syntax error at token "("
6_gram_verilog_file_2132.v:2:565-573: syntax error at token "endmodule"

6_gram_verilog_file_2134.v: 6_gram_verilog_file_2134.v:2:495-499: syntax error at token "logic"
6_gram_verilog_file_2134.v:2:795-802: syntax error at token "defparam"
6_gram_verilog_file_2134.v:2:831-836: syntax error at token "assign"
6_gram_verilog_file_2134.v:2:876-883: syntax error at token "defparam"
6_gram_verilog_file_2134.v:2:915-923: syntax error at token "endmodule"

6_gram_verilog_file_2144.v: 6_gram_verilog_file_2144.v:2:226-230: syntax error at token "logic"
6_gram_verilog_file_2144.v:2:371-376: syntax error at token "assign"
6_gram_verilog_file_2144.v:2:398-406: syntax error at token "endmodule"

6_gram_verilog_file_2165.v: 6_gram_verilog_file_2165.v:2:68-72: syntax error at token "logic"
6_gram_verilog_file_2165.v:2:222: syntax error at token "("
6_gram_verilog_file_2165.v:2:249-257: syntax error at token "endmodule"

6_gram_verilog_file_2173.v: 6_gram_verilog_file_2173.v:2:70-74: syntax error at token "logic"
6_gram_verilog_file_2173.v:2:388-396: syntax error at token "endmodule"

6_gram_verilog_file_2174.v: 6_gram_verilog_file_2174.v:3:324-328: syntax error at token "logic"
6_gram_verilog_file_2174.v:3:599-604: syntax error at token "assign"
6_gram_verilog_file_2174.v:3:623-628: syntax error at token "always"
6_gram_verilog_file_2174.v:3:714-716: syntax error at token "end"

6_gram_verilog_file_2193.v: 6_gram_verilog_file_2193.v:4:106-110: syntax error at token "logic"
6_gram_verilog_file_2193.v:4:148: syntax error at token "("
6_gram_verilog_file_2193.v:4:187-195: syntax error at token "endmodule"

6_gram_verilog_file_2202.v: 6_gram_verilog_file_2202.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_2202.v:2:243-248: syntax error at token "always"
6_gram_verilog_file_2202.v:2:313-315: syntax error at token "end"
6_gram_verilog_file_2202.v:2:339-347: syntax error at token "endmodule"

6_gram_verilog_file_2216.v: 6_gram_verilog_file_2216.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_2216.v:2:154-162: syntax error at token "endmodule"

6_gram_verilog_file_2221.v: 6_gram_verilog_file_2221.v:2:109-113: syntax error at token "logic"
6_gram_verilog_file_2221.v:2:200-205: syntax error at token "assign"
6_gram_verilog_file_2221.v:2:248: syntax error at token "("
6_gram_verilog_file_2221.v:2:528-536: syntax error at token "endmodule"

6_gram_verilog_file_2222.v: 6_gram_verilog_file_2222.v:2:90-92: syntax error at token "reg"
6_gram_verilog_file_2222.v:2:107-112: syntax error at token "always"
6_gram_verilog_file_2222.v:2:200-202: syntax error at token "end"
6_gram_verilog_file_2222.v:2:227-235: syntax error at token "endmodule"

6_gram_verilog_file_2287.v: 6_gram_verilog_file_2287.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_2287.v:2:55-63: syntax error at token "endmodule"

6_gram_verilog_file_2289.v: 6_gram_verilog_file_2289.v:4:209-213: syntax error at token "logic"
6_gram_verilog_file_2289.v:4:240: syntax error at token "("
6_gram_verilog_file_2289.v:4:392: syntax error at token "("
6_gram_verilog_file_2289.v:4:605-613: syntax error at token "endmodule"

6_gram_verilog_file_2292.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:18-22:; problematic formatter output is
// Seed: 783589032
`define pp_0 0
`define pp_1 0
`default_nettype `pp_1
`define pp_2 0
`timescale 1ps / 1ps
<<EOF>>
6_gram_verilog_file_2294.v: 6_gram_verilog_file_2294.v:5:55-59: syntax error at token "`pp_0"
6_gram_verilog_file_2294.v:5:108-112: syntax error at token "input"
6_gram_verilog_file_2294.v:5:124-128: syntax error at token "input"
6_gram_verilog_file_2294.v:5:140-144: syntax error at token "table"
6_gram_verilog_file_2294.v:5:162: syntax error at token "1"
6_gram_verilog_file_2294.v:5:174-181: syntax error at token "endtable"

6_gram_verilog_file_2310.v: 6_gram_verilog_file_2310.v:2:220-224: syntax error at token "logic"
6_gram_verilog_file_2310.v:2:454-459: syntax error at token "always"
6_gram_verilog_file_2310.v:2:534-536: syntax error at token "end"
6_gram_verilog_file_2310.v:2:563-568: syntax error at token "assign"
6_gram_verilog_file_2310.v:2:619: syntax error at token "("
6_gram_verilog_file_2310.v:2:671: syntax error at token "("
6_gram_verilog_file_2310.v:2:752-757: syntax error at token "assign"
6_gram_verilog_file_2310.v:2:776-784: syntax error at token "endmodule"

6_gram_verilog_file_2318.v: 6_gram_verilog_file_2318.v:3:484-488: syntax error at token "logic"

6_gram_verilog_file_2326.v: 6_gram_verilog_file_2326.v:2:318-322: syntax error at token "logic"
6_gram_verilog_file_2326.v:2:466: syntax error at token "("
6_gram_verilog_file_2326.v:2:576-581: syntax error at token "assign"
6_gram_verilog_file_2326.v:2:613-618: syntax error at token "always"
6_gram_verilog_file_2326.v:2:674-676: syntax error at token "end"

6_gram_verilog_file_2337.v: 6_gram_verilog_file_2337.v:2:286-290: syntax error at token "logic"
6_gram_verilog_file_2337.v:2:306-314: syntax error at token "endmodule"

6_gram_verilog_file_2354.v: 6_gram_verilog_file_2354.v:2:150-154: syntax error at token "logic"
6_gram_verilog_file_2354.v:2:544-551: syntax error at token "defparam"
6_gram_verilog_file_2354.v:2:583-591: syntax error at token "endmodule"

6_gram_verilog_file_2356.v: 6_gram_verilog_file_2356.v:2:264-268: syntax error at token "logic"
6_gram_verilog_file_2356.v:2:319-324: syntax error at token "assign"
6_gram_verilog_file_2356.v:2:343-351: syntax error at token "endmodule"

6_gram_verilog_file_2361.v: 6_gram_verilog_file_2361.v:2:493-497: syntax error at token "logic"
6_gram_verilog_file_2361.v:2:782-787: syntax error at token "assign"
6_gram_verilog_file_2361.v:2:809-817: syntax error at token "endmodule"

6_gram_verilog_file_2399.v: 6_gram_verilog_file_2399.v:2:137-141: syntax error at token "logic"
6_gram_verilog_file_2399.v:2:156-161: syntax error at token "assign"
6_gram_verilog_file_2399.v:2:182-190: syntax error at token "endmodule"
6_gram_verilog_file_2399.v:2:287-291: syntax error at token "input"
6_gram_verilog_file_2399.v:2:300-304: syntax error at token "input"
6_gram_verilog_file_2399.v:2:313-317: syntax error at token "inout"
6_gram_verilog_file_2399.v:2:326-330: syntax error at token "inout"
6_gram_verilog_file_2399.v:2:339-344: syntax error at token "output"
6_gram_verilog_file_2399.v:2:353-357: syntax error at token "input"
6_gram_verilog_file_2399.v:2:366-370: syntax error at token "input"
6_gram_verilog_file_2399.v:2:379-383: syntax error at token "input"
6_gram_verilog_file_2399.v:2:393-401: syntax error at token "endmodule"

6_gram_verilog_file_2415.v: 6_gram_verilog_file_2415.v:2:76-80: syntax error at token "logic"
6_gram_verilog_file_2415.v:2:101: syntax error at token "("
6_gram_verilog_file_2415.v:2:125-130: syntax error at token "assign"
6_gram_verilog_file_2415.v:2:205-210: syntax error at token "assign"
6_gram_verilog_file_2415.v:2:228-233: syntax error at token "always"
6_gram_verilog_file_2415.v:2:282-284: syntax error at token "end"

6_gram_verilog_file_2435.v: 6_gram_verilog_file_2435.v:2:97-101: syntax error at token "logic"
6_gram_verilog_file_2435.v:2:149-154: syntax error at token "assign"
6_gram_verilog_file_2435.v:2:202-210: syntax error at token "endmodule"

6_gram_verilog_file_2436.v: 6_gram_verilog_file_2436.v:2:286-290: syntax error at token "logic"
6_gram_verilog_file_2436.v:2:347: syntax error at token "("
6_gram_verilog_file_2436.v:2:378-386: syntax error at token "endmodule"

6_gram_verilog_file_2442.v: 6_gram_verilog_file_2442.v:2:271-275: syntax error at token "logic"
6_gram_verilog_file_2442.v:2:453-458: syntax error at token "assign"
6_gram_verilog_file_2442.v:2:480-488: syntax error at token "endmodule"

6_gram_verilog_file_2442.v: 6_gram_verilog_file_2442.v:2:69-71: syntax error at token "wor"
6_gram_verilog_file_2442.v:2:86-91: syntax error at token "assign"
6_gram_verilog_file_2442.v:2:137-144: syntax error at token "defparam"
6_gram_verilog_file_2442.v:2:197: syntax error at token "("
6_gram_verilog_file_2442.v:2:227-235: syntax error at token "endmodule"

6_gram_verilog_file_2443.v: 6_gram_verilog_file_2443.v:2:108-112: syntax error at token "logic"
6_gram_verilog_file_2443.v:2:240-245: syntax error at token "assign"
6_gram_verilog_file_2443.v:2:329-334: syntax error at token "always"
6_gram_verilog_file_2443.v:2:405-408: syntax error at token "else"
6_gram_verilog_file_2443.v:2:471-473: syntax error at token "end"
6_gram_verilog_file_2443.v:2:493-498: syntax error at token "always"
6_gram_verilog_file_2443.v:2:571-579: syntax error at token "endmodule"

6_gram_verilog_file_2463.v: 6_gram_verilog_file_2463.v:2:142-146: syntax error at token "logic"
6_gram_verilog_file_2463.v:2:175-180: syntax error at token "always"
6_gram_verilog_file_2463.v:2:251-254: syntax error at token "else"
6_gram_verilog_file_2463.v:2:279-281: syntax error at token "end"
6_gram_verilog_file_2463.v:2:352-354: syntax error at token "end"
6_gram_verilog_file_2463.v:2:385-387: syntax error at token "end"

6_gram_verilog_file_2463.v: 6_gram_verilog_file_2463.v:3:245-249: syntax error at token "logic"
6_gram_verilog_file_2463.v:3:461-466: syntax error at token "assign"
6_gram_verilog_file_2463.v:3:519-524: syntax error at token "always"
6_gram_verilog_file_2463.v:3:587-589: syntax error at token "end"
6_gram_verilog_file_2463.v:3:626-633: syntax error at token "generate"
6_gram_verilog_file_2463.v:3:700: syntax error at token ")"
6_gram_verilog_file_2463.v:3:803-804: syntax error at token "<="
6_gram_verilog_file_2463.v:3:813-815: syntax error at token "end"

6_gram_verilog_file_2469.v: 6_gram_verilog_file_2469.v:5:59-63: syntax error at token "logic"
6_gram_verilog_file_2469.v:5:240-245: syntax error at token "assign"
6_gram_verilog_file_2469.v:5:312: syntax error at token "("
6_gram_verilog_file_2469.v:5:328-335: syntax error at token "generate"
6_gram_verilog_file_2469.v:5:386: syntax error at token ")"
6_gram_verilog_file_2469.v:5:413-415: syntax error at token "end"

6_gram_verilog_file_2497.v: 6_gram_verilog_file_2497.v:2:99-103: syntax error at token "logic"
6_gram_verilog_file_2497.v:2:473-478: syntax error at token "assign"
6_gram_verilog_file_2497.v:2:513-518: syntax error at token "assign"
6_gram_verilog_file_2497.v:2:554-559: syntax error at token "assign"
6_gram_verilog_file_2497.v:2:581-586: syntax error at token "assign"
6_gram_verilog_file_2497.v:2:646: syntax error at token "("
6_gram_verilog_file_2497.v:2:689: syntax error at token "("
6_gram_verilog_file_2497.v:2:845: syntax error at token "("
6_gram_verilog_file_2497.v:2:943-948: syntax error at token "assign"
6_gram_verilog_file_2497.v:2:971-976: syntax error at token "assign"
6_gram_verilog_file_2497.v:2:1017-1025: syntax error at token "endmodule"
6_gram_verilog_file_2497.v:2:1048-1053: syntax error at token "assign"
6_gram_verilog_file_2497.v:2:1074-1082: syntax error at token "endmodule"

6_gram_verilog_file_2498.v: 6_gram_verilog_file_2498.v:3:170-174: syntax error at token "logic"
6_gram_verilog_file_2498.v:3:238-243: syntax error at token "assign"
6_gram_verilog_file_2498.v:3:281-286: syntax error at token "genvar"
6_gram_verilog_file_2498.v:3:316-324: syntax error at token "endmodule"

6_gram_verilog_file_2500.v: 6_gram_verilog_file_2500.v:3:187-191: syntax error at token "logic"
6_gram_verilog_file_2500.v:3:579-587: syntax error at token "endmodule"

6_gram_verilog_file_2514.v: 6_gram_verilog_file_2514.v:2:208-211: syntax error at token "wire"
6_gram_verilog_file_2514.v:2:448-453: syntax error at token "always"
6_gram_verilog_file_2514.v:2:536-537: syntax error at token "<="
6_gram_verilog_file_2514.v:2:558-560: syntax error at token "end"

6_gram_verilog_file_2526.v: 6_gram_verilog_file_2526.v:2:95-99: syntax error at token "logic"
6_gram_verilog_file_2526.v:2:398-403: syntax error at token "always"
6_gram_verilog_file_2526.v:2:444: syntax error at token "#"
6_gram_verilog_file_2526.v:2:469-472: syntax error at token "wait"
6_gram_verilog_file_2526.v:2:490: syntax error at token "#"
6_gram_verilog_file_2526.v:2:538-539: syntax error at token "if"
6_gram_verilog_file_2526.v:2:596-598: syntax error at token "end"
6_gram_verilog_file_2526.v:2:631-633: syntax error at token "end"
6_gram_verilog_file_2526.v:2:682: syntax error at token "("
6_gram_verilog_file_2526.v:2:739-744: syntax error at token "assign"
6_gram_verilog_file_2526.v:2:771-779: syntax error at token "endmodule"

6_gram_verilog_file_2561.v: 6_gram_verilog_file_2561.v:2:77-81: syntax error at token "uwire"
6_gram_verilog_file_2561.v:2:185-190: syntax error at token "always"
6_gram_verilog_file_2561.v:2:231-233: syntax error at token "end"
6_gram_verilog_file_2561.v:2:252-257: syntax error at token "assign"
6_gram_verilog_file_2561.v:2:293-301: syntax error at token "endmodule"

6_gram_verilog_file_2562.v: 6_gram_verilog_file_2562.v:2:69-73: syntax error at token "logic"
6_gram_verilog_file_2562.v:2:101: syntax error at token "("
6_gram_verilog_file_2562.v:2:149-157: syntax error at token "endmodule"

6_gram_verilog_file_2562.v: 6_gram_verilog_file_2562.v:2:569-573: syntax error at token "logic"
6_gram_verilog_file_2562.v:2:1483-1490: syntax error at token "defparam"
6_gram_verilog_file_2562.v:2:1522-1530: syntax error at token "endmodule"

6_gram_verilog_file_2576.v: 6_gram_verilog_file_2576.v:2:100-104: syntax error at token "logic"
6_gram_verilog_file_2576.v:2:597-602: syntax error at token "assign"
6_gram_verilog_file_2576.v:2:625-630: syntax error at token "assign"
6_gram_verilog_file_2576.v:2:685-690: syntax error at token "assign"
6_gram_verilog_file_2576.v:2:709-714: syntax error at token "assign"
6_gram_verilog_file_2576.v:2:751: syntax error at token "("
6_gram_verilog_file_2576.v:2:817-822: syntax error at token "assign"
6_gram_verilog_file_2576.v:2:852-860: syntax error at token "endmodule"

6_gram_verilog_file_2580.v: 6_gram_verilog_file_2580.v:2:122-126: syntax error at token "logic"
6_gram_verilog_file_2580.v:2:207-212: syntax error at token "assign"
6_gram_verilog_file_2580.v:2:280-285: syntax error at token "assign"
6_gram_verilog_file_2580.v:2:350: syntax error at token "("
6_gram_verilog_file_2580.v:2:402-410: syntax error at token "endmodule"

6_gram_verilog_file_2587.v: 6_gram_verilog_file_2587.v:2:404-408: syntax error at token "logic"
6_gram_verilog_file_2587.v:2:1209-1216: syntax error at token "defparam"
6_gram_verilog_file_2587.v:2:1245-1253: syntax error at token "endmodule"

6_gram_verilog_file_2599.v: 6_gram_verilog_file_2599.v:2:251-255: syntax error at token "logic"
6_gram_verilog_file_2599.v:2:1009: syntax error at token "("
6_gram_verilog_file_2599.v:2:1050-1058: syntax error at token "endmodule"
6_gram_verilog_file_2599.v:2:1119-1123: syntax error at token "inout"
6_gram_verilog_file_2599.v:2:1132-1136: syntax error at token "inout"
6_gram_verilog_file_2599.v:2:1145-1150: syntax error at token "output"
6_gram_verilog_file_2599.v:2:1159-1164: syntax error at token "output"
6_gram_verilog_file_2599.v:2:1191-1199: syntax error at token "endmodule"

6_gram_verilog_file_2600.v: 6_gram_verilog_file_2600.v:2:192-196: syntax error at token "logic"
6_gram_verilog_file_2600.v:2:537-542: syntax error at token "assign"
6_gram_verilog_file_2600.v:2:564-572: syntax error at token "endmodule"

6_gram_verilog_file_2600.v: 6_gram_verilog_file_2600.v:2:173-177: syntax error at token "logic"
6_gram_verilog_file_2600.v:2:639-647: syntax error at token "endmodule"

6_gram_verilog_file_2611.v: 6_gram_verilog_file_2611.v:3:82-86: syntax error at token "logic"
6_gram_verilog_file_2611.v:3:1173-1178: syntax error at token "assign"
6_gram_verilog_file_2611.v:3:1201-1209: syntax error at token "endmodule"

6_gram_verilog_file_2633.v: 6_gram_verilog_file_2633.v:3:85-89: syntax error at token "logic"
6_gram_verilog_file_2633.v:3:104-109: syntax error at token "assign"
6_gram_verilog_file_2633.v:3:230-238: syntax error at token "endmodule"

6_gram_verilog_file_2639.v: 6_gram_verilog_file_2639.v:2:415-419: syntax error at token "logic"
6_gram_verilog_file_2639.v:2:485-490: syntax error at token "always"
6_gram_verilog_file_2639.v:2:537-545: syntax error at token "endmodule"

6_gram_verilog_file_2648.v: 6_gram_verilog_file_2648.v:2:220-224: syntax error at token "logic"
6_gram_verilog_file_2648.v:2:484-489: syntax error at token "always"
6_gram_verilog_file_2648.v:2:546-547: syntax error at token "<="
6_gram_verilog_file_2648.v:2:562-564: syntax error at token "end"
6_gram_verilog_file_2648.v:2:601-609: syntax error at token "endmodule"

6_gram_verilog_file_2655.v: 6_gram_verilog_file_2655.v:3:204-208: syntax error at token "logic"
6_gram_verilog_file_2655.v:3:578-585: syntax error at token "defparam"
6_gram_verilog_file_2655.v:3:621-629: syntax error at token "endmodule"

6_gram_verilog_file_2655.v: 6_gram_verilog_file_2655.v:3:124-128: syntax error at token "logic"
6_gram_verilog_file_2655.v:3:166-174: syntax error at token "endmodule"

6_gram_verilog_file_2695.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 9:18-22:; problematic formatter output is
// Seed: 2720010907
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`default_nettype `pp_4
`define pp_9 0
`define pp_10 0
`define pp_11 0
`timescale 1ps / 1ps
`define pp_12 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  always @(id_2 or negedge id_2) id_2 = 1;
  logic id_4;
endmodule
<<EOF>>
6_gram_verilog_file_2704.v: 6_gram_verilog_file_2704.v:2:34-36: syntax error at token "reg"
6_gram_verilog_file_2704.v:2:195-200: syntax error at token "assign"
6_gram_verilog_file_2704.v:2:228: syntax error at token "("
6_gram_verilog_file_2704.v:2:353-361: syntax error at token "endmodule"

6_gram_verilog_file_2712.v: 6_gram_verilog_file_2712.v:2:84-88: syntax error at token "logic"
6_gram_verilog_file_2712.v:2:109: syntax error at token "("
6_gram_verilog_file_2712.v:2:152-160: syntax error at token "endmodule"

6_gram_verilog_file_2719.v: 6_gram_verilog_file_2719.v:2:246-250: syntax error at token "logic"
6_gram_verilog_file_2719.v:2:280: syntax error at token "("
6_gram_verilog_file_2719.v:2:455-460: syntax error at token "assign"
6_gram_verilog_file_2719.v:2:478-486: syntax error at token "endmodule"

6_gram_verilog_file_2721.v: 6_gram_verilog_file_2721.v:4:231-235: syntax error at token "logic"
6_gram_verilog_file_2721.v:4:268-276: syntax error at token "endmodule"

6_gram_verilog_file_2727.v: 6_gram_verilog_file_2727.v:2:552-556: syntax error at token "logic"
6_gram_verilog_file_2727.v:2:589-597: syntax error at token "endmodule"

6_gram_verilog_file_2738.v: 6_gram_verilog_file_2738.v:3:172-176: syntax error at token "logic"
6_gram_verilog_file_2738.v:3:461-466: syntax error at token "assign"
6_gram_verilog_file_2738.v:3:488-496: syntax error at token "endmodule"

6_gram_verilog_file_2773.v: 6_gram_verilog_file_2773.v:3:59-61: syntax error at token "wor"
6_gram_verilog_file_2773.v:3:105: syntax error at token "("
6_gram_verilog_file_2773.v:3:309-314: syntax error at token "assign"
6_gram_verilog_file_2773.v:3:335-343: syntax error at token "endmodule"

6_gram_verilog_file_2786.v: 6_gram_verilog_file_2786.v:2:166-170: syntax error at token "logic"
6_gram_verilog_file_2786.v:2:185-190: syntax error at token "assign"
6_gram_verilog_file_2786.v:2:221: syntax error at token "("
6_gram_verilog_file_2786.v:2:387-395: syntax error at token "endmodule"

6_gram_verilog_file_2796.v: 6_gram_verilog_file_2796.v:2:123-127: syntax error at token "logic"
6_gram_verilog_file_2796.v:2:246-251: syntax error at token "assign"
6_gram_verilog_file_2796.v:2:272-277: syntax error at token "assign"
6_gram_verilog_file_2796.v:2:295-303: syntax error at token "endmodule"

6_gram_verilog_file_2796.v: 6_gram_verilog_file_2796.v:3:144-148: syntax error at token "logic"
6_gram_verilog_file_2796.v:3:248: syntax error at token "("
6_gram_verilog_file_2796.v:3:263-268: syntax error at token "assign"
6_gram_verilog_file_2796.v:3:289-297: syntax error at token "endmodule"

6_gram_verilog_file_2816.v: 6_gram_verilog_file_2816.v:2:70-74: syntax error at token "logic"
6_gram_verilog_file_2816.v:2:457-465: syntax error at token "endmodule"

6_gram_verilog_file_2844.v: 6_gram_verilog_file_2844.v:2:169-172: syntax error at token "id_7"

6_gram_verilog_file_2849.v: 6_gram_verilog_file_2849.v:2:74-78: syntax error at token "logic"
6_gram_verilog_file_2849.v:2:275: syntax error at token "("
6_gram_verilog_file_2849.v:2:305-310: syntax error at token "assign"
6_gram_verilog_file_2849.v:2:360-367: syntax error at token "generate"
6_gram_verilog_file_2849.v:2:397: syntax error at token "1"
6_gram_verilog_file_2849.v:2:421: syntax error at token ")"
6_gram_verilog_file_2849.v:2:477-479: syntax error at token "end"

6_gram_verilog_file_2860.v: 6_gram_verilog_file_2860.v:4:186-190: syntax error at token "logic"
6_gram_verilog_file_2860.v:4:384: syntax error at token "("
6_gram_verilog_file_2860.v:4:483-491: syntax error at token "endmodule"

6_gram_verilog_file_2882.v: 6_gram_verilog_file_2882.v:2:164-168: syntax error at token "logic"
6_gram_verilog_file_2882.v:2:226-234: syntax error at token "endmodule"

6_gram_verilog_file_2883.v: 6_gram_verilog_file_2883.v:2:68-72: syntax error at token "logic"
6_gram_verilog_file_2883.v:2:276-281: syntax error at token "assign"
6_gram_verilog_file_2883.v:2:314: syntax error at token "("
6_gram_verilog_file_2883.v:2:476-481: syntax error at token "assign"
6_gram_verilog_file_2883.v:2:503-511: syntax error at token "endmodule"

6_gram_verilog_file_2887.v: 6_gram_verilog_file_2887.v:3:101-105: syntax error at token "logic"
6_gram_verilog_file_2887.v:3:120-125: syntax error at token "assign"
6_gram_verilog_file_2887.v:3:143-148: syntax error at token "assign"
6_gram_verilog_file_2887.v:3:178-185: syntax error at token "defparam"
6_gram_verilog_file_2887.v:3:212-220: syntax error at token "endmodule"

6_gram_verilog_file_2892.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 4:41-45:; problematic formatter output is
// Seed: 1183055228
`default_nettype wire
`define pp_2 0
`timescale 1 ps / 1 ps `default_nettype `pp_2
module module_0 (
    input  id_0,
    output id_1
);
  type_0 id_2 (.id_0(id_1));
  logic id_3;
endmodule
<<EOF>>
6_gram_verilog_file_2895.v: 6_gram_verilog_file_2895.v:2:54-58: syntax error at token "logic"
6_gram_verilog_file_2895.v:2:236-241: syntax error at token "assign"
6_gram_verilog_file_2895.v:2:312-317: syntax error at token "assign"
6_gram_verilog_file_2895.v:2:339-347: syntax error at token "endmodule"

6_gram_verilog_file_2911.v: 6_gram_verilog_file_2911.v:2:231-235: syntax error at token "logic"
6_gram_verilog_file_2911.v:2:285-290: syntax error at token "assign"
6_gram_verilog_file_2911.v:2:325-333: syntax error at token "endmodule"

6_gram_verilog_file_2926.v: 6_gram_verilog_file_2926.v:2:82-86: syntax error at token "logic"
6_gram_verilog_file_2926.v:2:219-224: syntax error at token "always"
6_gram_verilog_file_2926.v:2:305-307: syntax error at token "end"

6_gram_verilog_file_2963.v: 6_gram_verilog_file_2963.v:2:197-201: syntax error at token "logic"
6_gram_verilog_file_2963.v:2:234-239: syntax error at token "assign"
6_gram_verilog_file_2963.v:2:308-316: syntax error at token "endmodule"

6_gram_verilog_file_2974.v: 6_gram_verilog_file_2974.v:2:112-116: syntax error at token "logic"
6_gram_verilog_file_2974.v:2:401-406: syntax error at token "assign"
6_gram_verilog_file_2974.v:2:428-436: syntax error at token "endmodule"

6_gram_verilog_file_2976.v: 6_gram_verilog_file_2976.v:2:124-128: syntax error at token "logic"
6_gram_verilog_file_2976.v:2:237-242: syntax error at token "always"
6_gram_verilog_file_2976.v:2:292-294: syntax error at token "end"

6_gram_verilog_file_2985.v: 6_gram_verilog_file_2985.v:2:116-120: syntax error at token "logic"
6_gram_verilog_file_2985.v:2:287-295: syntax error at token "endmodule"

6_gram_verilog_file_3010.v: 6_gram_verilog_file_3010.v:2:115-119: syntax error at token "logic"
6_gram_verilog_file_3010.v:2:240-245: syntax error at token "assign"
6_gram_verilog_file_3010.v:2:263-268: syntax error at token "assign"
6_gram_verilog_file_3010.v:2:315-323: syntax error at token "endmodule"

6_gram_verilog_file_3022.v: 6_gram_verilog_file_3022.v:3:150-154: syntax error at token "logic"
6_gram_verilog_file_3022.v:3:276-284: syntax error at token "endmodule"

6_gram_verilog_file_3026.v: 6_gram_verilog_file_3026.v:4:56-59: syntax error at token "wire"
6_gram_verilog_file_3026.v:4:86: syntax error at token "("
6_gram_verilog_file_3026.v:4:632-637: syntax error at token "assign"
6_gram_verilog_file_3026.v:4:658-666: syntax error at token "endmodule"

6_gram_verilog_file_3035.v: 6_gram_verilog_file_3035.v:2:36-39: syntax error at token "wand"
6_gram_verilog_file_3035.v:2:275-280: syntax error at token "assign"
6_gram_verilog_file_3035.v:2:302-307: syntax error at token "assign"
6_gram_verilog_file_3035.v:2:332: syntax error at token "("
6_gram_verilog_file_3035.v:2:397-402: syntax error at token "assign"
6_gram_verilog_file_3035.v:2:424-429: syntax error at token "always"
6_gram_verilog_file_3035.v:2:541-544: syntax error at token "else"
6_gram_verilog_file_3035.v:2:566-574: syntax error at token "endmodule"

6_gram_verilog_file_3038.v: 6_gram_verilog_file_3038.v:4:282-286: syntax error at token "logic"
6_gram_verilog_file_3038.v:4:497-502: syntax error at token "assign"
6_gram_verilog_file_3038.v:4:531: syntax error at token "("
6_gram_verilog_file_3038.v:4:562-570: syntax error at token "endmodule"

6_gram_verilog_file_3042.v: 6_gram_verilog_file_3042.v:2:83-87: syntax error at token "logic"
6_gram_verilog_file_3042.v:2:335-343: syntax error at token "endmodule"

6_gram_verilog_file_3056.v: 6_gram_verilog_file_3056.v:2:327-331: syntax error at token "logic"
6_gram_verilog_file_3056.v:2:527-532: syntax error at token "assign"
6_gram_verilog_file_3056.v:2:553-558: syntax error at token "assign"
6_gram_verilog_file_3056.v:2:593-598: syntax error at token "assign"
6_gram_verilog_file_3056.v:2:717: syntax error at token "("
6_gram_verilog_file_3056.v:2:831-839: syntax error at token "endmodule"

6_gram_verilog_file_3060.v: 6_gram_verilog_file_3060.v:2:117-121: syntax error at token "logic"
6_gram_verilog_file_3060.v:2:286-291: syntax error at token "assign"
6_gram_verilog_file_3060.v:2:328-336: syntax error at token "endmodule"

6_gram_verilog_file_3070.v: 6_gram_verilog_file_3070.v:2:374-378: syntax error at token "logic"
6_gram_verilog_file_3070.v:2:540-545: syntax error at token "assign"
6_gram_verilog_file_3070.v:2:631-636: syntax error at token "assign"
6_gram_verilog_file_3070.v:2:714-722: syntax error at token "endmodule"

6_gram_verilog_file_3086.v: 6_gram_verilog_file_3086.v:2:182-186: syntax error at token "logic"
6_gram_verilog_file_3086.v:2:236: syntax error at token "("
6_gram_verilog_file_3086.v:2:314-319: syntax error at token "assign"
6_gram_verilog_file_3086.v:2:375-383: syntax error at token "endmodule"

6_gram_verilog_file_3088.v: 6_gram_verilog_file_3088.v:2:126-130: syntax error at token "logic"
6_gram_verilog_file_3088.v:2:170-178: syntax error at token "endmodule"

6_gram_verilog_file_3089.v: 6_gram_verilog_file_3089.v:2:115-119: syntax error at token "logic"
6_gram_verilog_file_3089.v:2:134-139: syntax error at token "assign"
6_gram_verilog_file_3089.v:2:160-168: syntax error at token "endmodule"

6_gram_verilog_file_3093.v: 6_gram_verilog_file_3093.v:2:155-159: syntax error at token "logic"
6_gram_verilog_file_3093.v:2:229: syntax error at token "("
6_gram_verilog_file_3093.v:2:290-297: syntax error at token "defparam"
6_gram_verilog_file_3093.v:2:329-337: syntax error at token "endmodule"

6_gram_verilog_file_3093.v: 6_gram_verilog_file_3093.v:2:145-149: syntax error at token "logic"
6_gram_verilog_file_3093.v:2:164-169: syntax error at token "assign"
6_gram_verilog_file_3093.v:2:190-198: syntax error at token "endmodule"

6_gram_verilog_file_3102.v: 6_gram_verilog_file_3102.v:2:223-227: syntax error at token "logic"
6_gram_verilog_file_3102.v:2:320-325: syntax error at token "assign"
6_gram_verilog_file_3102.v:2:360: syntax error at token "("
6_gram_verilog_file_3102.v:2:511-519: syntax error at token "endmodule"

6_gram_verilog_file_3105.v: 6_gram_verilog_file_3105.v:2:116-120: syntax error at token "logic"
6_gram_verilog_file_3105.v:2:424-432: syntax error at token "endmodule"

6_gram_verilog_file_3119.v: 6_gram_verilog_file_3119.v:8:37-41: syntax error at token "logic"
6_gram_verilog_file_3119.v:8:136-141: syntax error at token "assign"
6_gram_verilog_file_3119.v:8:159-167: syntax error at token "endmodule"

6_gram_verilog_file_3122.v: 6_gram_verilog_file_3122.v:2:146-150: syntax error at token "logic"
6_gram_verilog_file_3122.v:2:470: syntax error at token "("
6_gram_verilog_file_3122.v:2:550-558: syntax error at token "endmodule"

6_gram_verilog_file_3122.v: 6_gram_verilog_file_3122.v:2:627-631: syntax error at token "logic"
6_gram_verilog_file_3122.v:2:825-830: syntax error at token "assign"
6_gram_verilog_file_3122.v:2:904: syntax error at token "("
6_gram_verilog_file_3122.v:2:919-927: syntax error at token "endmodule"

6_gram_verilog_file_3141.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4176860369
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  logic id_2;
  logic id_3;
endmodule
<<EOF>>
6_gram_verilog_file_3166.v: 6_gram_verilog_file_3166.v:2:346-350: syntax error at token "logic"
6_gram_verilog_file_3166.v:2:539-547: syntax error at token "endmodule"

6_gram_verilog_file_3166.v: 6_gram_verilog_file_3166.v:2:52-56: syntax error at token "logic"
6_gram_verilog_file_3166.v:2:181-186: syntax error at token "assign"
6_gram_verilog_file_3166.v:2:204-212: syntax error at token "endmodule"

6_gram_verilog_file_3168.v: 6_gram_verilog_file_3168.v:3:36-40: syntax error at token "logic"
6_gram_verilog_file_3168.v:3:391-396: syntax error at token "assign"
6_gram_verilog_file_3168.v:3:428-436: syntax error at token "endmodule"

6_gram_verilog_file_3180.v: 6_gram_verilog_file_3180.v:2:86-90: syntax error at token "logic"
6_gram_verilog_file_3180.v:2:129-134: syntax error at token "assign"
6_gram_verilog_file_3180.v:2:236-244: syntax error at token "endmodule"

6_gram_verilog_file_3182.v: 6_gram_verilog_file_3182.v:2:679-683: syntax error at token "logic"
6_gram_verilog_file_3182.v:2:714-719: syntax error at token "assign"
6_gram_verilog_file_3182.v:2:737-745: syntax error at token "endmodule"

6_gram_verilog_file_3184.v: 6_gram_verilog_file_3184.v:2:115-119: syntax error at token "logic"
6_gram_verilog_file_3184.v:2:148-153: syntax error at token "always"
6_gram_verilog_file_3184.v:2:243-244: syntax error at token "<="
6_gram_verilog_file_3184.v:2:256-258: syntax error at token "end"

6_gram_verilog_file_3231.v: 6_gram_verilog_file_3231.v:2:413-417: syntax error at token "logic"
6_gram_verilog_file_3231.v:2:558-566: syntax error at token "endmodule"

6_gram_verilog_file_3238.v: 6_gram_verilog_file_3238.v:2:155-159: syntax error at token "logic"
6_gram_verilog_file_3238.v:2:196: syntax error at token "("
6_gram_verilog_file_3238.v:2:327-335: syntax error at token "endmodule"

6_gram_verilog_file_3241.v: 6_gram_verilog_file_3241.v:3:62-66: syntax error at token "logic"
6_gram_verilog_file_3241.v:3:229-234: syntax error at token "assign"
6_gram_verilog_file_3241.v:3:299-307: syntax error at token "endmodule"

6_gram_verilog_file_3249.v: 6_gram_verilog_file_3249.v:2:139-143: syntax error at token "logic"
6_gram_verilog_file_3249.v:2:174-179: syntax error at token "assign"
6_gram_verilog_file_3249.v:2:200-205: syntax error at token "assign"
6_gram_verilog_file_3249.v:2:287-292: syntax error at token "assign"
6_gram_verilog_file_3249.v:2:310-318: syntax error at token "endmodule"

6_gram_verilog_file_3265.v: 6_gram_verilog_file_3265.v:2:107-111: syntax error at token "logic"
6_gram_verilog_file_3265.v:2:126-131: syntax error at token "assign"
6_gram_verilog_file_3265.v:2:149-154: syntax error at token "assign"
6_gram_verilog_file_3265.v:2:199-204: syntax error at token "assign"
6_gram_verilog_file_3265.v:2:247-252: syntax error at token "assign"
6_gram_verilog_file_3265.v:2:288-296: syntax error at token "endmodule"

6_gram_verilog_file_3269.v: 6_gram_verilog_file_3269.v:2:52-56: syntax error at token "logic"
6_gram_verilog_file_3269.v:2:120-128: syntax error at token "endmodule"

6_gram_verilog_file_3270.v: 6_gram_verilog_file_3270.v:2:109-113: syntax error at token "logic"
6_gram_verilog_file_3270.v:2:353-358: syntax error at token "always"
6_gram_verilog_file_3270.v:2:418-426: syntax error at token "endmodule"

6_gram_verilog_file_3271.v: 6_gram_verilog_file_3271.v:2:685-689: syntax error at token "logic"
6_gram_verilog_file_3271.v:2:705-710: syntax error at token "assign"
6_gram_verilog_file_3271.v:2:758: syntax error at token "("
6_gram_verilog_file_3271.v:2:797-802: syntax error at token "always"
6_gram_verilog_file_3271.v:2:852-857: syntax error at token "assign"
6_gram_verilog_file_3271.v:2:891-896: syntax error at token "always"
6_gram_verilog_file_3271.v:2:980-988: syntax error at token "endmodule"

6_gram_verilog_file_3286.v: 6_gram_verilog_file_3286.v:4:162-166: syntax error at token "logic"
6_gram_verilog_file_3286.v:4:283-288: syntax error at token "assign"
6_gram_verilog_file_3286.v:4:338: syntax error at token "("
6_gram_verilog_file_3286.v:4:381-388: syntax error at token "defparam"
6_gram_verilog_file_3286.v:4:439-447: syntax error at token "endmodule"

6_gram_verilog_file_3316.v: 6_gram_verilog_file_3316.v:3:203-207: syntax error at token "logic"
6_gram_verilog_file_3316.v:3:222-227: syntax error at token "genvar"
6_gram_verilog_file_3316.v:3:297: syntax error at token "("
6_gram_verilog_file_3316.v:3:474-482: syntax error at token "endmodule"

6_gram_verilog_file_3317.v: 6_gram_verilog_file_3317.v:2:135-139: syntax error at token "logic"
6_gram_verilog_file_3317.v:2:308-313: syntax error at token "always"
6_gram_verilog_file_3317.v:2:370-372: syntax error at token "end"

6_gram_verilog_file_3319.v: 6_gram_verilog_file_3319.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_3319.v:2:277-282: syntax error at token "assign"
6_gram_verilog_file_3319.v:2:315-320: syntax error at token "always"
6_gram_verilog_file_3319.v:2:401-409: syntax error at token "endmodule"

6_gram_verilog_file_3335.v: 6_gram_verilog_file_3335.v:2:369-373: syntax error at token "logic"
6_gram_verilog_file_3335.v:2:389-394: syntax error at token "assign"
6_gram_verilog_file_3335.v:2:433-438: syntax error at token "assign"
6_gram_verilog_file_3335.v:2:500-508: syntax error at token "endmodule"

6_gram_verilog_file_3354.v: 6_gram_verilog_file_3354.v:2:75-79: syntax error at token "logic"
6_gram_verilog_file_3354.v:2:649-657: syntax error at token "endmodule"

6_gram_verilog_file_3386.v: 6_gram_verilog_file_3386.v:2:370-374: syntax error at token "logic"
6_gram_verilog_file_3386.v:2:490-495: syntax error at token "always"
6_gram_verilog_file_3386.v:2:564-566: syntax error at token "end"
6_gram_verilog_file_3386.v:2:605-613: syntax error at token "endmodule"

6_gram_verilog_file_3401.v: 6_gram_verilog_file_3401.v:2:107-111: syntax error at token "logic"
6_gram_verilog_file_3401.v:2:222: syntax error at token "("
6_gram_verilog_file_3401.v:2:271-279: syntax error at token "endmodule"

6_gram_verilog_file_3428.v: 6_gram_verilog_file_3428.v:4:2: syntax error at token ","

6_gram_verilog_file_3442.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:18-22:; problematic formatter output is
// Seed: 1146751245
`define pp_0 0
`define pp_1 0
`default_nettype `pp_1
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
parameter `pp_1 = 1;
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`default_nettype `pp_3 `timescale 1ps / 1ps `default_nettype wire
<<EOF>>
6_gram_verilog_file_3483.v: 6_gram_verilog_file_3483.v:3:43-47: syntax error at token "logic"
6_gram_verilog_file_3483.v:3:122-127: syntax error at token "assign"
6_gram_verilog_file_3483.v:3:207-212: syntax error at token "always"
6_gram_verilog_file_3483.v:3:272-274: syntax error at token "end"

6_gram_verilog_file_3487.v: 6_gram_verilog_file_3487.v:2:124-128: syntax error at token "logic"
6_gram_verilog_file_3487.v:2:175-183: syntax error at token "endmodule"

6_gram_verilog_file_3521.v: 6_gram_verilog_file_3521.v:3:157-161: syntax error at token "logic"
6_gram_verilog_file_3521.v:3:360-365: syntax error at token "assign"
6_gram_verilog_file_3521.v:3:386-391: syntax error at token "assign"
6_gram_verilog_file_3521.v:3:488-496: syntax error at token "endmodule"
6_gram_verilog_file_3521.v:3:766: syntax error at token "("
6_gram_verilog_file_3521.v:3:807: syntax error at token "("
6_gram_verilog_file_3521.v:3:848-855: syntax error at token "defparam"
6_gram_verilog_file_3521.v:3:1152-1157: syntax error at token "assign"
6_gram_verilog_file_3521.v:3:1195-1203: syntax error at token "endmodule"

6_gram_verilog_file_3529.v: 6_gram_verilog_file_3529.v:2:172-176: syntax error at token "logic"
6_gram_verilog_file_3529.v:2:327-335: syntax error at token "endmodule"

6_gram_verilog_file_3531.v: 6_gram_verilog_file_3531.v:2:158-162: syntax error at token "logic"
6_gram_verilog_file_3531.v:2:250: syntax error at token "("
6_gram_verilog_file_3531.v:2:284-292: syntax error at token "endmodule"

6_gram_verilog_file_3553.v: 6_gram_verilog_file_3553.v:2:59-63: syntax error at token "logic"
6_gram_verilog_file_3553.v:2:303-308: syntax error at token "assign"
6_gram_verilog_file_3553.v:2:330-338: syntax error at token "endmodule"

6_gram_verilog_file_3568.v: 6_gram_verilog_file_3568.v:2:361-365: syntax error at token "logic"
6_gram_verilog_file_3568.v:2:458: syntax error at token "("
6_gram_verilog_file_3568.v:2:489-497: syntax error at token "endmodule"
6_gram_verilog_file_3568.v:2:540-544: syntax error at token "inout"
6_gram_verilog_file_3568.v:2:553-558: syntax error at token "output"
6_gram_verilog_file_3568.v:2:582: syntax error at token "("
6_gram_verilog_file_3568.v:2:655-663: syntax error at token "endmodule"

6_gram_verilog_file_3585.v: 6_gram_verilog_file_3585.v:9:107-109: syntax error at token "reg"
6_gram_verilog_file_3585.v:9:124-129: syntax error at token "always"
6_gram_verilog_file_3585.v:9:179-187: syntax error at token "endmodule"

6_gram_verilog_file_3602.v: 6_gram_verilog_file_3602.v:2:400-404: syntax error at token "logic"
6_gram_verilog_file_3602.v:2:568: syntax error at token "("
6_gram_verilog_file_3602.v:2:601-606: syntax error at token "always"
6_gram_verilog_file_3602.v:2:657-659: syntax error at token "end"
6_gram_verilog_file_3602.v:2:708-713: syntax error at token "assign"
6_gram_verilog_file_3602.v:2:732-737: syntax error at token "assign"
6_gram_verilog_file_3602.v:2:759-767: syntax error at token "endmodule"

6_gram_verilog_file_3604.v: 6_gram_verilog_file_3604.v:2:176-178: syntax error at token "reg"
6_gram_verilog_file_3604.v:2:193-198: syntax error at token "always"
6_gram_verilog_file_3604.v:2:301-303: syntax error at token "end"
6_gram_verilog_file_3604.v:2:340: syntax error at token "("
6_gram_verilog_file_3604.v:2:389-394: syntax error at token "always"
6_gram_verilog_file_3604.v:2:460-468: syntax error at token "endmodule"

6_gram_verilog_file_3609.v: 6_gram_verilog_file_3609.v:2:203-207: syntax error at token "logic"
6_gram_verilog_file_3609.v:2:298-303: syntax error at token "assign"
6_gram_verilog_file_3609.v:2:355-363: syntax error at token "endmodule"

6_gram_verilog_file_3612.v: 6_gram_verilog_file_3612.v:3:82-86: syntax error at token "logic"
6_gram_verilog_file_3612.v:3:124-129: syntax error at token "assign"
6_gram_verilog_file_3612.v:3:184-192: syntax error at token "endmodule"

6_gram_verilog_file_3619.v: 6_gram_verilog_file_3619.v:2:173-177: syntax error at token "logic"
6_gram_verilog_file_3619.v:2:208-213: syntax error at token "assign"
6_gram_verilog_file_3619.v:2:266-271: syntax error at token "always"
6_gram_verilog_file_3619.v:2:352-354: syntax error at token "end"

6_gram_verilog_file_3659.v: 6_gram_verilog_file_3659.v:2:112-116: syntax error at token "logic"
6_gram_verilog_file_3659.v:2:193: syntax error at token "("
6_gram_verilog_file_3659.v:2:231-236: syntax error at token "assign"
6_gram_verilog_file_3659.v:2:272-280: syntax error at token "endmodule"

6_gram_verilog_file_3665.v: 6_gram_verilog_file_3665.v:2:90-94: syntax error at token "logic"
6_gram_verilog_file_3665.v:2:115: syntax error at token "("
6_gram_verilog_file_3665.v:2:151-156: syntax error at token "assign"
6_gram_verilog_file_3665.v:2:177-182: syntax error at token "assign"
6_gram_verilog_file_3665.v:2:203-211: syntax error at token "endmodule"

6_gram_verilog_file_3666.v: 6_gram_verilog_file_3666.v:2:57-61: syntax error at token "logic"
6_gram_verilog_file_3666.v:2:287: syntax error at token "("
6_gram_verilog_file_3666.v:2:373: syntax error at token "("
6_gram_verilog_file_3666.v:2:460-465: syntax error at token "assign"
6_gram_verilog_file_3666.v:2:487-492: syntax error at token "always"
6_gram_verilog_file_3666.v:2:528-530: syntax error at token "end"
6_gram_verilog_file_3666.v:2:597-599: syntax error at token "end"

6_gram_verilog_file_3673.v: 6_gram_verilog_file_3673.v:2:305-307: syntax error at token "reg"
6_gram_verilog_file_3673.v:2:623: syntax error at token "("
6_gram_verilog_file_3673.v:2:990-998: syntax error at token "endmodule"

6_gram_verilog_file_3676.v: 6_gram_verilog_file_3676.v:2:273-275: syntax error at token "reg"
6_gram_verilog_file_3676.v:2:291-296: syntax error at token "assign"
6_gram_verilog_file_3676.v:2:411-419: syntax error at token "endmodule"

6_gram_verilog_file_3696.v: 6_gram_verilog_file_3696.v:2:92-96: syntax error at token "logic"
6_gram_verilog_file_3696.v:2:156-164: syntax error at token "endmodule"

6_gram_verilog_file_3702.v: 6_gram_verilog_file_3702.v:2:176-180: syntax error at token "logic"
6_gram_verilog_file_3702.v:2:312: syntax error at token "("
6_gram_verilog_file_3702.v:2:476-481: syntax error at token "assign"
6_gram_verilog_file_3702.v:2:503-511: syntax error at token "endmodule"

6_gram_verilog_file_3703.v: 6_gram_verilog_file_3703.v:4:115-119: syntax error at token "logic"
6_gram_verilog_file_3703.v:4:165-170: syntax error at token "assign"
6_gram_verilog_file_3703.v:4:207-212: syntax error at token "assign"
6_gram_verilog_file_3703.v:4:255-263: syntax error at token "endmodule"

6_gram_verilog_file_3708.v: 6_gram_verilog_file_3708.v:5:427-431: syntax error at token "logic"
6_gram_verilog_file_3708.v:5:482-490: syntax error at token "endmodule"

6_gram_verilog_file_3722.v: 6_gram_verilog_file_3722.v:2:670-674: syntax error at token "logic"
6_gram_verilog_file_3722.v:2:759-764: syntax error at token "always"
6_gram_verilog_file_3722.v:2:844-845: syntax error at token "<="
6_gram_verilog_file_3722.v:2:858-860: syntax error at token "end"
6_gram_verilog_file_3722.v:2:1210-1215: syntax error at token "always"
6_gram_verilog_file_3722.v:2:1366-1369: syntax error at token "else"
6_gram_verilog_file_3722.v:2:1396-1398: syntax error at token "end"
6_gram_verilog_file_3722.v:2:1542-1544: syntax error at token "end"
6_gram_verilog_file_3722.v:2:1570-1573: syntax error at token "else"
6_gram_verilog_file_3722.v:2:1596-1599: syntax error at token "else"
6_gram_verilog_file_3722.v:2:1646-1648: syntax error at token "end"

6_gram_verilog_file_3725.v: 6_gram_verilog_file_3725.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_3725.v:2:56-61: syntax error at token "assign"
6_gram_verilog_file_3725.v:2:133-141: syntax error at token "endmodule"

6_gram_verilog_file_3734.v: 6_gram_verilog_file_3734.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_3734.v:2:336-341: syntax error at token "assign"
6_gram_verilog_file_3734.v:2:363-371: syntax error at token "endmodule"

6_gram_verilog_file_3734.v: 6_gram_verilog_file_3734.v:2:127-131: syntax error at token "logic"
6_gram_verilog_file_3734.v:2:654-659: syntax error at token "assign"
6_gram_verilog_file_3734.v:2:695-700: syntax error at token "always"
6_gram_verilog_file_3734.v:2:782-787: syntax error at token "assign"
6_gram_verilog_file_3734.v:2:869: syntax error at token "("
6_gram_verilog_file_3734.v:2:1010: syntax error at token "("
6_gram_verilog_file_3734.v:2:1084-1089: syntax error at token "assign"
6_gram_verilog_file_3734.v:2:1135-1143: syntax error at token "endmodule"

6_gram_verilog_file_3742.v: 6_gram_verilog_file_3742.v:2:399-403: syntax error at token "logic"
6_gram_verilog_file_3742.v:2:665: syntax error at token "("
6_gram_verilog_file_3742.v:2:695-700: syntax error at token "assign"
6_gram_verilog_file_3742.v:2:768-776: syntax error at token "endmodule"

6_gram_verilog_file_3756.v: 6_gram_verilog_file_3756.v:2:77-81: syntax error at token "logic"
6_gram_verilog_file_3756.v:2:112-117: syntax error at token "always"
6_gram_verilog_file_3756.v:2:159-167: syntax error at token "endmodule"

6_gram_verilog_file_3761.v: 6_gram_verilog_file_3761.v:2:172-176: syntax error at token "logic"
6_gram_verilog_file_3761.v:2:352-357: syntax error at token "always"
6_gram_verilog_file_3761.v:2:408-410: syntax error at token "end"

6_gram_verilog_file_3773.v: 6_gram_verilog_file_3773.v:2:117-121: syntax error at token "logic"
6_gram_verilog_file_3773.v:2:239: syntax error at token "("
6_gram_verilog_file_3773.v:2:331-336: syntax error at token "assign"
6_gram_verilog_file_3773.v:2:508-513: syntax error at token "always"
6_gram_verilog_file_3773.v:2:591-593: syntax error at token "end"
6_gram_verilog_file_3773.v:2:623-628: syntax error at token "assign"
6_gram_verilog_file_3773.v:2:664-672: syntax error at token "endmodule"

6_gram_verilog_file_3774.v: 6_gram_verilog_file_3774.v:2:124-128: syntax error at token "logic"
6_gram_verilog_file_3774.v:2:248-253: syntax error at token "assign"
6_gram_verilog_file_3774.v:2:381-386: syntax error at token "assign"
6_gram_verilog_file_3774.v:2:421-429: syntax error at token "endmodule"

6_gram_verilog_file_3798.v: 6_gram_verilog_file_3798.v:3:512-516: syntax error at token "logic"
6_gram_verilog_file_3798.v:3:717: syntax error at token "("
6_gram_verilog_file_3798.v:3:797: syntax error at token "("
6_gram_verilog_file_3798.v:3:1004-1012: syntax error at token "endmodule"

6_gram_verilog_file_3817.v: 6_gram_verilog_file_3817.v:5:52-54: syntax error at token "reg"
6_gram_verilog_file_3817.v:5:353-361: syntax error at token "endmodule"

6_gram_verilog_file_3820.v: 6_gram_verilog_file_3820.v:3:213-217: syntax error at token "logic"
6_gram_verilog_file_3820.v:3:268-273: syntax error at token "assign"
6_gram_verilog_file_3820.v:3:321-329: syntax error at token "endmodule"

6_gram_verilog_file_3824.v: 6_gram_verilog_file_3824.v:2:416-420: syntax error at token "logic"
6_gram_verilog_file_3824.v:2:496-501: syntax error at token "assign"
6_gram_verilog_file_3824.v:2:520-525: syntax error at token "assign"
6_gram_verilog_file_3824.v:2:553-558: syntax error at token "always"
6_gram_verilog_file_3824.v:2:596-598: syntax error at token "end"

6_gram_verilog_file_3827.v: 6_gram_verilog_file_3827.v:2:213-217: syntax error at token "logic"
6_gram_verilog_file_3827.v:2:401-406: syntax error at token "assign"
6_gram_verilog_file_3827.v:2:425-433: syntax error at token "endmodule"

6_gram_verilog_file_3869.v: 6_gram_verilog_file_3869.v:2:108-112: syntax error at token "logic"
6_gram_verilog_file_3869.v:2:219-224: syntax error at token "assign"
6_gram_verilog_file_3869.v:2:258-266: syntax error at token "endmodule"

6_gram_verilog_file_3883.v: 6_gram_verilog_file_3883.v:2:86-90: syntax error at token "logic"
6_gram_verilog_file_3883.v:2:121-129: syntax error at token "endmodule"

6_gram_verilog_file_3908.v: 6_gram_verilog_file_3908.v:2:599-603: syntax error at token "logic"
6_gram_verilog_file_3908.v:2:668: syntax error at token "("
6_gram_verilog_file_3908.v:2:714-719: syntax error at token "assign"
6_gram_verilog_file_3908.v:2:758-763: syntax error at token "assign"
6_gram_verilog_file_3908.v:2:823-830: syntax error at token "defparam"
6_gram_verilog_file_3908.v:2:877-882: syntax error at token "assign"
6_gram_verilog_file_3908.v:2:914: syntax error at token "("
6_gram_verilog_file_3908.v:2:1150-1158: syntax error at token "endmodule"

6_gram_verilog_file_3908.v: 6_gram_verilog_file_3908.v:2:109-113: syntax error at token "logic"
6_gram_verilog_file_3908.v:2:169-177: syntax error at token "endmodule"

6_gram_verilog_file_3912.v: 6_gram_verilog_file_3912.v:2:139-143: syntax error at token "logic"
6_gram_verilog_file_3912.v:2:419-427: syntax error at token "endmodule"

6_gram_verilog_file_3921.v: 6_gram_verilog_file_3921.v:2:121-125: syntax error at token "logic"
6_gram_verilog_file_3921.v:2:286-294: syntax error at token "endmodule"

6_gram_verilog_file_3926.v: 6_gram_verilog_file_3926.v:2:125-129: syntax error at token "logic"
6_gram_verilog_file_3926.v:2:166-174: syntax error at token "endmodule"

6_gram_verilog_file_3962.v: 6_gram_verilog_file_3962.v:2:69-73: syntax error at token "logic"
6_gram_verilog_file_3962.v:2:213-221: syntax error at token "endmodule"

6_gram_verilog_file_3970.v: 6_gram_verilog_file_3970.v:2:126-130: syntax error at token "logic"
6_gram_verilog_file_3970.v:2:230-235: syntax error at token "assign"
6_gram_verilog_file_3970.v:2:292-297: syntax error at token "always"
6_gram_verilog_file_3970.v:2:344-348: syntax error at token "while"
6_gram_verilog_file_3970.v:2:411-413: syntax error at token "end"

6_gram_verilog_file_3982.v: 6_gram_verilog_file_3982.v:2:269-273: syntax error at token "logic"
6_gram_verilog_file_3982.v:2:429-434: syntax error at token "assign"
6_gram_verilog_file_3982.v:2:470-475: syntax error at token "always"
6_gram_verilog_file_3982.v:2:538-540: syntax error at token "end"

6_gram_verilog_file_3992.v: 6_gram_verilog_file_3992.v:2:159-163: syntax error at token "logic"
6_gram_verilog_file_3992.v:2:219-224: syntax error at token "assign"
6_gram_verilog_file_3992.v:2:245-253: syntax error at token "endmodule"

6_gram_verilog_file_3996.v: 6_gram_verilog_file_3996.v:2:88-92: syntax error at token "logic"
6_gram_verilog_file_3996.v:2:119: syntax error at token "("
6_gram_verilog_file_3996.v:2:201: syntax error at token "("
6_gram_verilog_file_3996.v:2:691-696: syntax error at token "assign"
6_gram_verilog_file_3996.v:2:743: syntax error at token "("
6_gram_verilog_file_3996.v:2:1003-1011: syntax error at token "endmodule"

6_gram_verilog_file_3999.v: 6_gram_verilog_file_3999.v:2:115-119: syntax error at token "logic"
6_gram_verilog_file_3999.v:2:151-156: syntax error at token "always"
6_gram_verilog_file_3999.v:2:199-201: syntax error at token "end"

6_gram_verilog_file_4005.v: 6_gram_verilog_file_4005.v:4:277-281: syntax error at token "logic"
6_gram_verilog_file_4005.v:4:333: syntax error at token "("
6_gram_verilog_file_4005.v:4:426-431: syntax error at token "assign"
6_gram_verilog_file_4005.v:4:468-476: syntax error at token "endmodule"

6_gram_verilog_file_4008.v: 6_gram_verilog_file_4008.v:2:500-504: syntax error at token "logic"
6_gram_verilog_file_4008.v:2:520-525: syntax error at token "assign"
6_gram_verilog_file_4008.v:2:543-548: syntax error at token "assign"
6_gram_verilog_file_4008.v:2:619-627: syntax error at token "endmodule"

6_gram_verilog_file_4013.v: 6_gram_verilog_file_4013.v:3:106-110: syntax error at token "logic"
6_gram_verilog_file_4013.v:3:653-658: syntax error at token "assign"
6_gram_verilog_file_4013.v:3:676-684: syntax error at token "endmodule"

6_gram_verilog_file_4014.v: 6_gram_verilog_file_4014.v:2:122-126: syntax error at token "logic"
6_gram_verilog_file_4014.v:2:172-177: syntax error at token "assign"
6_gram_verilog_file_4014.v:2:230-235: syntax error at token "assign"
6_gram_verilog_file_4014.v:2:307-315: syntax error at token "endmodule"

6_gram_verilog_file_4019.v: 6_gram_verilog_file_4019.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_4019.v:2:186-191: syntax error at token "assign"
6_gram_verilog_file_4019.v:2:253-261: syntax error at token "endmodule"

6_gram_verilog_file_4021.v: 6_gram_verilog_file_4021.v:2:120-124: syntax error at token "logic"
6_gram_verilog_file_4021.v:2:424-429: syntax error at token "assign"
6_gram_verilog_file_4021.v:2:476-481: syntax error at token "assign"
6_gram_verilog_file_4021.v:2:499-507: syntax error at token "endmodule"

6_gram_verilog_file_4025.v: 6_gram_verilog_file_4025.v:2:131-135: syntax error at token "logic"
6_gram_verilog_file_4025.v:2:180: syntax error at token "("
6_gram_verilog_file_4025.v:2:647-655: syntax error at token "endmodule"

6_gram_verilog_file_4027.v: 6_gram_verilog_file_4027.v:2:244-248: syntax error at token "logic"
6_gram_verilog_file_4027.v:2:430-435: syntax error at token "assign"
6_gram_verilog_file_4027.v:2:478-486: syntax error at token "endmodule"

6_gram_verilog_file_4027.v: 6_gram_verilog_file_4027.v:2:139-143: syntax error at token "logic"
6_gram_verilog_file_4027.v:2:513: syntax error at token "("
6_gram_verilog_file_4027.v:2:560-565: syntax error at token "assign"
6_gram_verilog_file_4027.v:2:588-596: syntax error at token "endmodule"

6_gram_verilog_file_4038.v: 6_gram_verilog_file_4038.v:2:78-82: syntax error at token "logic"
6_gram_verilog_file_4038.v:2:314-319: syntax error at token "assign"
6_gram_verilog_file_4038.v:2:406-414: syntax error at token "endmodule"

6_gram_verilog_file_4043.v: 6_gram_verilog_file_4043.v:3:390-394: syntax error at token "logic"
6_gram_verilog_file_4043.v:3:410-415: syntax error at token "assign"
6_gram_verilog_file_4043.v:3:436-441: syntax error at token "assign"
6_gram_verilog_file_4043.v:3:499-507: syntax error at token "endmodule"

6_gram_verilog_file_4045.v: 6_gram_verilog_file_4045.v:2:86-90: syntax error at token "logic"
6_gram_verilog_file_4045.v:2:134: syntax error at token "("
6_gram_verilog_file_4045.v:2:206: syntax error at token "("
6_gram_verilog_file_4045.v:2:421-429: syntax error at token "endmodule"

6_gram_verilog_file_4046.v: 6_gram_verilog_file_4046.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_4046.v:2:288-296: syntax error at token "endmodule"

6_gram_verilog_file_4050.v: 6_gram_verilog_file_4050.v:2:97-101: syntax error at token "logic"
6_gram_verilog_file_4050.v:2:206-211: syntax error at token "assign"
6_gram_verilog_file_4050.v:2:248-253: syntax error at token "assign"
6_gram_verilog_file_4050.v:2:301: syntax error at token "("
6_gram_verilog_file_4050.v:2:549-557: syntax error at token "endmodule"

6_gram_verilog_file_4074.v: 6_gram_verilog_file_4074.v:2:339-343: syntax error at token "logic"
6_gram_verilog_file_4074.v:2:724-732: syntax error at token "endmodule"

6_gram_verilog_file_4085.v: 6_gram_verilog_file_4085.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_4085.v:2:214-219: syntax error at token "assign"
6_gram_verilog_file_4085.v:2:240-248: syntax error at token "endmodule"

6_gram_verilog_file_4090.v: 6_gram_verilog_file_4090.v:4:68-72: syntax error at token "logic"
6_gram_verilog_file_4090.v:4:234-239: syntax error at token "assign"
6_gram_verilog_file_4090.v:4:309-317: syntax error at token "endmodule"

6_gram_verilog_file_4098.v: 6_gram_verilog_file_4098.v:2:85-89: syntax error at token "logic"
6_gram_verilog_file_4098.v:2:104-109: syntax error at token "assign"
6_gram_verilog_file_4098.v:2:127-135: syntax error at token "endmodule"

6_gram_verilog_file_4103.v: 6_gram_verilog_file_4103.v:3:142-146: syntax error at token "logic"
6_gram_verilog_file_4103.v:3:734-739: syntax error at token "always"
6_gram_verilog_file_4103.v:3:841-849: syntax error at token "endmodule"

6_gram_verilog_file_4149.v: 6_gram_verilog_file_4149.v:2:230-234: syntax error at token "logic"
6_gram_verilog_file_4149.v:2:332-337: syntax error at token "assign"
6_gram_verilog_file_4149.v:2:359-364: syntax error at token "always"
6_gram_verilog_file_4149.v:2:440-443: syntax error at token "else"
6_gram_verilog_file_4149.v:2:465-473: syntax error at token "endmodule"

6_gram_verilog_file_4152.v: 6_gram_verilog_file_4152.v:2:147-151: syntax error at token "logic"
6_gram_verilog_file_4152.v:2:178: syntax error at token "("
6_gram_verilog_file_4152.v:2:207-215: syntax error at token "endmodule"

6_gram_verilog_file_4152.v: 6_gram_verilog_file_4152.v:2:103-107: syntax error at token "logic"
6_gram_verilog_file_4152.v:2:159: syntax error at token "("
6_gram_verilog_file_4152.v:2:212-217: syntax error at token "always"
6_gram_verilog_file_4152.v:2:292-295: syntax error at token "else"
6_gram_verilog_file_4152.v:2:340-341: syntax error at token "<="
6_gram_verilog_file_4152.v:2:353-355: syntax error at token "end"

6_gram_verilog_file_4168.v: 6_gram_verilog_file_4168.v:2:407-411: syntax error at token "logic"
6_gram_verilog_file_4168.v:2:540-548: syntax error at token "endmodule"

6_gram_verilog_file_4169.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:40-44:; problematic formatter output is
// Seed: 1663596233
`default_nettype wire
`define pp_0 0
`timescale 1ps / 1 ps `default_nettype `pp_0
<<EOF>>
6_gram_verilog_file_4188.v: 6_gram_verilog_file_4188.v:2:114-118: syntax error at token "logic"
6_gram_verilog_file_4188.v:2:205-210: syntax error at token "assign"
6_gram_verilog_file_4188.v:2:240-245: syntax error at token "assign"
6_gram_verilog_file_4188.v:2:282-287: syntax error at token "always"
6_gram_verilog_file_4188.v:2:337-338: syntax error at token "if"
6_gram_verilog_file_4188.v:2:385-387: syntax error at token "end"
6_gram_verilog_file_4188.v:2:630-635: syntax error at token "always"
6_gram_verilog_file_4188.v:2:676-678: syntax error at token "end"

6_gram_verilog_file_4203.v: 6_gram_verilog_file_4203.v:2:50-52: syntax error at token "reg"
6_gram_verilog_file_4203.v:2:280-288: syntax error at token "endmodule"

6_gram_verilog_file_4203.v: 6_gram_verilog_file_4203.v:2:196-200: syntax error at token "logic"
6_gram_verilog_file_4203.v:2:244: syntax error at token "("
6_gram_verilog_file_4203.v:2:300: syntax error at token "("
6_gram_verilog_file_4203.v:2:333-341: syntax error at token "endmodule"

6_gram_verilog_file_4218.v: 6_gram_verilog_file_4218.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_4218.v:2:149-154: syntax error at token "assign"
6_gram_verilog_file_4218.v:2:207: syntax error at token "("
6_gram_verilog_file_4218.v:2:274-282: syntax error at token "endmodule"

6_gram_verilog_file_4231.v: 6_gram_verilog_file_4231.v:2:101-105: syntax error at token "logic"
6_gram_verilog_file_4231.v:2:475: syntax error at token "("
6_gram_verilog_file_4231.v:2:527-535: syntax error at token "endmodule"

6_gram_verilog_file_4238.v: 6_gram_verilog_file_4238.v:3:70-74: syntax error at token "logic"
6_gram_verilog_file_4238.v:3:89-94: syntax error at token "assign"
6_gram_verilog_file_4238.v:3:137-142: syntax error at token "always"
6_gram_verilog_file_4238.v:3:201-203: syntax error at token "end"

6_gram_verilog_file_4251.v: 6_gram_verilog_file_4251.v:2:140-144: syntax error at token "logic"
6_gram_verilog_file_4251.v:2:213: syntax error at token "("
6_gram_verilog_file_4251.v:2:334-342: syntax error at token "endmodule"

6_gram_verilog_file_4251.v: 6_gram_verilog_file_4251.v:2:186-190: syntax error at token "logic"
6_gram_verilog_file_4251.v:2:554-559: syntax error at token "assign"
6_gram_verilog_file_4251.v:2:625-630: syntax error at token "assign"
6_gram_verilog_file_4251.v:2:649-657: syntax error at token "endmodule"

6_gram_verilog_file_4256.v: 6_gram_verilog_file_4256.v:3:36-40: syntax error at token "logic"
6_gram_verilog_file_4256.v:3:199: syntax error at token "("
6_gram_verilog_file_4256.v:3:436-444: syntax error at token "endmodule"

6_gram_verilog_file_4267.v: 6_gram_verilog_file_4267.v:2:191-195: syntax error at token "logic"
6_gram_verilog_file_4267.v:2:244-249: syntax error at token "always"
6_gram_verilog_file_4267.v:2:315-317: syntax error at token "end"
6_gram_verilog_file_4267.v:2:456-464: syntax error at token "endmodule"

6_gram_verilog_file_4269.v: 6_gram_verilog_file_4269.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_4269.v:2:88-93: syntax error at token "always"
6_gram_verilog_file_4269.v:2:162-164: syntax error at token "end"

6_gram_verilog_file_4281.v: 6_gram_verilog_file_4281.v:2:353-355: syntax error at token "reg"
6_gram_verilog_file_4281.v:2:388-393: syntax error at token "assign"
6_gram_verilog_file_4281.v:2:411-416: syntax error at token "always"
6_gram_verilog_file_4281.v:2:464-465: syntax error at token "<="
6_gram_verilog_file_4281.v:2:477-478: syntax error at token "if"
6_gram_verilog_file_4281.v:2:506-509: syntax error at token "else"
6_gram_verilog_file_4281.v:2:532-534: syntax error at token "end"

6_gram_verilog_file_4304.v: 6_gram_verilog_file_4304.v:2:759-763: syntax error at token "logic"
6_gram_verilog_file_4304.v:2:1124-1129: syntax error at token "always"
6_gram_verilog_file_4304.v:2:1220-1222: syntax error at token "end"
6_gram_verilog_file_4304.v:2:1242-1250: syntax error at token "endmodule"

6_gram_verilog_file_4306.v: 6_gram_verilog_file_4306.v:2:53-57: syntax error at token "logic"
6_gram_verilog_file_4306.v:2:364-371: syntax error at token "generate"
6_gram_verilog_file_4306.v:2:431-433: syntax error at token "end"
6_gram_verilog_file_4306.v:2:513-515: syntax error at token "end"

6_gram_verilog_file_4310.v: 6_gram_verilog_file_4310.v:5:423-427: syntax error at token "logic"
6_gram_verilog_file_4310.v:5:508-513: syntax error at token "assign"
6_gram_verilog_file_4310.v:5:576-581: syntax error at token "assign"
6_gram_verilog_file_4310.v:5:696: syntax error at token "("
6_gram_verilog_file_4310.v:5:733-741: syntax error at token "endmodule"

6_gram_verilog_file_4314.v: 6_gram_verilog_file_4314.v:2:182-186: syntax error at token "logic"
6_gram_verilog_file_4314.v:2:323: syntax error at token "("
6_gram_verilog_file_4314.v:2:362-367: syntax error at token "assign"
6_gram_verilog_file_4314.v:2:390-398: syntax error at token "endmodule"

6_gram_verilog_file_4317.v: 6_gram_verilog_file_4317.v:4:449-453: syntax error at token "logic"
6_gram_verilog_file_4317.v:4:510-515: syntax error at token "always"
6_gram_verilog_file_4317.v:4:568: syntax error at token "{"
6_gram_verilog_file_4317.v:4:639-640: syntax error at token "<="
6_gram_verilog_file_4317.v:4:661-663: syntax error at token "end"

6_gram_verilog_file_4323.v: 6_gram_verilog_file_4323.v:2:279-283: syntax error at token "logic"
6_gram_verilog_file_4323.v:2:422-427: syntax error at token "assign"
6_gram_verilog_file_4323.v:2:517-525: syntax error at token "endmodule"

6_gram_verilog_file_4336.v: 6_gram_verilog_file_4336.v:2:202-204: syntax error at token "reg"
6_gram_verilog_file_4336.v:2:253-258: syntax error at token "assign"
6_gram_verilog_file_4336.v:2:409-414: syntax error at token "assign"
6_gram_verilog_file_4336.v:2:432-437: syntax error at token "assign"
6_gram_verilog_file_4336.v:2:459-464: syntax error at token "always"
6_gram_verilog_file_4336.v:2:570: syntax error at token "("
6_gram_verilog_file_4336.v:2:634-636: syntax error at token "end"

6_gram_verilog_file_4336.v: 6_gram_verilog_file_4336.v:2:598-602: syntax error at token "logic"
6_gram_verilog_file_4336.v:2:771-776: syntax error at token "assign"
6_gram_verilog_file_4336.v:2:820-825: syntax error at token "assign"
6_gram_verilog_file_4336.v:2:855-863: syntax error at token "endmodule"

6_gram_verilog_file_4342.v: 6_gram_verilog_file_4342.v:3:130-134: syntax error at token "logic"
6_gram_verilog_file_4342.v:3:196-204: syntax error at token "endmodule"

6_gram_verilog_file_4362.v: 6_gram_verilog_file_4362.v:2:132-136: syntax error at token "logic"
6_gram_verilog_file_4362.v:2:659-667: syntax error at token "endmodule"

6_gram_verilog_file_4374.v: 6_gram_verilog_file_4374.v:2:293-297: syntax error at token "logic"
6_gram_verilog_file_4374.v:2:329-334: syntax error at token "assign"
6_gram_verilog_file_4374.v:2:378: syntax error at token "("
6_gram_verilog_file_4374.v:2:430-435: syntax error at token "genvar"
6_gram_verilog_file_4374.v:2:670-678: syntax error at token "endmodule"

6_gram_verilog_file_4379.v: 6_gram_verilog_file_4379.v:2:149-153: syntax error at token "logic"
6_gram_verilog_file_4379.v:2:239-247: syntax error at token "endmodule"

6_gram_verilog_file_4390.v: 6_gram_verilog_file_4390.v:2:180-184: syntax error at token "logic"
6_gram_verilog_file_4390.v:2:233-238: syntax error at token "assign"
6_gram_verilog_file_4390.v:2:256-261: syntax error at token "always"
6_gram_verilog_file_4390.v:2:304-312: syntax error at token "endmodule"

6_gram_verilog_file_4413.v: 6_gram_verilog_file_4413.v:2:139-143: syntax error at token "logic"
6_gram_verilog_file_4413.v:2:240-245: syntax error at token "assign"
6_gram_verilog_file_4413.v:2:338-346: syntax error at token "endmodule"

6_gram_verilog_file_4419.v: 6_gram_verilog_file_4419.v:2:90-94: syntax error at token "logic"
6_gram_verilog_file_4419.v:2:208-213: syntax error at token "assign"
6_gram_verilog_file_4419.v:2:234-242: syntax error at token "endmodule"
6_gram_verilog_file_4419.v:2:360-365: syntax error at token "output"
6_gram_verilog_file_4419.v:2:374-379: syntax error at token "output"
6_gram_verilog_file_4419.v:2:388-393: syntax error at token "output"
6_gram_verilog_file_4419.v:2:402-406: syntax error at token "input"
6_gram_verilog_file_4419.v:2:415-419: syntax error at token "inout"
6_gram_verilog_file_4419.v:2:428-433: syntax error at token "output"
6_gram_verilog_file_4419.v:2:442-446: syntax error at token "inout"
6_gram_verilog_file_4419.v:2:455-460: syntax error at token "output"
6_gram_verilog_file_4419.v:2:486-491: syntax error at token "always"
6_gram_verilog_file_4419.v:2:540-542: syntax error at token "end"
6_gram_verilog_file_4419.v:2:587-595: syntax error at token "endmodule"

6_gram_verilog_file_4423.v: 6_gram_verilog_file_4423.v:3:113-115: syntax error at token "reg"
6_gram_verilog_file_4423.v:3:226-234: syntax error at token "endmodule"

6_gram_verilog_file_4437.v: 6_gram_verilog_file_4437.v:2:461-465: syntax error at token "logic"
6_gram_verilog_file_4437.v:2:817-822: syntax error at token "assign"
6_gram_verilog_file_4437.v:2:845-850: syntax error at token "assign"
6_gram_verilog_file_4437.v:2:898-905: syntax error at token "generate"
6_gram_verilog_file_4437.v:2:932: syntax error at token "("
6_gram_verilog_file_4437.v:2:961: syntax error at token ")"
6_gram_verilog_file_4437.v:2:1008-1010: syntax error at token "end"

6_gram_verilog_file_4457.v: 6_gram_verilog_file_4457.v:2:108-112: syntax error at token "logic"
6_gram_verilog_file_4457.v:2:144-149: syntax error at token "assign"
6_gram_verilog_file_4457.v:2:170-178: syntax error at token "endmodule"

6_gram_verilog_file_4462.v: 6_gram_verilog_file_4462.v:2:255-259: syntax error at token "logic"
6_gram_verilog_file_4462.v:2:275-280: syntax error at token "assign"
6_gram_verilog_file_4462.v:2:298-306: syntax error at token "endmodule"

6_gram_verilog_file_4463.v: 6_gram_verilog_file_4463.v:2:113-117: syntax error at token "logic"
6_gram_verilog_file_4463.v:2:760-765: syntax error at token "assign"
6_gram_verilog_file_4463.v:2:784-789: syntax error at token "always"
6_gram_verilog_file_4463.v:2:858-859: syntax error at token "<="
6_gram_verilog_file_4463.v:2:903-905: syntax error at token "end"
6_gram_verilog_file_4463.v:2:986-987: syntax error at token "if"
6_gram_verilog_file_4463.v:2:1078-1080: syntax error at token "end"
6_gram_verilog_file_4463.v:2:1151-1153: syntax error at token "end"

6_gram_verilog_file_4464.v: 6_gram_verilog_file_4464.v:2:496-500: syntax error at token "logic"
6_gram_verilog_file_4464.v:2:754-762: syntax error at token "endmodule"

6_gram_verilog_file_4464.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_13" at 5:18-23:; problematic formatter output is
// Seed: 921471454
`define pp_13 0
`timescale 1ps / 1 ps
`define pp_14 0
`default_nettype `pp_13
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_13;
  assign id_12 = 1'd0 && 1;
  logic id_14;
endmodule
<<EOF>>
6_gram_verilog_file_4472.v: 6_gram_verilog_file_4472.v:3:265-269: syntax error at token "logic"
6_gram_verilog_file_4472.v:3:421-426: syntax error at token "always"
6_gram_verilog_file_4472.v:3:487: syntax error at token "("
6_gram_verilog_file_4472.v:3:499-500: syntax error at token "if"
6_gram_verilog_file_4472.v:3:566-568: syntax error at token "end"
6_gram_verilog_file_4472.v:4:218-223: syntax error at token "assign"
6_gram_verilog_file_4472.v:4:256-264: syntax error at token "endmodule"

6_gram_verilog_file_4474.v: 6_gram_verilog_file_4474.v:3:140-144: syntax error at token "logic"
6_gram_verilog_file_4474.v:3:564-572: syntax error at token "endmodule"

6_gram_verilog_file_4477.v: 6_gram_verilog_file_4477.v:2:81-85: syntax error at token "logic"
6_gram_verilog_file_4477.v:2:259-264: syntax error at token "always"
6_gram_verilog_file_4477.v:2:310-312: syntax error at token "end"

6_gram_verilog_file_4482.v: 6_gram_verilog_file_4482.v:4:186-190: syntax error at token "logic"
6_gram_verilog_file_4482.v:4:527: syntax error at token "("
6_gram_verilog_file_4482.v:4:768-776: syntax error at token "endmodule"

6_gram_verilog_file_4487.v: 6_gram_verilog_file_4487.v:2:696-700: syntax error at token "logic"
6_gram_verilog_file_4487.v:2:878: syntax error at token "("
6_gram_verilog_file_4487.v:2:931-936: syntax error at token "assign"
6_gram_verilog_file_4487.v:2:1037-1042: syntax error at token "assign"
6_gram_verilog_file_4487.v:2:1079-1087: syntax error at token "endmodule"

6_gram_verilog_file_4487.v: 6_gram_verilog_file_4487.v:2:85-89: syntax error at token "logic"
6_gram_verilog_file_4487.v:2:120-125: syntax error at token "assign"
6_gram_verilog_file_4487.v:2:146-151: syntax error at token "assign"
6_gram_verilog_file_4487.v:2:172-177: syntax error at token "assign"
6_gram_verilog_file_4487.v:2:201: syntax error at token "("
6_gram_verilog_file_4487.v:2:250-258: syntax error at token "endmodule"

6_gram_verilog_file_4497.v: 6_gram_verilog_file_4497.v:3:77-81: syntax error at token "logic"
6_gram_verilog_file_4497.v:3:159-166: syntax error at token "generate"
6_gram_verilog_file_4497.v:3:244-246: syntax error at token "end"
6_gram_verilog_file_4497.v:3:272: syntax error at token "1"
6_gram_verilog_file_4497.v:3:296: syntax error at token ")"
6_gram_verilog_file_4497.v:3:343-345: syntax error at token "end"
6_gram_verilog_file_4497.v:3:431-433: syntax error at token "end"

6_gram_verilog_file_4499.v: 6_gram_verilog_file_4499.v:2:628-632: syntax error at token "logic"
6_gram_verilog_file_4499.v:2:780: syntax error at token "("
6_gram_verilog_file_4499.v:2:826-834: syntax error at token "endmodule"

6_gram_verilog_file_4507.v: 6_gram_verilog_file_4507.v:2:92-96: syntax error at token "logic"
6_gram_verilog_file_4507.v:2:413-418: syntax error at token "assign"
6_gram_verilog_file_4507.v:2:441-446: syntax error at token "always"
6_gram_verilog_file_4507.v:2:509-512: syntax error at token "else"
6_gram_verilog_file_4507.v:2:548-549: syntax error at token "<="
6_gram_verilog_file_4507.v:2:558-560: syntax error at token "end"
6_gram_verilog_file_4507.v:2:633-638: syntax error at token "always"
6_gram_verilog_file_4507.v:2:698-701: syntax error at token "else"
6_gram_verilog_file_4507.v:2:764-766: syntax error at token "end"

6_gram_verilog_file_4513.v: 6_gram_verilog_file_4513.v:2:189-193: syntax error at token "logic"
6_gram_verilog_file_4513.v:2:290-295: syntax error at token "assign"
6_gram_verilog_file_4513.v:2:334-342: syntax error at token "endmodule"

6_gram_verilog_file_4517.v: 6_gram_verilog_file_4517.v:2:123-125: syntax error at token "reg"
6_gram_verilog_file_4517.v:2:217-225: syntax error at token "endmodule"

6_gram_verilog_file_4519.v: 6_gram_verilog_file_4519.v:3:35-37: syntax error at token "reg"
6_gram_verilog_file_4519.v:3:69-74: syntax error at token "assign"
6_gram_verilog_file_4519.v:3:158-163: syntax error at token "always"
6_gram_verilog_file_4519.v:3:210-212: syntax error at token "end"

6_gram_verilog_file_4524.v: 6_gram_verilog_file_4524.v:2:92-96: syntax error at token "logic"
6_gram_verilog_file_4524.v:2:348: syntax error at token "("
6_gram_verilog_file_4524.v:2:497-505: syntax error at token "endmodule"

6_gram_verilog_file_4528.v: 6_gram_verilog_file_4528.v:2:107-111: syntax error at token "logic"
6_gram_verilog_file_4528.v:2:266-271: syntax error at token "always"
6_gram_verilog_file_4528.v:2:373: syntax error at token "("
6_gram_verilog_file_4528.v:2:411-413: syntax error at token "end"

6_gram_verilog_file_4548.v: 6_gram_verilog_file_4548.v:2:223-227: syntax error at token "logic"
6_gram_verilog_file_4548.v:2:344-352: syntax error at token "endmodule"

6_gram_verilog_file_4560.v: 6_gram_verilog_file_4560.v:3:133-137: syntax error at token "logic"
6_gram_verilog_file_4560.v:3:426: syntax error at token "("
6_gram_verilog_file_4560.v:3:453-461: syntax error at token "endmodule"

6_gram_verilog_file_4587.v: 6_gram_verilog_file_4587.v:2:343-347: syntax error at token "logic"
6_gram_verilog_file_4587.v:2:393: syntax error at token "("
6_gram_verilog_file_4587.v:2:510-518: syntax error at token "endmodule"

6_gram_verilog_file_4603.v: 6_gram_verilog_file_4603.v:2:431-435: syntax error at token "logic"
6_gram_verilog_file_4603.v:2:543-548: syntax error at token "always"
6_gram_verilog_file_4603.v:2:719-721: syntax error at token "end"
6_gram_verilog_file_4603.v:2:759-762: syntax error at token "else"
6_gram_verilog_file_4603.v:2:790-792: syntax error at token "end"

6_gram_verilog_file_4627.v: 6_gram_verilog_file_4627.v:4:59-63: syntax error at token "logic"
6_gram_verilog_file_4627.v:4:137-145: syntax error at token "endmodule"

6_gram_verilog_file_4685.v: 6_gram_verilog_file_4685.v:2:396-400: syntax error at token "logic"
6_gram_verilog_file_4685.v:2:433-438: syntax error at token "assign"
6_gram_verilog_file_4685.v:2:466-474: syntax error at token "endmodule"

6_gram_verilog_file_4700.v: 6_gram_verilog_file_4700.v:2:325-329: syntax error at token "logic"
6_gram_verilog_file_4700.v:2:627-632: syntax error at token "assign"
6_gram_verilog_file_4700.v:2:717-725: syntax error at token "endmodule"

6_gram_verilog_file_4705.v: 6_gram_verilog_file_4705.v:2:174-176: syntax error at token "wor"
6_gram_verilog_file_4705.v:2:214: syntax error at token "("
6_gram_verilog_file_4705.v:2:249-254: syntax error at token "assign"
6_gram_verilog_file_4705.v:2:275-280: syntax error at token "assign"
6_gram_verilog_file_4705.v:2:326-334: syntax error at token "endmodule"

6_gram_verilog_file_4737.v: 6_gram_verilog_file_4737.v:3:205-209: syntax error at token "logic"
6_gram_verilog_file_4737.v:3:735-743: syntax error at token "endmodule"

6_gram_verilog_file_4739.v: 6_gram_verilog_file_4739.v:2:261-265: syntax error at token "logic"
6_gram_verilog_file_4739.v:2:299-304: syntax error at token "always"
6_gram_verilog_file_4739.v:2:354-362: syntax error at token "endmodule"

6_gram_verilog_file_4754.v: 6_gram_verilog_file_4754.v:2:133-137: syntax error at token "logic"
6_gram_verilog_file_4754.v:2:248-253: syntax error at token "always"
6_gram_verilog_file_4754.v:2:294-296: syntax error at token "end"

6_gram_verilog_file_4758.v: 6_gram_verilog_file_4758.v:3:153-157: syntax error at token "logic"
6_gram_verilog_file_4758.v:3:720: syntax error at token "("
6_gram_verilog_file_4758.v:3:753-761: syntax error at token "endmodule"

6_gram_verilog_file_4766.v: 6_gram_verilog_file_4766.v:2:81-85: syntax error at token "logic"
6_gram_verilog_file_4766.v:2:124-129: syntax error at token "assign"
6_gram_verilog_file_4766.v:2:165-173: syntax error at token "endmodule"

6_gram_verilog_file_4804.v: 6_gram_verilog_file_4804.v:3:106-110: syntax error at token "logic"
6_gram_verilog_file_4804.v:3:143-148: syntax error at token "assign"
6_gram_verilog_file_4804.v:3:178-186: syntax error at token "endmodule"

6_gram_verilog_file_4829.v: 6_gram_verilog_file_4829.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_4829.v:2:243-248: syntax error at token "assign"
6_gram_verilog_file_4829.v:2:266-274: syntax error at token "endmodule"

6_gram_verilog_file_4829.v: 6_gram_verilog_file_4829.v:2:102-106: syntax error at token "logic"
6_gram_verilog_file_4829.v:2:179-184: syntax error at token "assign"
6_gram_verilog_file_4829.v:2:205-210: syntax error at token "assign"
6_gram_verilog_file_4829.v:2:263-271: syntax error at token "endmodule"

6_gram_verilog_file_4846.v: 6_gram_verilog_file_4846.v:2:692-696: syntax error at token "logic"
6_gram_verilog_file_4846.v:2:939-944: syntax error at token "assign"
6_gram_verilog_file_4846.v:2:1004: syntax error at token "("
6_gram_verilog_file_4846.v:2:1049: syntax error at token "("
6_gram_verilog_file_4846.v:2:1138-1143: syntax error at token "always"
6_gram_verilog_file_4846.v:2:1184-1192: syntax error at token "endmodule"

6_gram_verilog_file_4853.v: 6_gram_verilog_file_4853.v:2:145: syntax error at token "#"

6_gram_verilog_file_4864.v: 6_gram_verilog_file_4864.v:2:116-120: syntax error at token "logic"
6_gram_verilog_file_4864.v:2:372-380: syntax error at token "endmodule"

6_gram_verilog_file_4896.v: 6_gram_verilog_file_4896.v:2:59-63: syntax error at token "logic"
6_gram_verilog_file_4896.v:2:388-393: syntax error at token "assign"
6_gram_verilog_file_4896.v:2:464-469: syntax error at token "assign"
6_gram_verilog_file_4896.v:2:488-493: syntax error at token "assign"
6_gram_verilog_file_4896.v:2:522-530: syntax error at token "endmodule"

6_gram_verilog_file_4908.v: 6_gram_verilog_file_4908.v:2:57-61: syntax error at token "logic"
6_gram_verilog_file_4908.v:2:538-546: syntax error at token "endmodule"

6_gram_verilog_file_4923.v: 6_gram_verilog_file_4923.v:2:408-412: syntax error at token "logic"
6_gram_verilog_file_4923.v:2:530-535: syntax error at token "assign"
6_gram_verilog_file_4923.v:2:580-585: syntax error at token "assign"
6_gram_verilog_file_4923.v:2:637-645: syntax error at token "endmodule"

6_gram_verilog_file_4987.v: 6_gram_verilog_file_4987.v:2:156-160: syntax error at token "logic"
6_gram_verilog_file_4987.v:2:191-196: syntax error at token "assign"
6_gram_verilog_file_4987.v:2:217-225: syntax error at token "endmodule"

6_gram_verilog_file_4987.v: 6_gram_verilog_file_4987.v:2:92-96: syntax error at token "logic"
6_gram_verilog_file_4987.v:2:111-116: syntax error at token "assign"
6_gram_verilog_file_4987.v:2:161: syntax error at token "("
6_gram_verilog_file_4987.v:2:204-212: syntax error at token "endmodule"

6_gram_verilog_file_4994.v: 6_gram_verilog_file_4994.v:5:109-113: syntax error at token "logic"
6_gram_verilog_file_4994.v:5:533: syntax error at token "("
6_gram_verilog_file_4994.v:5:587-592: syntax error at token "assign"
6_gram_verilog_file_4994.v:5:615-620: syntax error at token "assign"
6_gram_verilog_file_4994.v:5:655-660: syntax error at token "assign"
6_gram_verilog_file_4994.v:5:711-716: syntax error at token "assign"
6_gram_verilog_file_4994.v:5:734-739: syntax error at token "assign"
6_gram_verilog_file_4994.v:5:875: syntax error at token "("
6_gram_verilog_file_4994.v:5:1034-1039: syntax error at token "assign"
6_gram_verilog_file_4994.v:5:1084-1092: syntax error at token "endmodule"

6_gram_verilog_file_4995.v: 6_gram_verilog_file_4995.v:2:85-89: syntax error at token "logic"
6_gram_verilog_file_4995.v:2:145-153: syntax error at token "endmodule"

6_gram_verilog_file_5001.v: 6_gram_verilog_file_5001.v:2:223-227: syntax error at token "logic"
6_gram_verilog_file_5001.v:2:339-344: syntax error at token "assign"
6_gram_verilog_file_5001.v:2:441-446: syntax error at token "assign"
6_gram_verilog_file_5001.v:2:468-476: syntax error at token "endmodule"

6_gram_verilog_file_5012.v: 6_gram_verilog_file_5012.v:2:56-58: syntax error at token "reg"
6_gram_verilog_file_5012.v:2:145-150: syntax error at token "always"
6_gram_verilog_file_5012.v:2:232-233: syntax error at token "<="
6_gram_verilog_file_5012.v:2:245-247: syntax error at token "end"
6_gram_verilog_file_5012.v:2:350-358: syntax error at token "endmodule"

6_gram_verilog_file_5019.v: 6_gram_verilog_file_5019.v:2:102-106: syntax error at token "logic"
6_gram_verilog_file_5019.v:2:137-142: syntax error at token "assign"
6_gram_verilog_file_5019.v:2:176: syntax error at token "("
6_gram_verilog_file_5019.v:2:264-272: syntax error at token "endmodule"

6_gram_verilog_file_5023.v: 6_gram_verilog_file_5023.v:2:77-81: syntax error at token "logic"
6_gram_verilog_file_5023.v:2:156-161: syntax error at token "always"
6_gram_verilog_file_5023.v:2:238-239: syntax error at token "<="
6_gram_verilog_file_5023.v:2:254-255: syntax error at token "<="
6_gram_verilog_file_5023.v:2:264-266: syntax error at token "end"
6_gram_verilog_file_5023.v:2:366-368: syntax error at token "end"

6_gram_verilog_file_5031.v: 6_gram_verilog_file_5031.v:2:77-81: syntax error at token "logic"
6_gram_verilog_file_5031.v:2:121-128: syntax error at token "generate"
6_gram_verilog_file_5031.v:2:157: syntax error at token "1"
6_gram_verilog_file_5031.v:2:175: syntax error at token ")"
6_gram_verilog_file_5031.v:2:231-233: syntax error at token "end"
6_gram_verilog_file_5031.v:2:274-282: syntax error at token "endmodule"

6_gram_verilog_file_5033.v: 6_gram_verilog_file_5033.v:2:132-136: syntax error at token "logic"
6_gram_verilog_file_5033.v:2:588-593: syntax error at token "assign"
6_gram_verilog_file_5033.v:2:611-619: syntax error at token "endmodule"

6_gram_verilog_file_5037.v: 6_gram_verilog_file_5037.v:2:173-177: syntax error at token "logic"
6_gram_verilog_file_5037.v:2:232-237: syntax error at token "always"
6_gram_verilog_file_5037.v:2:309-311: syntax error at token "end"
6_gram_verilog_file_5037.v:2:348-353: syntax error at token "assign"
6_gram_verilog_file_5037.v:2:371-379: syntax error at token "endmodule"

6_gram_verilog_file_5037.v: 6_gram_verilog_file_5037.v:2:97-101: syntax error at token "logic"
6_gram_verilog_file_5037.v:2:305-310: syntax error at token "genvar"
6_gram_verilog_file_5037.v:2:330: syntax error at token "("
6_gram_verilog_file_5037.v:2:389-394: syntax error at token "assign"
6_gram_verilog_file_5037.v:2:412-420: syntax error at token "endmodule"

6_gram_verilog_file_5039.v: 6_gram_verilog_file_5039.v:2:326-330: syntax error at token "logic"
6_gram_verilog_file_5039.v:2:493-501: syntax error at token "endmodule"

6_gram_verilog_file_5048.v: 6_gram_verilog_file_5048.v:2:237-241: syntax error at token "logic"
6_gram_verilog_file_5048.v:2:690-695: syntax error at token "assign"
6_gram_verilog_file_5048.v:2:763-771: syntax error at token "endmodule"

6_gram_verilog_file_5051.v: 6_gram_verilog_file_5051.v:2:291-295: syntax error at token "logic"
6_gram_verilog_file_5051.v:2:425-430: syntax error at token "always"
6_gram_verilog_file_5051.v:2:473-481: syntax error at token "endmodule"

6_gram_verilog_file_5074.v: 6_gram_verilog_file_5074.v:3:53-57: syntax error at token "logic"
6_gram_verilog_file_5074.v:3:162-167: syntax error at token "assign"
6_gram_verilog_file_5074.v:3:185-193: syntax error at token "endmodule"

6_gram_verilog_file_5081.v: 6_gram_verilog_file_5081.v:2:75-79: syntax error at token "logic"
6_gram_verilog_file_5081.v:2:229-237: syntax error at token "endmodule"

6_gram_verilog_file_5081.v: 6_gram_verilog_file_5081.v:4:180-184: syntax error at token "logic"
6_gram_verilog_file_5081.v:4:775-780: syntax error at token "assign"
6_gram_verilog_file_5081.v:4:808-816: syntax error at token "endmodule"

6_gram_verilog_file_5097.v: 6_gram_verilog_file_5097.v:2:288-291: syntax error at token "tri1"
6_gram_verilog_file_5097.v:2:369-374: syntax error at token "assign"
6_gram_verilog_file_5097.v:2:424-432: syntax error at token "endmodule"

6_gram_verilog_file_5113.v: 6_gram_verilog_file_5113.v:2:153-157: syntax error at token "logic"
6_gram_verilog_file_5113.v:2:219-224: syntax error at token "assign"
6_gram_verilog_file_5113.v:2:245-253: syntax error at token "endmodule"

6_gram_verilog_file_5133.v: 6_gram_verilog_file_5133.v:2:477-481: syntax error at token "logic"
6_gram_verilog_file_5133.v:2:563: syntax error at token "("
6_gram_verilog_file_5133.v:2:587-595: syntax error at token "endmodule"

6_gram_verilog_file_5133.v: 6_gram_verilog_file_5133.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_5133.v:2:88-94: syntax error at token "specify"
6_gram_verilog_file_5133.v:2:123-132: syntax error at token "endspecify"
6_gram_verilog_file_5133.v:2:161-166: syntax error at token "always"
6_gram_verilog_file_5133.v:2:204-206: syntax error at token "end"

6_gram_verilog_file_5134.v: 6_gram_verilog_file_5134.v:2:259-261: syntax error at token "reg"
6_gram_verilog_file_5134.v:2:396: syntax error at token "("
6_gram_verilog_file_5134.v:2:439: syntax error at token "("
6_gram_verilog_file_5134.v:2:551-556: syntax error at token "assign"
6_gram_verilog_file_5134.v:2:579-584: syntax error at token "always"
6_gram_verilog_file_5134.v:2:635-637: syntax error at token "end"
6_gram_verilog_file_5134.v:2:655-660: syntax error at token "always"
6_gram_verilog_file_5134.v:2:729-730: syntax error at token "<="
6_gram_verilog_file_5134.v:2:762-763: syntax error at token "<="
6_gram_verilog_file_5134.v:2:779-780: syntax error at token "<="
6_gram_verilog_file_5134.v:2:792-794: syntax error at token "end"
6_gram_verilog_file_5134.v:2:814-819: syntax error at token "assign"
6_gram_verilog_file_5134.v:2:855: syntax error at token "("
6_gram_verilog_file_5134.v:2:895-903: syntax error at token "endmodule"

6_gram_verilog_file_5138.v: 6_gram_verilog_file_5138.v:2:60-64: syntax error at token "logic"
6_gram_verilog_file_5138.v:2:341-346: syntax error at token "assign"
6_gram_verilog_file_5138.v:2:374: syntax error at token "("
6_gram_verilog_file_5138.v:2:392-397: syntax error at token "assign"
6_gram_verilog_file_5138.v:2:458-466: syntax error at token "endmodule"
6_gram_verilog_file_5138.v:2:768-773: syntax error at token "assign"
6_gram_verilog_file_5138.v:2:797-802: syntax error at token "always"
6_gram_verilog_file_5138.v:2:847-852: syntax error at token "assign"
6_gram_verilog_file_5138.v:2:874-882: syntax error at token "endmodule"

6_gram_verilog_file_5138.v: 6_gram_verilog_file_5138.v:2:220-224: syntax error at token "logic"
6_gram_verilog_file_5138.v:2:535-540: syntax error at token "assign"
6_gram_verilog_file_5138.v:2:634-641: syntax error at token "generate"
6_gram_verilog_file_5138.v:2:667-669: syntax error at token "for"
6_gram_verilog_file_5138.v:2:729: syntax error at token ")"
6_gram_verilog_file_5138.v:2:785-787: syntax error at token "end"

6_gram_verilog_file_5144.v: 6_gram_verilog_file_5144.v:2:75-79: syntax error at token "logic"
6_gram_verilog_file_5144.v:2:114-119: syntax error at token "always"
6_gram_verilog_file_5144.v:2:171-179: syntax error at token "endmodule"

6_gram_verilog_file_5162.v: 6_gram_verilog_file_5162.v:2:152-156: syntax error at token "logic"
6_gram_verilog_file_5162.v:2:203-211: syntax error at token "endmodule"

6_gram_verilog_file_5162.v: 6_gram_verilog_file_5162.v:2:201-205: syntax error at token "logic"
6_gram_verilog_file_5162.v:2:220-225: syntax error at token "always"
6_gram_verilog_file_5162.v:2:303-305: syntax error at token "end"

6_gram_verilog_file_5170.v: 6_gram_verilog_file_5170.v:3:57-59: syntax error at token "reg"
6_gram_verilog_file_5170.v:3:222-227: syntax error at token "always"
6_gram_verilog_file_5170.v:3:277-279: syntax error at token "end"

6_gram_verilog_file_5172.v: 6_gram_verilog_file_5172.v:4:37-41: syntax error at token "logic"
6_gram_verilog_file_5172.v:4:270: syntax error at token "("
6_gram_verilog_file_5172.v:4:282-290: syntax error at token "endmodule"

6_gram_verilog_file_5173.v: 6_gram_verilog_file_5173.v:2:69-73: syntax error at token "logic"
6_gram_verilog_file_5173.v:2:135: syntax error at token "("
6_gram_verilog_file_5173.v:2:224-229: syntax error at token "assign"
6_gram_verilog_file_5173.v:2:256-264: syntax error at token "endmodule"

6_gram_verilog_file_5179.v: 6_gram_verilog_file_5179.v:2:308-312: syntax error at token "logic"
6_gram_verilog_file_5179.v:2:328-333: syntax error at token "assign"
6_gram_verilog_file_5179.v:2:351-356: syntax error at token "assign"
6_gram_verilog_file_5179.v:2:394-402: syntax error at token "endmodule"

6_gram_verilog_file_5203.v: 6_gram_verilog_file_5203.v:4:52-56: syntax error at token "logic"
6_gram_verilog_file_5203.v:4:458: syntax error at token "("
6_gram_verilog_file_5203.v:4:548-553: syntax error at token "always"
6_gram_verilog_file_5203.v:4:628-629: syntax error at token "<="
6_gram_verilog_file_5203.v:4:661-664: syntax error at token "wait"
6_gram_verilog_file_5203.v:4:688-689: syntax error at token "<="
6_gram_verilog_file_5203.v:4:718-719: syntax error at token "<="
6_gram_verilog_file_5203.v:4:750-752: syntax error at token "end"

6_gram_verilog_file_5206.v: 6_gram_verilog_file_5206.v:3:178-182: syntax error at token "logic"
6_gram_verilog_file_5206.v:3:224-232: syntax error at token "endmodule"

6_gram_verilog_file_5206.v: 6_gram_verilog_file_5206.v:3:431-435: syntax error at token "logic"
6_gram_verilog_file_5206.v:3:1161-1169: syntax error at token "endmodule"

6_gram_verilog_file_5207.v: 6_gram_verilog_file_5207.v:2:184-187: syntax error at token "real"
6_gram_verilog_file_5207.v:2:241-249: syntax error at token "endmodule"

6_gram_verilog_file_5209.v: 6_gram_verilog_file_5209.v:2:54-58: syntax error at token "logic"
6_gram_verilog_file_5209.v:2:96: syntax error at token "("
6_gram_verilog_file_5209.v:2:126-131: syntax error at token "assign"
6_gram_verilog_file_5209.v:2:174-182: syntax error at token "endmodule"

6_gram_verilog_file_5215.v: 6_gram_verilog_file_5215.v:2:210-214: syntax error at token "logic"
6_gram_verilog_file_5215.v:2:458-466: syntax error at token "endmodule"

6_gram_verilog_file_5215.v: 6_gram_verilog_file_5215.v:2:84-88: syntax error at token "logic"
6_gram_verilog_file_5215.v:2:229: syntax error at token "("
6_gram_verilog_file_5215.v:2:340: syntax error at token "("
6_gram_verilog_file_5215.v:2:370-378: syntax error at token "endmodule"

6_gram_verilog_file_5244.v: 6_gram_verilog_file_5244.v:2:171-175: syntax error at token "logic"
6_gram_verilog_file_5244.v:2:240-245: syntax error at token "assign"
6_gram_verilog_file_5244.v:2:267-275: syntax error at token "endmodule"

6_gram_verilog_file_5265.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_16" at 20:18-23:; problematic formatter output is
// Seed: 2506086477
`default_nettype id_0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`default_nettype `pp_16
`define pp_18 0
`define pp_19 0
`define pp_20 0
`define pp_21 0
`define pp_22 0
`define pp_23 0
`define pp_24 0
`define pp_25 0
`define pp_26 0
`define pp_27 0
`define pp_28 0
`define pp_29 0
`define pp_30 0
`define pp_31 0
`define pp_32 0
`define pp_33 0
`define pp_34 0
`timescale 1ps / 1 ps `default_nettype wire
<<EOF>>
6_gram_verilog_file_5267.v: 6_gram_verilog_file_5267.v:2:53-57: syntax error at token "logic"
6_gram_verilog_file_5267.v:2:112-117: syntax error at token "assign"
6_gram_verilog_file_5267.v:2:169: syntax error at token "("
6_gram_verilog_file_5267.v:2:181-186: syntax error at token "assign"
6_gram_verilog_file_5267.v:2:255: syntax error at token "("
6_gram_verilog_file_5267.v:2:296-301: syntax error at token "assign"
6_gram_verilog_file_5267.v:2:335-340: syntax error at token "assign"
6_gram_verilog_file_5267.v:2:395-400: syntax error at token "assign"
6_gram_verilog_file_5267.v:2:418-426: syntax error at token "endmodule"

6_gram_verilog_file_5269.v: 6_gram_verilog_file_5269.v:2:53-57: syntax error at token "logic"
6_gram_verilog_file_5269.v:2:103-108: syntax error at token "assign"
6_gram_verilog_file_5269.v:2:172-180: syntax error at token "endmodule"

6_gram_verilog_file_5283.v: 6_gram_verilog_file_5283.v:2:123-126: syntax error at token "real"
6_gram_verilog_file_5283.v:2:141-146: syntax error at token "assign"
6_gram_verilog_file_5283.v:2:189-197: syntax error at token "endmodule"

6_gram_verilog_file_5287.v: 6_gram_verilog_file_5287.v:3:138-142: syntax error at token "logic"
6_gram_verilog_file_5287.v:3:206-211: syntax error at token "assign"
6_gram_verilog_file_5287.v:3:238-246: syntax error at token "endmodule"

6_gram_verilog_file_5287.v: 6_gram_verilog_file_5287.v:2:626-630: syntax error at token "logic"
6_gram_verilog_file_5287.v:2:646-651: syntax error at token "assign"
6_gram_verilog_file_5287.v:2:683-688: syntax error at token "always"
6_gram_verilog_file_5287.v:2:786-787: syntax error at token "if"
6_gram_verilog_file_5287.v:2:819-822: syntax error at token "else"
6_gram_verilog_file_5287.v:2:870-872: syntax error at token "end"
6_gram_verilog_file_5287.v:2:891-893: syntax error at token "end"

6_gram_verilog_file_5311.v: 6_gram_verilog_file_5311.v:2:52-56: syntax error at token "logic"
6_gram_verilog_file_5311.v:2:77: syntax error at token "("
6_gram_verilog_file_5311.v:2:101-109: syntax error at token "endmodule"

6_gram_verilog_file_5322.v: 6_gram_verilog_file_5322.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_5322.v:2:185-190: syntax error at token "always"
6_gram_verilog_file_5322.v:2:255-263: syntax error at token "endmodule"

6_gram_verilog_file_5324.v: 6_gram_verilog_file_5324.v:2:115-119: syntax error at token "logic"
6_gram_verilog_file_5324.v:2:279-284: syntax error at token "assign"
6_gram_verilog_file_5324.v:2:306-314: syntax error at token "endmodule"

6_gram_verilog_file_5362.v: 6_gram_verilog_file_5362.v:3:208-212: syntax error at token "logic"
6_gram_verilog_file_5362.v:3:227-232: syntax error at token "assign"
6_gram_verilog_file_5362.v:3:250-255: syntax error at token "assign"
6_gram_verilog_file_5362.v:3:276-284: syntax error at token "endmodule"

6_gram_verilog_file_5397.v: 6_gram_verilog_file_5397.v:2:399-403: syntax error at token "logic"
6_gram_verilog_file_5397.v:2:434-439: syntax error at token "always"
6_gram_verilog_file_5397.v:2:543-546: syntax error at token "else"
6_gram_verilog_file_5397.v:2:573-575: syntax error at token "end"
6_gram_verilog_file_5397.v:2:605-613: syntax error at token "endmodule"

6_gram_verilog_file_5406.v: 6_gram_verilog_file_5406.v:2:59-63: syntax error at token "logic"
6_gram_verilog_file_5406.v:2:137: syntax error at token "("
6_gram_verilog_file_5406.v:2:486-493: syntax error at token "defparam"
6_gram_verilog_file_5406.v:2:520-528: syntax error at token "endmodule"

6_gram_verilog_file_5423.v: 6_gram_verilog_file_5423.v:3:88-92: syntax error at token "logic"
6_gram_verilog_file_5423.v:3:219-227: syntax error at token "endmodule"

6_gram_verilog_file_5423.v: 6_gram_verilog_file_5423.v:2:172-176: syntax error at token "logic"
6_gram_verilog_file_5423.v:2:337-342: syntax error at token "assign"
6_gram_verilog_file_5423.v:2:422-427: syntax error at token "assign"
6_gram_verilog_file_5423.v:2:448-453: syntax error at token "always"
6_gram_verilog_file_5423.v:2:503-505: syntax error at token "end"
6_gram_verilog_file_5423.v:2:549-557: syntax error at token "endmodule"

6_gram_verilog_file_5431.v: 6_gram_verilog_file_5431.v:3:246-250: syntax error at token "logic"
6_gram_verilog_file_5431.v:3:427-435: syntax error at token "endmodule"

6_gram_verilog_file_5483.v: 6_gram_verilog_file_5483.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_5483.v:2:295-302: syntax error at token "defparam"
6_gram_verilog_file_5483.v:2:350: syntax error at token "("
6_gram_verilog_file_5483.v:2:380-385: syntax error at token "assign"
6_gram_verilog_file_5483.v:2:421-429: syntax error at token "endmodule"

6_gram_verilog_file_5495.v: 6_gram_verilog_file_5495.v:2:89-91: syntax error at token "reg"
6_gram_verilog_file_5495.v:2:106-111: syntax error at token "assign"
6_gram_verilog_file_5495.v:2:132-137: syntax error at token "always"
6_gram_verilog_file_5495.v:2:209-210: syntax error at token "<="
6_gram_verilog_file_5495.v:2:222-224: syntax error at token "end"

6_gram_verilog_file_5519.v: 6_gram_verilog_file_5519.v:2:53-57: syntax error at token "logic"
6_gram_verilog_file_5519.v:2:365-373: syntax error at token "endmodule"

6_gram_verilog_file_5523.v: 6_gram_verilog_file_5523.v:2:355-359: syntax error at token "logic"
6_gram_verilog_file_5523.v:2:707-712: syntax error at token "assign"
6_gram_verilog_file_5523.v:2:734-742: syntax error at token "endmodule"

6_gram_verilog_file_5540.v: 6_gram_verilog_file_5540.v:2:110-114: syntax error at token "logic"
6_gram_verilog_file_5540.v:2:386-391: syntax error at token "assign"
6_gram_verilog_file_5540.v:2:412-417: syntax error at token "assign"
6_gram_verilog_file_5540.v:2:440-445: syntax error at token "assign"
6_gram_verilog_file_5540.v:2:472-480: syntax error at token "endmodule"

6_gram_verilog_file_5554.v: 6_gram_verilog_file_5554.v:2:69-73: syntax error at token "logic"
6_gram_verilog_file_5554.v:2:139-147: syntax error at token "endmodule"

6_gram_verilog_file_5560.v: 6_gram_verilog_file_5560.v:3:205: syntax error at token "("

6_gram_verilog_file_5568.v: 6_gram_verilog_file_5568.v:3:195-199: syntax error at token "logic"
6_gram_verilog_file_5568.v:3:381-386: syntax error at token "assign"
6_gram_verilog_file_5568.v:3:536-544: syntax error at token "endmodule"

6_gram_verilog_file_5574.v: 6_gram_verilog_file_5574.v:2:106-110: syntax error at token "logic"
6_gram_verilog_file_5574.v:2:162: syntax error at token "("
6_gram_verilog_file_5574.v:2:336-344: syntax error at token "endmodule"

6_gram_verilog_file_5597.v: 6_gram_verilog_file_5597.v:3:42-46: syntax error at token "logic"
6_gram_verilog_file_5597.v:3:181-186: syntax error at token "assign"
6_gram_verilog_file_5597.v:3:204-212: syntax error at token "endmodule"

6_gram_verilog_file_5604.v: 6_gram_verilog_file_5604.v:4:61-65: syntax error at token "logic"
6_gram_verilog_file_5604.v:4:294-302: syntax error at token "endmodule"

6_gram_verilog_file_5618.v: 6_gram_verilog_file_5618.v:2:134-138: syntax error at token "logic"
6_gram_verilog_file_5618.v:2:572-580: syntax error at token "endmodule"

6_gram_verilog_file_5624.v: 6_gram_verilog_file_5624.v:2:354-358: syntax error at token "logic"
6_gram_verilog_file_5624.v:2:392-397: syntax error at token "always"
6_gram_verilog_file_5624.v:2:462-470: syntax error at token "endmodule"

6_gram_verilog_file_5642.v: 6_gram_verilog_file_5642.v:2:35-37: syntax error at token "reg"
6_gram_verilog_file_5642.v:2:52-57: syntax error at token "assign"
6_gram_verilog_file_5642.v:2:78-83: syntax error at token "assign"
6_gram_verilog_file_5642.v:2:173-181: syntax error at token "endmodule"

6_gram_verilog_file_5642.v: 6_gram_verilog_file_5642.v:40:92-96: syntax error at token "logic"
6_gram_verilog_file_5642.v:40:111-116: syntax error at token "assign"
6_gram_verilog_file_5642.v:40:137-144: syntax error at token "defparam"
6_gram_verilog_file_5642.v:40:190-195: syntax error at token "assign"
6_gram_verilog_file_5642.v:40:213-221: syntax error at token "endmodule"

6_gram_verilog_file_5642.v: 6_gram_verilog_file_5642.v:2:345-349: syntax error at token "logic"
6_gram_verilog_file_5642.v:2:365-370: syntax error at token "assign"
6_gram_verilog_file_5642.v:2:414-419: syntax error at token "assign"
6_gram_verilog_file_5642.v:2:438-446: syntax error at token "endmodule"

6_gram_verilog_file_5650.v: 6_gram_verilog_file_5650.v:3:92-96: syntax error at token "logic"
6_gram_verilog_file_5650.v:3:486-491: syntax error at token "assign"
6_gram_verilog_file_5650.v:3:522-530: syntax error at token "endmodule"
6_gram_verilog_file_5650.v:3:591-596: syntax error at token "output"
6_gram_verilog_file_5650.v:3:605-609: syntax error at token "input"
6_gram_verilog_file_5650.v:3:618-623: syntax error at token "output"
6_gram_verilog_file_5650.v:3:632-636: syntax error at token "inout"
6_gram_verilog_file_5650.v:3:680-685: syntax error at token "always"
6_gram_verilog_file_5650.v:3:735-737: syntax error at token "end"

6_gram_verilog_file_5668.v: 6_gram_verilog_file_5668.v:4:191-195: syntax error at token "logic"
6_gram_verilog_file_5668.v:4:222: syntax error at token "("
6_gram_verilog_file_5668.v:4:265-273: syntax error at token "endmodule"

6_gram_verilog_file_5671.v: 6_gram_verilog_file_5671.v:2:186-190: syntax error at token "logic"
6_gram_verilog_file_5671.v:2:227-235: syntax error at token "endmodule"

6_gram_verilog_file_5686.v: 6_gram_verilog_file_5686.v:3:75-79: syntax error at token "logic"
6_gram_verilog_file_5686.v:3:221-229: syntax error at token "endmodule"

6_gram_verilog_file_5691.v: 6_gram_verilog_file_5691.v:3:211-215: syntax error at token "logic"
6_gram_verilog_file_5691.v:3:279: syntax error at token "("
6_gram_verilog_file_5691.v:3:324-332: syntax error at token "endmodule"

6_gram_verilog_file_5704.v: 6_gram_verilog_file_5704.v:2:101-105: syntax error at token "logic"
6_gram_verilog_file_5704.v:2:440: syntax error at token "("
6_gram_verilog_file_5704.v:2:526-534: syntax error at token "endmodule"

6_gram_verilog_file_5723.v: 6_gram_verilog_file_5723.v:2:68-72: syntax error at token "logic"
6_gram_verilog_file_5723.v:2:116: syntax error at token "("
6_gram_verilog_file_5723.v:2:159-164: syntax error at token "assign"
6_gram_verilog_file_5723.v:2:200-208: syntax error at token "endmodule"

6_gram_verilog_file_5728.v: 6_gram_verilog_file_5728.v:2:155-159: syntax error at token "logic"
6_gram_verilog_file_5728.v:2:239-247: syntax error at token "endmodule"

6_gram_verilog_file_5728.v: 6_gram_verilog_file_5728.v:4:294-298: syntax error at token "logic"
6_gram_verilog_file_5728.v:4:376-381: syntax error at token "assign"
6_gram_verilog_file_5728.v:4:435-440: syntax error at token "always"
6_gram_verilog_file_5728.v:4:477-478: syntax error at token "<="
6_gram_verilog_file_5728.v:4:487-489: syntax error at token "end"
6_gram_verilog_file_5728.v:4:544-552: syntax error at token "endmodule"

6_gram_verilog_file_5733.v: 6_gram_verilog_file_5733.v:2:149-153: syntax error at token "logic"
6_gram_verilog_file_5733.v:2:313-318: syntax error at token "always"
6_gram_verilog_file_5733.v:2:437-440: syntax error at token "else"
6_gram_verilog_file_5733.v:2:473-474: syntax error at token "<="
6_gram_verilog_file_5733.v:2:509-510: syntax error at token "<="
6_gram_verilog_file_5733.v:2:539-540: syntax error at token "<="
6_gram_verilog_file_5733.v:2:549-551: syntax error at token "end"

6_gram_verilog_file_5745.v: 6_gram_verilog_file_5745.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_5745.v:2:147-152: syntax error at token "always"
6_gram_verilog_file_5745.v:2:217-219: syntax error at token "end"

6_gram_verilog_file_5747.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_33" at 34:18-23:; problematic formatter output is
// Seed: 3994403189
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`define pp_20 0
`define pp_21 0
`define pp_22 0
`define pp_23 0
`define pp_24 0
`define pp_25 0
`define pp_26 0
`define pp_27 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps
`define pp_28 0
`define pp_29 0
`define pp_30 0
`define pp_31 0
`define pp_32 0
`define pp_33 0
`timescale 1ps / 1ps
`define pp_34 0
`default_nettype `pp_33
`define pp_35 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_5;
endmodule
<<EOF>>
6_gram_verilog_file_5771.v: 6_gram_verilog_file_5771.v:2:318-322: syntax error at token "logic"
6_gram_verilog_file_5771.v:2:430: syntax error at token "("
6_gram_verilog_file_5771.v:2:686-694: syntax error at token "endmodule"

6_gram_verilog_file_5796.v: 6_gram_verilog_file_5796.v:2:147-151: syntax error at token "logic"
6_gram_verilog_file_5796.v:2:650-655: syntax error at token "always"
6_gram_verilog_file_5796.v:2:705-707: syntax error at token "end"

6_gram_verilog_file_5798.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 3:18-22:; problematic formatter output is
// Seed: 3179501219
`define pp_3 0
`default_nettype `pp_3
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3 = id_2;
  logic id_4;
  assign id_2 = 1'b0;
  logic id_5;
endmodule
<<EOF>>
6_gram_verilog_file_5801.v: 6_gram_verilog_file_5801.v:2:166-170: syntax error at token "logic"
6_gram_verilog_file_5801.v:2:442: syntax error at token "("
6_gram_verilog_file_5801.v:2:660-665: syntax error at token "assign"
6_gram_verilog_file_5801.v:2:684-689: syntax error at token "always"
6_gram_verilog_file_5801.v:2:759-760: syntax error at token "if"
6_gram_verilog_file_5801.v:2:788-790: syntax error at token "end"
6_gram_verilog_file_5801.v:2:861: syntax error at token "("
6_gram_verilog_file_5801.v:2:891-896: syntax error at token "always"
6_gram_verilog_file_5801.v:2:951-953: syntax error at token "end"

6_gram_verilog_file_5802.v: 6_gram_verilog_file_5802.v:2:506-510: syntax error at token "logic"
6_gram_verilog_file_5802.v:2:668: syntax error at token "("
6_gram_verilog_file_5802.v:2:713-718: syntax error at token "always"
6_gram_verilog_file_5802.v:2:784-785: syntax error at token "if"
6_gram_verilog_file_5802.v:2:848-849: syntax error at token "if"
6_gram_verilog_file_5802.v:2:888-890: syntax error at token "end"
6_gram_verilog_file_5802.v:2:930-932: syntax error at token "end"

6_gram_verilog_file_5814.v: 6_gram_verilog_file_5814.v:2:133-137: syntax error at token "logic"
6_gram_verilog_file_5814.v:2:231-236: syntax error at token "assign"
6_gram_verilog_file_5814.v:2:297: syntax error at token "("
6_gram_verilog_file_5814.v:2:448-453: syntax error at token "assign"
6_gram_verilog_file_5814.v:2:471-476: syntax error at token "always"
6_gram_verilog_file_5814.v:2:546-548: syntax error at token "end"

6_gram_verilog_file_5814.v: 6_gram_verilog_file_5814.v:2:169-173: syntax error at token "logic"
6_gram_verilog_file_5814.v:2:378-383: syntax error at token "assign"
6_gram_verilog_file_5814.v:2:439-444: syntax error at token "assign"
6_gram_verilog_file_5814.v:2:466-471: syntax error at token "assign"
6_gram_verilog_file_5814.v:2:489-494: syntax error at token "assign"
6_gram_verilog_file_5814.v:2:517-525: syntax error at token "endmodule"

6_gram_verilog_file_5815.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 3:18-22:; problematic formatter output is
// Seed: 1735916248
`define pp_4 0
`default_nettype `pp_4
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_1 = 'b0;
endmodule
<<EOF>>
6_gram_verilog_file_5824.v: 6_gram_verilog_file_5824.v:2:196-200: syntax error at token "logic"
6_gram_verilog_file_5824.v:2:462-469: syntax error at token "generate"
6_gram_verilog_file_5824.v:2:526: syntax error at token ")"
6_gram_verilog_file_5824.v:2:563-565: syntax error at token "end"
6_gram_verilog_file_5824.v:2:598-606: syntax error at token "endmodule"

6_gram_verilog_file_5842.v: 6_gram_verilog_file_5842.v:3:85-89: syntax error at token "logic"
6_gram_verilog_file_5842.v:3:229-234: syntax error at token "always"
6_gram_verilog_file_5842.v:3:277-285: syntax error at token "endmodule"

6_gram_verilog_file_5844.v: 6_gram_verilog_file_5844.v:3:99-103: syntax error at token "logic"
6_gram_verilog_file_5844.v:3:183-191: syntax error at token "endmodule"

6_gram_verilog_file_5862.v: 6_gram_verilog_file_5862.v:2:110-114: syntax error at token "logic"
6_gram_verilog_file_5862.v:2:186-191: syntax error at token "assign"
6_gram_verilog_file_5862.v:2:221-229: syntax error at token "endmodule"

6_gram_verilog_file_5864.v: 6_gram_verilog_file_5864.v:3:67-71: syntax error at token "logic"
6_gram_verilog_file_5864.v:3:362: syntax error at token "("
6_gram_verilog_file_5864.v:3:433: syntax error at token "("
6_gram_verilog_file_5864.v:3:460-465: syntax error at token "assign"
6_gram_verilog_file_5864.v:3:488-496: syntax error at token "endmodule"

6_gram_verilog_file_5879.v: 6_gram_verilog_file_5879.v:2:209-213: syntax error at token "logic"
6_gram_verilog_file_5879.v:2:371-376: syntax error at token "assign"
6_gram_verilog_file_5879.v:2:395-403: syntax error at token "endmodule"

6_gram_verilog_file_5879.v: 6_gram_verilog_file_5879.v:2:70-74: syntax error at token "logic"
6_gram_verilog_file_5879.v:2:171-176: syntax error at token "assign"
6_gram_verilog_file_5879.v:2:394: syntax error at token "("
6_gram_verilog_file_5879.v:2:580-585: syntax error at token "always"
6_gram_verilog_file_5879.v:2:643-645: syntax error at token "end"

6_gram_verilog_file_5893.v: 6_gram_verilog_file_5893.v:2:53-57: syntax error at token "logic"
6_gram_verilog_file_5893.v:2:72-77: syntax error at token "assign"
6_gram_verilog_file_5893.v:2:98-106: syntax error at token "endmodule"

6_gram_verilog_file_5895.v: 6_gram_verilog_file_5895.v:2:110-114: syntax error at token "logic"
6_gram_verilog_file_5895.v:2:190-198: syntax error at token "endmodule"

6_gram_verilog_file_5913.v: 6_gram_verilog_file_5913.v:2:527-531: syntax error at token "logic"
6_gram_verilog_file_5913.v:2:642-647: syntax error at token "always"
6_gram_verilog_file_5913.v:2:686-694: syntax error at token "endmodule"

6_gram_verilog_file_5931.v: 6_gram_verilog_file_5931.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_5931.v:2:110-115: syntax error at token "always"
6_gram_verilog_file_5931.v:2:164-166: syntax error at token "end"

6_gram_verilog_file_5939.v: 6_gram_verilog_file_5939.v:2:184-190: syntax error at token "supply1"
6_gram_verilog_file_5939.v:2:205-210: syntax error at token "assign"
6_gram_verilog_file_5939.v:2:237-245: syntax error at token "endmodule"

6_gram_verilog_file_5944.v: 6_gram_verilog_file_5944.v:2:140-144: syntax error at token "logic"
6_gram_verilog_file_5944.v:2:235-243: syntax error at token "endmodule"

6_gram_verilog_file_5945.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 13:18-22:; problematic formatter output is
// Seed: 2168270675
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`default_nettype `pp_2
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`resetall `timescale 1ps / 1ps
`define pp_17 0
`define pp_18 0
`define pp_19 0
`define pp_20 0
`timescale 1ps / 1 ps `default_nettype `pp_17 `timescale 1 ps / 1ps `endcelldefine
<<EOF>>
6_gram_verilog_file_5962.v: 6_gram_verilog_file_5962.v:2:59-63: syntax error at token "logic"
6_gram_verilog_file_5962.v:2:696-701: syntax error at token "assign"
6_gram_verilog_file_5962.v:2:723-731: syntax error at token "endmodule"

6_gram_verilog_file_5975.v: 6_gram_verilog_file_5975.v:2:287-291: syntax error at token "logic"
6_gram_verilog_file_5975.v:2:356-361: syntax error at token "assign"
6_gram_verilog_file_5975.v:2:382-390: syntax error at token "endmodule"

6_gram_verilog_file_5980.v: 6_gram_verilog_file_5980.v:2:51-53: syntax error at token "reg"
6_gram_verilog_file_5980.v:2:163-168: syntax error at token "always"
6_gram_verilog_file_5980.v:2:224-227: syntax error at token "else"
6_gram_verilog_file_5980.v:2:256-258: syntax error at token "end"
6_gram_verilog_file_5980.v:2:325-326: syntax error at token "if"
6_gram_verilog_file_5980.v:2:383-385: syntax error at token "end"
6_gram_verilog_file_5980.v:2:428-430: syntax error at token "end"
6_gram_verilog_file_5980.v:2:449-454: syntax error at token "assign"
6_gram_verilog_file_5980.v:2:491-499: syntax error at token "endmodule"

6_gram_verilog_file_5985.v: 6_gram_verilog_file_5985.v:2:231-235: syntax error at token "logic"
6_gram_verilog_file_5985.v:2:312-317: syntax error at token "always"
6_gram_verilog_file_5985.v:2:370-372: syntax error at token "end"

6_gram_verilog_file_5993.v: 6_gram_verilog_file_5993.v:2:100-104: syntax error at token "logic"
6_gram_verilog_file_5993.v:2:179: syntax error at token "("
6_gram_verilog_file_5993.v:2:273: syntax error at token "("
6_gram_verilog_file_5993.v:2:311-318: syntax error at token "defparam"
6_gram_verilog_file_5993.v:2:350-358: syntax error at token "endmodule"

6_gram_verilog_file_5996.v: 6_gram_verilog_file_5996.v:3:77-81: syntax error at token "logic"
6_gram_verilog_file_5996.v:3:96-101: syntax error at token "always"
6_gram_verilog_file_5996.v:3:176-178: syntax error at token "end"
6_gram_verilog_file_5996.v:3:276-278: syntax error at token "end"

6_gram_verilog_file_5999.v: 6_gram_verilog_file_5999.v:2:156-160: syntax error at token "logic"
6_gram_verilog_file_5999.v:2:217-222: syntax error at token "assign"
6_gram_verilog_file_5999.v:2:243-250: syntax error at token "generate"
6_gram_verilog_file_5999.v:2:308: syntax error at token ")"
6_gram_verilog_file_5999.v:2:375-377: syntax error at token "end"
6_gram_verilog_file_5999.v:2:416-424: syntax error at token "endmodule"

6_gram_verilog_file_5999.v: 6_gram_verilog_file_5999.v:2:67-69: syntax error at token "reg"
6_gram_verilog_file_5999.v:2:179-184: syntax error at token "assign"
6_gram_verilog_file_5999.v:2:224-229: syntax error at token "assign"
6_gram_verilog_file_5999.v:2:250-255: syntax error at token "assign"
6_gram_verilog_file_5999.v:2:279: syntax error at token "("
6_gram_verilog_file_5999.v:2:336-341: syntax error at token "assign"
6_gram_verilog_file_5999.v:2:375-380: syntax error at token "assign"
6_gram_verilog_file_5999.v:2:398-406: syntax error at token "endmodule"

6_gram_verilog_file_6007.v: 6_gram_verilog_file_6007.v:2:107-111: syntax error at token "logic"
6_gram_verilog_file_6007.v:2:142-150: syntax error at token "endmodule"

6_gram_verilog_file_6012.v: 6_gram_verilog_file_6012.v:2:428-432: syntax error at token "logic"
6_gram_verilog_file_6012.v:2:532-539: syntax error at token "defparam"
6_gram_verilog_file_6012.v:2:612-620: syntax error at token "endmodule"

6_gram_verilog_file_6027.v: 6_gram_verilog_file_6027.v:5:216-218: syntax error at token "reg"
6_gram_verilog_file_6027.v:5:234-239: syntax error at token "always"
6_gram_verilog_file_6027.v:5:281-283: syntax error at token "end"
6_gram_verilog_file_6027.v:5:326: syntax error at token "("
6_gram_verilog_file_6027.v:5:476-481: syntax error at token "assign"
6_gram_verilog_file_6027.v:5:523-531: syntax error at token "endmodule"

6_gram_verilog_file_6029.v: 6_gram_verilog_file_6029.v:2:503-507: syntax error at token "logic"
6_gram_verilog_file_6029.v:2:541-546: syntax error at token "always"
6_gram_verilog_file_6029.v:2:605-607: syntax error at token "end"
6_gram_verilog_file_6029.v:2:679-684: syntax error at token "output"
6_gram_verilog_file_6029.v:2:693-697: syntax error at token "input"
6_gram_verilog_file_6029.v:2:706-710: syntax error at token "inout"
6_gram_verilog_file_6029.v:2:719-723: syntax error at token "inout"
6_gram_verilog_file_6029.v:2:733-738: syntax error at token "assign"
6_gram_verilog_file_6029.v:2:774-779: syntax error at token "assign"
6_gram_verilog_file_6029.v:2:800-808: syntax error at token "endmodule"

6_gram_verilog_file_6035.v: 6_gram_verilog_file_6035.v:2:161-165: syntax error at token "logic"
6_gram_verilog_file_6035.v:2:354-359: syntax error at token "assign"
6_gram_verilog_file_6035.v:2:384-389: syntax error at token "assign"
6_gram_verilog_file_6035.v:2:411-416: syntax error at token "assign"
6_gram_verilog_file_6035.v:2:434-442: syntax error at token "endmodule"

6_gram_verilog_file_6039.v: 6_gram_verilog_file_6039.v:2:284-288: syntax error at token "logic"
6_gram_verilog_file_6039.v:2:304-309: syntax error at token "assign"
6_gram_verilog_file_6039.v:2:345: syntax error at token "("
6_gram_verilog_file_6039.v:2:478-486: syntax error at token "endmodule"

6_gram_verilog_file_6054.v: 6_gram_verilog_file_6054.v:2:375-379: syntax error at token "logic"
6_gram_verilog_file_6054.v:2:430: syntax error at token "("
6_gram_verilog_file_6054.v:2:461-466: syntax error at token "assign"
6_gram_verilog_file_6054.v:2:516-521: syntax error at token "always"
6_gram_verilog_file_6054.v:2:593-595: syntax error at token "end"

6_gram_verilog_file_6073.v: 6_gram_verilog_file_6073.v:2:271-275: syntax error at token "logic"
6_gram_verilog_file_6073.v:2:350-355: syntax error at token "assign"
6_gram_verilog_file_6073.v:2:500-508: syntax error at token "endmodule"

6_gram_verilog_file_6076.v: 6_gram_verilog_file_6076.v:2:60-64: syntax error at token "logic"
6_gram_verilog_file_6076.v:2:221-226: syntax error at token "assign"
6_gram_verilog_file_6076.v:2:247-252: syntax error at token "always"
6_gram_verilog_file_6076.v:2:292-294: syntax error at token "end"
6_gram_verilog_file_6076.v:2:330: syntax error at token "("
6_gram_verilog_file_6076.v:2:404-409: syntax error at token "assign"
6_gram_verilog_file_6076.v:2:447-452: syntax error at token "assign"
6_gram_verilog_file_6076.v:2:548-556: syntax error at token "endmodule"

6_gram_verilog_file_6081.v: 6_gram_verilog_file_6081.v:2:233-237: syntax error at token "logic"
6_gram_verilog_file_6081.v:2:287-292: syntax error at token "assign"
6_gram_verilog_file_6081.v:2:326-334: syntax error at token "endmodule"

6_gram_verilog_file_6081.v: 6_gram_verilog_file_6081.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_6081.v:2:208: syntax error at token "("
6_gram_verilog_file_6081.v:2:259-264: syntax error at token "always"
6_gram_verilog_file_6081.v:2:314-316: syntax error at token "end"
6_gram_verilog_file_6081.v:2:334-339: syntax error at token "assign"
6_gram_verilog_file_6081.v:2:357-362: syntax error at token "always"
6_gram_verilog_file_6081.v:2:433-435: syntax error at token "end"

6_gram_verilog_file_6088.v: 6_gram_verilog_file_6088.v:2:1132-1136: syntax error at token "logic"
6_gram_verilog_file_6088.v:2:1194-1202: syntax error at token "endmodule"

6_gram_verilog_file_6090.v: 6_gram_verilog_file_6090.v:3:81-85: syntax error at token "logic"
6_gram_verilog_file_6090.v:3:128-133: syntax error at token "always"
6_gram_verilog_file_6090.v:3:189-190: syntax error at token "<="
6_gram_verilog_file_6090.v:3:202-204: syntax error at token "end"
6_gram_verilog_file_6090.v:3:248-256: syntax error at token "endmodule"

6_gram_verilog_file_6113.v: 6_gram_verilog_file_6113.v:2:69-73: syntax error at token "logic"
6_gram_verilog_file_6113.v:2:223-228: syntax error at token "assign"
6_gram_verilog_file_6113.v:2:246-254: syntax error at token "endmodule"
6_gram_verilog_file_6113.v:2:520-525: syntax error at token "assign"
6_gram_verilog_file_6113.v:2:566-571: syntax error at token "assign"
6_gram_verilog_file_6113.v:2:599-607: syntax error at token "endmodule"

6_gram_verilog_file_6137.v: 6_gram_verilog_file_6137.v:3:260-264: syntax error at token "logic"
6_gram_verilog_file_6137.v:3:429-436: syntax error at token "defparam"
6_gram_verilog_file_6137.v:3:465-470: syntax error at token "assign"
6_gram_verilog_file_6137.v:3:498-506: syntax error at token "endmodule"

6_gram_verilog_file_6137.v: 6_gram_verilog_file_6137.v:3:78-82: syntax error at token "logic"
6_gram_verilog_file_6137.v:3:333-341: syntax error at token "endmodule"

6_gram_verilog_file_6163.v: 6_gram_verilog_file_6163.v:2:339-343: syntax error at token "logic"
6_gram_verilog_file_6163.v:2:377-382: syntax error at token "assign"
6_gram_verilog_file_6163.v:2:464-469: syntax error at token "assign"
6_gram_verilog_file_6163.v:2:584-589: syntax error at token "always"
6_gram_verilog_file_6163.v:2:654-662: syntax error at token "endmodule"

6_gram_verilog_file_6167.v: 6_gram_verilog_file_6167.v:3:229-233: syntax error at token "logic"
6_gram_verilog_file_6167.v:3:363-370: syntax error at token "defparam"
6_gram_verilog_file_6167.v:3:399-407: syntax error at token "endmodule"

6_gram_verilog_file_6171.v: 6_gram_verilog_file_6171.v:2:166-170: syntax error at token "logic"
6_gram_verilog_file_6171.v:2:185-190: syntax error at token "assign"
6_gram_verilog_file_6171.v:2:208-213: syntax error at token "always"
6_gram_verilog_file_6171.v:2:259-261: syntax error at token "end"

6_gram_verilog_file_6179.v: 6_gram_verilog_file_6179.v:3:117-121: syntax error at token "logic"
6_gram_verilog_file_6179.v:3:307-312: syntax error at token "always"
6_gram_verilog_file_6179.v:3:368-370: syntax error at token "end"

6_gram_verilog_file_6179.v: 6_gram_verilog_file_6179.v:2:303-307: syntax error at token "logic"
6_gram_verilog_file_6179.v:2:340-348: syntax error at token "endmodule"

6_gram_verilog_file_6179.v: 6_gram_verilog_file_6179.v:2:541-545: syntax error at token "logic"
6_gram_verilog_file_6179.v:2:612-617: syntax error at token "assign"
6_gram_verilog_file_6179.v:2:683-691: syntax error at token "endmodule"

6_gram_verilog_file_6190.v: 6_gram_verilog_file_6190.v:2:277-281: syntax error at token "logic"
6_gram_verilog_file_6190.v:2:304: syntax error at token "("
6_gram_verilog_file_6190.v:2:334-339: syntax error at token "assign"
6_gram_verilog_file_6190.v:2:360-368: syntax error at token "endmodule"
6_gram_verilog_file_6190.v:2:467-472: syntax error at token "assign"
6_gram_verilog_file_6190.v:2:491-499: syntax error at token "endmodule"

6_gram_verilog_file_6204.v: 6_gram_verilog_file_6204.v:4:76-80: syntax error at token "logic"
6_gram_verilog_file_6204.v:4:119-124: syntax error at token "assign"
6_gram_verilog_file_6204.v:4:165: syntax error at token "("
6_gram_verilog_file_6204.v:4:207-212: syntax error at token "assign"
6_gram_verilog_file_6204.v:4:313-321: syntax error at token "endmodule"

6_gram_verilog_file_6208.v: 6_gram_verilog_file_6208.v:2:229-233: syntax error at token "logic"
6_gram_verilog_file_6208.v:2:249-254: syntax error at token "always"
6_gram_verilog_file_6208.v:2:303-305: syntax error at token "end"

6_gram_verilog_file_6211.v: 6_gram_verilog_file_6211.v:2:60-64: syntax error at token "logic"
6_gram_verilog_file_6211.v:2:278-283: syntax error at token "assign"
6_gram_verilog_file_6211.v:2:329-337: syntax error at token "endmodule"

6_gram_verilog_file_6234.v: 6_gram_verilog_file_6234.v:3:71-75: syntax error at token "logic"
6_gram_verilog_file_6234.v:3:186-191: syntax error at token "assign"
6_gram_verilog_file_6234.v:3:230-238: syntax error at token "endmodule"

6_gram_verilog_file_6235.v: 6_gram_verilog_file_6235.v:2:88-90: syntax error at token "reg"
6_gram_verilog_file_6235.v:2:145-153: syntax error at token "endmodule"
6_gram_verilog_file_6235.v:3:324-329: syntax error at token "assign"
6_gram_verilog_file_6235.v:3:397-405: syntax error at token "endmodule"

6_gram_verilog_file_6238.v: 6_gram_verilog_file_6238.v:2:188-192: syntax error at token "logic"
6_gram_verilog_file_6238.v:2:332-337: syntax error at token "assign"
6_gram_verilog_file_6238.v:2:358-363: syntax error at token "always"
6_gram_verilog_file_6238.v:2:417-419: syntax error at token "end"

6_gram_verilog_file_6247.v: 6_gram_verilog_file_6247.v:2:102-106: syntax error at token "logic"
6_gram_verilog_file_6247.v:2:673: syntax error at token "("
6_gram_verilog_file_6247.v:2:746-751: syntax error at token "always"
6_gram_verilog_file_6247.v:2:803-805: syntax error at token "end"
6_gram_verilog_file_6247.v:2:863-868: syntax error at token "assign"
6_gram_verilog_file_6247.v:2:890-895: syntax error at token "assign"
6_gram_verilog_file_6247.v:2:925-933: syntax error at token "endmodule"

6_gram_verilog_file_6264.v: 6_gram_verilog_file_6264.v:2:240-244: syntax error at token "logic"
6_gram_verilog_file_6264.v:2:383: syntax error at token "("
6_gram_verilog_file_6264.v:2:420-428: syntax error at token "endmodule"
6_gram_verilog_file_6264.v:2:489-493: syntax error at token "input"
6_gram_verilog_file_6264.v:2:502-506: syntax error at token "inout"
6_gram_verilog_file_6264.v:2:515-519: syntax error at token "input"
6_gram_verilog_file_6264.v:2:528-532: syntax error at token "input"
6_gram_verilog_file_6264.v:2:542-550: syntax error at token "endmodule"

6_gram_verilog_file_6273.v: 6_gram_verilog_file_6273.v:2:38-44: syntax error at token "supply0"
6_gram_verilog_file_6273.v:2:500: syntax error at token "("
6_gram_verilog_file_6273.v:2:600-605: syntax error at token "assign"
6_gram_verilog_file_6273.v:2:643: syntax error at token "("
6_gram_verilog_file_6273.v:2:700-705: syntax error at token "assign"
6_gram_verilog_file_6273.v:2:727-732: syntax error at token "always"
6_gram_verilog_file_6273.v:2:797-799: syntax error at token "end"

6_gram_verilog_file_6276.v: 6_gram_verilog_file_6276.v:2:227-231: syntax error at token "logic"
6_gram_verilog_file_6276.v:2:322-327: syntax error at token "always"
6_gram_verilog_file_6276.v:2:392-394: syntax error at token "end"

6_gram_verilog_file_6284.v: 6_gram_verilog_file_6284.v:2:141-145: syntax error at token "logic"
6_gram_verilog_file_6284.v:2:300-305: syntax error at token "assign"
6_gram_verilog_file_6284.v:2:326-334: syntax error at token "endmodule"

6_gram_verilog_file_6290.v: 6_gram_verilog_file_6290.v:3:359-363: syntax error at token "logic"
6_gram_verilog_file_6290.v:3:379-384: syntax error at token "assign"
6_gram_verilog_file_6290.v:3:521: syntax error at token "("
6_gram_verilog_file_6290.v:3:565-570: syntax error at token "assign"
6_gram_verilog_file_6290.v:3:608: syntax error at token "("
6_gram_verilog_file_6290.v:3:643-651: syntax error at token "endmodule"

6_gram_verilog_file_6307.v: 6_gram_verilog_file_6307.v:2:187-191: syntax error at token "logic"
6_gram_verilog_file_6307.v:2:672-677: syntax error at token "assign"
6_gram_verilog_file_6307.v:2:741-746: syntax error at token "assign"
6_gram_verilog_file_6307.v:2:794-799: syntax error at token "assign"
6_gram_verilog_file_6307.v:2:890-898: syntax error at token "endmodule"

6_gram_verilog_file_6334.v: 6_gram_verilog_file_6334.v:2:124-128: syntax error at token "logic"
6_gram_verilog_file_6334.v:2:183-188: syntax error at token "assign"
6_gram_verilog_file_6334.v:2:212-217: syntax error at token "assign"
6_gram_verilog_file_6334.v:2:250: syntax error at token "("
6_gram_verilog_file_6334.v:2:398-406: syntax error at token "endmodule"

6_gram_verilog_file_6338.v: 6_gram_verilog_file_6338.v:3:322-326: syntax error at token "logic"
6_gram_verilog_file_6338.v:3:479-484: syntax error at token "assign"
6_gram_verilog_file_6338.v:3:524-532: syntax error at token "endmodule"

6_gram_verilog_file_6353.v: 6_gram_verilog_file_6353.v:2:170-174: syntax error at token "logic"
6_gram_verilog_file_6353.v:2:431-439: syntax error at token "endmodule"

6_gram_verilog_file_6353.v: 6_gram_verilog_file_6353.v:2:124-128: syntax error at token "logic"
6_gram_verilog_file_6353.v:2:159-167: syntax error at token "endmodule"

6_gram_verilog_file_6364.v: 6_gram_verilog_file_6364.v:2:126-130: syntax error at token "logic"
6_gram_verilog_file_6364.v:2:306: syntax error at token "("
6_gram_verilog_file_6364.v:2:374: syntax error at token "("
6_gram_verilog_file_6364.v:2:484-492: syntax error at token "endmodule"

6_gram_verilog_file_6371.v: 6_gram_verilog_file_6371.v:2:150-155: syntax error at token "string"
6_gram_verilog_file_6371.v:2:333-338: syntax error at token "assign"
6_gram_verilog_file_6371.v:2:389-394: syntax error at token "always"
6_gram_verilog_file_6371.v:2:466-467: syntax error at token "<="
6_gram_verilog_file_6371.v:2:476: syntax error at token "#"
6_gram_verilog_file_6371.v:2:548-550: syntax error at token "end"
6_gram_verilog_file_6371.v:2:622-627: syntax error at token "output"
6_gram_verilog_file_6371.v:2:636-640: syntax error at token "inout"
6_gram_verilog_file_6371.v:2:649-654: syntax error at token "output"
6_gram_verilog_file_6371.v:2:663-668: syntax error at token "output"
6_gram_verilog_file_6371.v:2:678-683: syntax error at token "assign"
6_gram_verilog_file_6371.v:2:735: syntax error at token "("
6_gram_verilog_file_6371.v:2:956-964: syntax error at token "endmodule"

6_gram_verilog_file_6464.v: 6_gram_verilog_file_6464.v:2:202-206: syntax error at token "logic"
6_gram_verilog_file_6464.v:2:685-690: syntax error at token "assign"
6_gram_verilog_file_6464.v:2:767: syntax error at token "("
6_gram_verilog_file_6464.v:2:976: syntax error at token "("
6_gram_verilog_file_6464.v:2:1059-1064: syntax error at token "assign"
6_gram_verilog_file_6464.v:2:1090-1095: syntax error at token "always"
6_gram_verilog_file_6464.v:2:1215-1217: syntax error at token "end"

6_gram_verilog_file_6504.v: 6_gram_verilog_file_6504.v:3:755-759: syntax error at token "logic"
6_gram_verilog_file_6504.v:3:775-780: syntax error at token "assign"
6_gram_verilog_file_6504.v:3:803-808: syntax error at token "assign"
6_gram_verilog_file_6504.v:3:830-835: syntax error at token "assign"
6_gram_verilog_file_6504.v:3:856-864: syntax error at token "endmodule"

6_gram_verilog_file_6513.v: 6_gram_verilog_file_6513.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_6513.v:2:88-93: syntax error at token "assign"
6_gram_verilog_file_6513.v:2:114-119: syntax error at token "assign"
6_gram_verilog_file_6513.v:2:137-145: syntax error at token "endmodule"

6_gram_verilog_file_6546.v: 6_gram_verilog_file_6546.v:2:151-155: syntax error at token "logic"
6_gram_verilog_file_6546.v:2:1071-1076: syntax error at token "always"
6_gram_verilog_file_6546.v:2:1159-1160: syntax error at token "<="
6_gram_verilog_file_6546.v:2:1169-1171: syntax error at token "end"

6_gram_verilog_file_6551.v: 6_gram_verilog_file_6551.v:2:277: syntax error at token "#"

6_gram_verilog_file_6556.v: 6_gram_verilog_file_6556.v:2:434-438: syntax error at token "logic"
6_gram_verilog_file_6556.v:2:538-543: syntax error at token "assign"
6_gram_verilog_file_6556.v:2:565-573: syntax error at token "endmodule"

6_gram_verilog_file_6561.v: 6_gram_verilog_file_6561.v:2:163-167: syntax error at token "logic"
6_gram_verilog_file_6561.v:2:182-187: syntax error at token "always"
6_gram_verilog_file_6561.v:2:248-249: syntax error at token "<="
6_gram_verilog_file_6561.v:2:258: syntax error at token "#"
6_gram_verilog_file_6561.v:2:323: syntax error at token "("
6_gram_verilog_file_6561.v:2:399-401: syntax error at token "end"
6_gram_verilog_file_6561.v:2:447-455: syntax error at token "endmodule"

6_gram_verilog_file_6569.v: 6_gram_verilog_file_6569.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_6569.v:2:144-152: syntax error at token "endmodule"

6_gram_verilog_file_6572.v: 6_gram_verilog_file_6572.v:3:83-87: syntax error at token "logic"
6_gram_verilog_file_6572.v:3:150: syntax error at token "("
6_gram_verilog_file_6572.v:3:227-235: syntax error at token "endmodule"

6_gram_verilog_file_6573.v: 6_gram_verilog_file_6573.v:2:138-142: syntax error at token "logic"
6_gram_verilog_file_6573.v:2:229: syntax error at token "("
6_gram_verilog_file_6573.v:2:298-306: syntax error at token "endmodule"

6_gram_verilog_file_6592.v: 6_gram_verilog_file_6592.v:3:290-294: syntax error at token "logic"
6_gram_verilog_file_6592.v:3:421: syntax error at token "("
6_gram_verilog_file_6592.v:3:455-463: syntax error at token "endmodule"

6_gram_verilog_file_6592.v: 6_gram_verilog_file_6592.v:2:108-112: syntax error at token "logic"
6_gram_verilog_file_6592.v:2:770-775: syntax error at token "assign"
6_gram_verilog_file_6592.v:2:891-899: syntax error at token "endmodule"

6_gram_verilog_file_6607.v: 6_gram_verilog_file_6607.v:2:242-246: syntax error at token "logic"
6_gram_verilog_file_6607.v:2:1155: syntax error at token "("
6_gram_verilog_file_6607.v:2:1256-1261: syntax error at token "assign"
6_gram_verilog_file_6607.v:2:1283-1288: syntax error at token "always"
6_gram_verilog_file_6607.v:2:1385-1386: syntax error at token "<="
6_gram_verilog_file_6607.v:2:1395-1397: syntax error at token "end"

6_gram_verilog_file_6615.v: 6_gram_verilog_file_6615.v:2:250-254: syntax error at token "logic"
6_gram_verilog_file_6615.v:2:318-323: syntax error at token "always"
6_gram_verilog_file_6615.v:2:407-408: syntax error at token "<="
6_gram_verilog_file_6615.v:2:420-422: syntax error at token "end"
6_gram_verilog_file_6615.v:2:503-508: syntax error at token "assign"
6_gram_verilog_file_6615.v:2:549-554: syntax error at token "genvar"
6_gram_verilog_file_6615.v:2:584: syntax error at token "("
6_gram_verilog_file_6615.v:2:627-632: syntax error at token "assign"
6_gram_verilog_file_6615.v:2:659-664: syntax error at token "always"
6_gram_verilog_file_6615.v:2:716-718: syntax error at token "end"

6_gram_verilog_file_6616.v: 6_gram_verilog_file_6616.v:2:69-73: syntax error at token "logic"
6_gram_verilog_file_6616.v:2:216-224: syntax error at token "endmodule"

6_gram_verilog_file_6627.v: 6_gram_verilog_file_6627.v:6:138-142: syntax error at token "logic"
6_gram_verilog_file_6627.v:6:179-184: syntax error at token "assign"
6_gram_verilog_file_6627.v:6:353-361: syntax error at token "endmodule"
6_gram_verilog_file_6627.v:6:646-651: syntax error at token "assign"
6_gram_verilog_file_6627.v:6:673-681: syntax error at token "endmodule"

6_gram_verilog_file_6627.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_5" at 4:18-22:; problematic formatter output is
// Seed: 1066981459
`define pp_4 0
`define pp_5 0
`default_nettype `pp_5
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic id_4;
endmodule
<<EOF>>
6_gram_verilog_file_6629.v: 6_gram_verilog_file_6629.v:2:597-601: syntax error at token "logic"
6_gram_verilog_file_6629.v:2:617-622: syntax error at token "assign"
6_gram_verilog_file_6629.v:2:714-722: syntax error at token "endmodule"

6_gram_verilog_file_6634.v: 6_gram_verilog_file_6634.v:2:661-665: syntax error at token "logic"
6_gram_verilog_file_6634.v:2:826-834: syntax error at token "endmodule"

6_gram_verilog_file_6634.v: 6_gram_verilog_file_6634.v:3:108-112: syntax error at token "logic"
6_gram_verilog_file_6634.v:3:133: syntax error at token "("
6_gram_verilog_file_6634.v:3:192-200: syntax error at token "endmodule"

6_gram_verilog_file_6648.v: 6_gram_verilog_file_6648.v:2:150-154: syntax error at token "logic"
6_gram_verilog_file_6648.v:2:191-196: syntax error at token "assign"
6_gram_verilog_file_6648.v:2:217-222: syntax error at token "assign"
6_gram_verilog_file_6648.v:2:258-265: syntax error at token "defparam"
6_gram_verilog_file_6648.v:2:349-357: syntax error at token "endmodule"

6_gram_verilog_file_6676.v: 6_gram_verilog_file_6676.v:3:116-120: syntax error at token "logic"
6_gram_verilog_file_6676.v:3:383: syntax error at token "("
6_gram_verilog_file_6676.v:3:501-509: syntax error at token "endmodule"

6_gram_verilog_file_6717.v: 6_gram_verilog_file_6717.v:2:124-128: syntax error at token "logic"
6_gram_verilog_file_6717.v:2:443-450: syntax error at token "defparam"
6_gram_verilog_file_6717.v:2:490-498: syntax error at token "endmodule"

6_gram_verilog_file_6729.v: 6_gram_verilog_file_6729.v:2:194-198: syntax error at token "logic"
6_gram_verilog_file_6729.v:2:532: syntax error at token "("
6_gram_verilog_file_6729.v:2:636-641: syntax error at token "assign"
6_gram_verilog_file_6729.v:2:663-671: syntax error at token "endmodule"

6_gram_verilog_file_6731.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 8:18-22:; problematic formatter output is
// Seed: 266502015
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`default_nettype `pp_1
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1 ps `default_nettype `pp_6 `default_nettype `pp_5
`define pp_8 0
<<EOF>>
6_gram_verilog_file_6742.v: 6_gram_verilog_file_6742.v:3:279-283: syntax error at token "logic"
6_gram_verilog_file_6742.v:3:667-672: syntax error at token "assign"
6_gram_verilog_file_6742.v:3:777-785: syntax error at token "endmodule"

6_gram_verilog_file_6746.v: 6_gram_verilog_file_6746.v:2:75-79: syntax error at token "logic"
6_gram_verilog_file_6746.v:2:208-213: syntax error at token "assign"
6_gram_verilog_file_6746.v:2:241: syntax error at token "#"
6_gram_verilog_file_6746.v:2:290-298: syntax error at token "endmodule"

6_gram_verilog_file_6757.v: 6_gram_verilog_file_6757.v:2:268-272: syntax error at token "logic"
6_gram_verilog_file_6757.v:2:570: syntax error at token "("
6_gram_verilog_file_6757.v:2:928-936: syntax error at token "endmodule"

6_gram_verilog_file_6773.v: 6_gram_verilog_file_6773.v:2:185-189: syntax error at token "logic"
6_gram_verilog_file_6773.v:2:468-476: syntax error at token "endmodule"

6_gram_verilog_file_6792.v: 6_gram_verilog_file_6792.v:3:36-40: syntax error at token "logic"
6_gram_verilog_file_6792.v:3:249-254: syntax error at token "assign"
6_gram_verilog_file_6792.v:3:272-280: syntax error at token "endmodule"

6_gram_verilog_file_6823.v: 6_gram_verilog_file_6823.v:2:91-95: syntax error at token "logic"
6_gram_verilog_file_6823.v:2:248-256: syntax error at token "endmodule"

6_gram_verilog_file_6826.v: 6_gram_verilog_file_6826.v:2:204-208: syntax error at token "logic"
6_gram_verilog_file_6826.v:2:230: syntax error at token "("
6_gram_verilog_file_6826.v:2:248-253: syntax error at token "always"
6_gram_verilog_file_6826.v:2:290-292: syntax error at token "end"

6_gram_verilog_file_6846.v: 6_gram_verilog_file_6846.v:3:36-40: syntax error at token "logic"
6_gram_verilog_file_6846.v:3:606: syntax error at token "("
6_gram_verilog_file_6846.v:3:622-630: syntax error at token "endmodule"

6_gram_verilog_file_6851.v: 6_gram_verilog_file_6851.v:2:787-791: syntax error at token "logic"
6_gram_verilog_file_6851.v:2:891: syntax error at token "("
6_gram_verilog_file_6851.v:2:950-958: syntax error at token "endmodule"

6_gram_verilog_file_6851.v: 6_gram_verilog_file_6851.v:2:144-148: syntax error at token "logic"
6_gram_verilog_file_6851.v:2:467-472: syntax error at token "assign"
6_gram_verilog_file_6851.v:2:511-519: syntax error at token "endmodule"

6_gram_verilog_file_6859.v: 6_gram_verilog_file_6859.v:2:138-142: syntax error at token "logic"
6_gram_verilog_file_6859.v:2:196-201: syntax error at token "assign"
6_gram_verilog_file_6859.v:2:226: syntax error at token "("
6_gram_verilog_file_6859.v:2:269-277: syntax error at token "endmodule"

6_gram_verilog_file_6861.v: 6_gram_verilog_file_6861.v:3:86-90: syntax error at token "logic"
6_gram_verilog_file_6861.v:3:363-368: syntax error at token "always"
6_gram_verilog_file_6861.v:3:405-413: syntax error at token "endmodule"

6_gram_verilog_file_6874.v: 6_gram_verilog_file_6874.v:2:335-339: syntax error at token "logic"
6_gram_verilog_file_6874.v:2:505-510: syntax error at token "assign"
6_gram_verilog_file_6874.v:2:544-549: syntax error at token "assign"
6_gram_verilog_file_6874.v:2:571-579: syntax error at token "endmodule"

6_gram_verilog_file_6892.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_14" at 11:40-45:; problematic formatter output is
// Seed: 1057902959
`define pp_7 0
`define pp_8 0
`default_nettype id_3
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`timescale 1ps / 1 ps `default_nettype `pp_14
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  assign id_6 = 1'd0;
endmodule
`default_nettype wire
<<EOF>>
6_gram_verilog_file_6898.v: 6_gram_verilog_file_6898.v:2:52-56: syntax error at token "logic"
6_gram_verilog_file_6898.v:2:105-113: syntax error at token "endmodule"

6_gram_verilog_file_6898.v: 6_gram_verilog_file_6898.v:2:309-313: syntax error at token "logic"
6_gram_verilog_file_6898.v:2:391-399: syntax error at token "endmodule"

6_gram_verilog_file_6901.v: 6_gram_verilog_file_6901.v:2:52-56: syntax error at token "logic"
6_gram_verilog_file_6901.v:2:128-133: syntax error at token "assign"
6_gram_verilog_file_6901.v:2:464: syntax error at token "("
6_gram_verilog_file_6901.v:2:532-537: syntax error at token "assign"
6_gram_verilog_file_6901.v:2:555-560: syntax error at token "always"
6_gram_verilog_file_6901.v:2:636-638: syntax error at token "end"

6_gram_verilog_file_6902.v: 6_gram_verilog_file_6902.v:3:36-40: syntax error at token "logic"
6_gram_verilog_file_6902.v:3:264: syntax error at token "("
6_gram_verilog_file_6902.v:3:351: syntax error at token "("
6_gram_verilog_file_6902.v:3:908-916: syntax error at token "endmodule"

6_gram_verilog_file_6954.v: 6_gram_verilog_file_6954.v:2:403-407: syntax error at token "logic"
6_gram_verilog_file_6954.v:2:810-815: syntax error at token "assign"
6_gram_verilog_file_6954.v:2:860-868: syntax error at token "endmodule"

6_gram_verilog_file_6969.v: 6_gram_verilog_file_6969.v:3:181-185: syntax error at token "logic"
6_gram_verilog_file_6969.v:3:319: syntax error at token "("
6_gram_verilog_file_6969.v:3:355-360: syntax error at token "always"
6_gram_verilog_file_6969.v:3:429-431: syntax error at token "end"

6_gram_verilog_file_6986.v: 6_gram_verilog_file_6986.v:2:952-956: syntax error at token "logic"
6_gram_verilog_file_6986.v:2:1016-1024: syntax error at token "endmodule"

6_gram_verilog_file_6989.v: 6_gram_verilog_file_6989.v:4:52-56: syntax error at token "logic"
6_gram_verilog_file_6989.v:4:77: syntax error at token "("
6_gram_verilog_file_6989.v:4:125-130: syntax error at token "always"
6_gram_verilog_file_6989.v:4:175-183: syntax error at token "endmodule"

6_gram_verilog_file_6993.v: 6_gram_verilog_file_6993.v:2:154-158: syntax error at token "logic"
6_gram_verilog_file_6993.v:2:311-316: syntax error at token "assign"
6_gram_verilog_file_6993.v:2:350-355: syntax error at token "always"
6_gram_verilog_file_6993.v:2:515-517: syntax error at token "end"
6_gram_verilog_file_6993.v:2:537-542: syntax error at token "assign"
6_gram_verilog_file_6993.v:2:570-578: syntax error at token "endmodule"

6_gram_verilog_file_7005.v: 6_gram_verilog_file_7005.v:2:34-36: syntax error at token "reg"
6_gram_verilog_file_7005.v:2:284-292: syntax error at token "endmodule"

6_gram_verilog_file_7007.v: 6_gram_verilog_file_7007.v:2:169-173: syntax error at token "logic"
6_gram_verilog_file_7007.v:2:195: syntax error at token "("
6_gram_verilog_file_7007.v:2:301-306: syntax error at token "assign"
6_gram_verilog_file_7007.v:2:339-347: syntax error at token "endmodule"

6_gram_verilog_file_7011.v: 6_gram_verilog_file_7011.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_7011.v:2:192-197: syntax error at token "assign"
6_gram_verilog_file_7011.v:2:215-223: syntax error at token "endmodule"

6_gram_verilog_file_7015.v: 6_gram_verilog_file_7015.v:4:252-254: syntax error at token "reg"
6_gram_verilog_file_7015.v:4:383-391: syntax error at token "endmodule"

6_gram_verilog_file_7020.v: 6_gram_verilog_file_7020.v:2:138-142: syntax error at token "logic"
6_gram_verilog_file_7020.v:2:157-164: syntax error at token "defparam"
6_gram_verilog_file_7020.v:2:190-198: syntax error at token "endmodule"

6_gram_verilog_file_7035.v: 6_gram_verilog_file_7035.v:2:69-73: syntax error at token "logic"
6_gram_verilog_file_7035.v:2:160-165: syntax error at token "assign"
6_gram_verilog_file_7035.v:2:270-278: syntax error at token "endmodule"
6_gram_verilog_file_7035.v:2:599-604: syntax error at token "assign"
6_gram_verilog_file_7035.v:2:695-700: syntax error at token "assign"
6_gram_verilog_file_7035.v:2:723-731: syntax error at token "endmodule"

6_gram_verilog_file_7040.v: 6_gram_verilog_file_7040.v:4:53-57: syntax error at token "logic"
6_gram_verilog_file_7040.v:4:100: syntax error at token "("
6_gram_verilog_file_7040.v:4:271-279: syntax error at token "endmodule"

6_gram_verilog_file_7050.v: 6_gram_verilog_file_7050.v:2:69-73: syntax error at token "logic"
6_gram_verilog_file_7050.v:2:208-216: syntax error at token "endmodule"

6_gram_verilog_file_7066.v: 6_gram_verilog_file_7066.v:2:401-405: syntax error at token "logic"
6_gram_verilog_file_7066.v:2:673-678: syntax error at token "always"
6_gram_verilog_file_7066.v:2:731-732: syntax error at token "<="
6_gram_verilog_file_7066.v:2:751-752: syntax error at token "<="
6_gram_verilog_file_7066.v:2:781-783: syntax error at token "end"
6_gram_verilog_file_7066.v:2:832-840: syntax error at token "endmodule"

6_gram_verilog_file_7070.v: 6_gram_verilog_file_7070.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_7070.v:2:211-216: syntax error at token "always"
6_gram_verilog_file_7070.v:2:282-284: syntax error at token "end"

6_gram_verilog_file_7086.v: 6_gram_verilog_file_7086.v:2:53-57: syntax error at token "logic"
6_gram_verilog_file_7086.v:2:120-125: syntax error at token "assign"
6_gram_verilog_file_7086.v:2:143-151: syntax error at token "endmodule"

6_gram_verilog_file_7088.v: 6_gram_verilog_file_7088.v:3:233-237: syntax error at token "logic"
6_gram_verilog_file_7088.v:3:253-258: syntax error at token "always"
6_gram_verilog_file_7088.v:3:335-336: syntax error at token "<="
6_gram_verilog_file_7088.v:3:345-347: syntax error at token "end"

6_gram_verilog_file_7094.v: 6_gram_verilog_file_7094.v:2:73-77: syntax error at token "logic"
6_gram_verilog_file_7094.v:2:186-191: syntax error at token "assign"
6_gram_verilog_file_7094.v:2:276-281: syntax error at token "assign"
6_gram_verilog_file_7094.v:2:316-321: syntax error at token "assign"
6_gram_verilog_file_7094.v:2:343-351: syntax error at token "endmodule"

6_gram_verilog_file_7095.v: 6_gram_verilog_file_7095.v:2:54-58: syntax error at token "logic"
6_gram_verilog_file_7095.v:2:105-113: syntax error at token "endmodule"

6_gram_verilog_file_7099.v: 6_gram_verilog_file_7099.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_7099.v:2:95-102: syntax error at token "defparam"
6_gram_verilog_file_7099.v:2:129-137: syntax error at token "endmodule"

6_gram_verilog_file_7102.v: 6_gram_verilog_file_7102.v:2:741-745: syntax error at token "logic"
6_gram_verilog_file_7102.v:2:850-855: syntax error at token "assign"
6_gram_verilog_file_7102.v:2:917-925: syntax error at token "endmodule"

6_gram_verilog_file_7109.v: 6_gram_verilog_file_7109.v:2:288-292: syntax error at token "logic"
6_gram_verilog_file_7109.v:2:548-553: syntax error at token "assign"
6_gram_verilog_file_7109.v:2:609-614: syntax error at token "always"
6_gram_verilog_file_7109.v:2:661-663: syntax error at token "end"
6_gram_verilog_file_7109.v:2:730-738: syntax error at token "endmodule"

6_gram_verilog_file_7123.v: 6_gram_verilog_file_7123.v:2:165-169: syntax error at token "logic"
6_gram_verilog_file_7123.v:2:184-189: syntax error at token "assign"
6_gram_verilog_file_7123.v:2:225-233: syntax error at token "endmodule"

6_gram_verilog_file_7128.v: 6_gram_verilog_file_7128.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_7128.v:2:87-92: syntax error at token "assign"
6_gram_verilog_file_7128.v:2:143-148: syntax error at token "assign"
6_gram_verilog_file_7128.v:2:191-199: syntax error at token "endmodule"

6_gram_verilog_file_7128.v: 6_gram_verilog_file_7128.v:2:151-155: syntax error at token "logic"
6_gram_verilog_file_7128.v:2:251-256: syntax error at token "assign"
6_gram_verilog_file_7128.v:2:302: syntax error at token "("
6_gram_verilog_file_7128.v:2:377-382: syntax error at token "always"
6_gram_verilog_file_7128.v:2:459-461: syntax error at token "end"

6_gram_verilog_file_7134.v: 6_gram_verilog_file_7134.v:2:329-333: syntax error at token "logic"
6_gram_verilog_file_7134.v:2:372-381: syntax error at token "endprogram"

6_gram_verilog_file_7136.v: 6_gram_verilog_file_7136.v:2:123-127: syntax error at token "logic"
6_gram_verilog_file_7136.v:2:757-762: syntax error at token "assign"
6_gram_verilog_file_7136.v:2:831-839: syntax error at token "endmodule"

6_gram_verilog_file_7160.v: 6_gram_verilog_file_7160.v:2:97-101: syntax error at token "logic"
6_gram_verilog_file_7160.v:2:137: syntax error at token "("
6_gram_verilog_file_7160.v:2:167-172: syntax error at token "always"
6_gram_verilog_file_7160.v:2:226-228: syntax error at token "end"
6_gram_verilog_file_7160.v:2:263-268: syntax error at token "assign"
6_gram_verilog_file_7160.v:2:316-324: syntax error at token "endmodule"
6_gram_verilog_file_7160.v:2:412-416: syntax error at token "inout"
6_gram_verilog_file_7160.v:2:425-430: syntax error at token "output"
6_gram_verilog_file_7160.v:2:439-443: syntax error at token "input"
6_gram_verilog_file_7160.v:2:452-456: syntax error at token "inout"
6_gram_verilog_file_7160.v:2:465-469: syntax error at token "inout"
6_gram_verilog_file_7160.v:2:478-483: syntax error at token "output"
6_gram_verilog_file_7160.v:2:492-496: syntax error at token "inout"
6_gram_verilog_file_7160.v:2:506-511: syntax error at token "assign"
6_gram_verilog_file_7160.v:2:532-540: syntax error at token "endmodule"

6_gram_verilog_file_7164.v: 6_gram_verilog_file_7164.v:2:131-135: syntax error at token "logic"
6_gram_verilog_file_7164.v:2:350-355: syntax error at token "assign"
6_gram_verilog_file_7164.v:2:377-385: syntax error at token "endmodule"

6_gram_verilog_file_7166.v: 6_gram_verilog_file_7166.v:4:84-88: syntax error at token "logic"
6_gram_verilog_file_7166.v:4:563: syntax error at token "("
6_gram_verilog_file_7166.v:4:618: syntax error at token "("
6_gram_verilog_file_7166.v:4:649-654: syntax error at token "always"
6_gram_verilog_file_7166.v:4:739-741: syntax error at token "end"

6_gram_verilog_file_7175.v: 6_gram_verilog_file_7175.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_7175.v:2:353-358: syntax error at token "always"
6_gram_verilog_file_7175.v:2:425-430: syntax error at token "assert"
6_gram_verilog_file_7175.v:2:465-467: syntax error at token "end"

6_gram_verilog_file_7184.v: 6_gram_verilog_file_7184.v:2:241-245: syntax error at token "logic"
6_gram_verilog_file_7184.v:2:300: syntax error at token "("
6_gram_verilog_file_7184.v:2:464-469: syntax error at token "assign"
6_gram_verilog_file_7184.v:2:541-549: syntax error at token "endmodule"

6_gram_verilog_file_7207.v: 6_gram_verilog_file_7207.v:2:68-72: syntax error at token "logic"
6_gram_verilog_file_7207.v:2:127-132: syntax error at token "always"
6_gram_verilog_file_7207.v:2:200-202: syntax error at token "end"

6_gram_verilog_file_7214.v: 6_gram_verilog_file_7214.v:2:336-340: syntax error at token "logic"
6_gram_verilog_file_7214.v:2:616-624: syntax error at token "endmodule"

6_gram_verilog_file_7216.v: 6_gram_verilog_file_7216.v:2:566-570: syntax error at token "logic"
6_gram_verilog_file_7216.v:2:679-684: syntax error at token "assign"
6_gram_verilog_file_7216.v:2:741-746: syntax error at token "assign"
6_gram_verilog_file_7216.v:2:780-788: syntax error at token "endmodule"

6_gram_verilog_file_7219.v: 6_gram_verilog_file_7219.v:3:59-63: syntax error at token "logic"
6_gram_verilog_file_7219.v:3:458-463: syntax error at token "assign"
6_gram_verilog_file_7219.v:3:642-650: syntax error at token "endmodule"

6_gram_verilog_file_7219.v: 6_gram_verilog_file_7219.v:2:179-183: syntax error at token "logic"
6_gram_verilog_file_7219.v:2:198-203: syntax error at token "assign"
6_gram_verilog_file_7219.v:2:224-232: syntax error at token "endmodule"

6_gram_verilog_file_7230.v: 6_gram_verilog_file_7230.v:2:115-119: syntax error at token "logic"
6_gram_verilog_file_7230.v:2:206-214: syntax error at token "endmodule"

6_gram_verilog_file_7234.v: 6_gram_verilog_file_7234.v:2:99-103: syntax error at token "logic"
6_gram_verilog_file_7234.v:2:296: syntax error at token ";"
6_gram_verilog_file_7234.v:2:299-307: syntax error at token "endmodule"

6_gram_verilog_file_7258.v: 6_gram_verilog_file_7258.v:2:93-97: syntax error at token "logic"
6_gram_verilog_file_7258.v:2:152: syntax error at token "("
6_gram_verilog_file_7258.v:2:247-252: syntax error at token "assign"
6_gram_verilog_file_7258.v:2:273-281: syntax error at token "endmodule"

6_gram_verilog_file_7276.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 5:18-22:; problematic formatter output is
// Seed: 700046136
`define pp_2 0
localparam id_1 = id_0;
`define pp_3 0
`default_nettype `pp_2
module module_0 (
    input  id_0,
    output id_1
);
  assign id_1 = (id_0) * id_0 + 1;
endmodule
<<EOF>>
6_gram_verilog_file_7276.v: 6_gram_verilog_file_7276.v:2:165-169: syntax error at token "logic"
6_gram_verilog_file_7276.v:2:184-189: syntax error at token "assign"
6_gram_verilog_file_7276.v:2:207-212: syntax error at token "assign"
6_gram_verilog_file_7276.v:2:278-286: syntax error at token "endmodule"

6_gram_verilog_file_7307.v: 6_gram_verilog_file_7307.v:2:154-158: syntax error at token "logic"
6_gram_verilog_file_7307.v:2:203-208: syntax error at token "assign"
6_gram_verilog_file_7307.v:2:242-247: syntax error at token "assign"
6_gram_verilog_file_7307.v:2:277-285: syntax error at token "endmodule"

6_gram_verilog_file_7326.v: 6_gram_verilog_file_7326.v:2:134-136: syntax error at token "reg"
6_gram_verilog_file_7326.v:2:167-172: syntax error at token "always"
6_gram_verilog_file_7326.v:2:231-234: syntax error at token "else"
6_gram_verilog_file_7326.v:2:299-307: syntax error at token "endmodule"

6_gram_verilog_file_7326.v: 6_gram_verilog_file_7326.v:2:52-56: syntax error at token "logic"
6_gram_verilog_file_7326.v:2:173-181: syntax error at token "endmodule"

6_gram_verilog_file_7333.v: 6_gram_verilog_file_7333.v:2:253-257: syntax error at token "logic"
6_gram_verilog_file_7333.v:2:315-320: syntax error at token "assign"
6_gram_verilog_file_7333.v:2:338-346: syntax error at token "endmodule"

6_gram_verilog_file_7344.v: 6_gram_verilog_file_7344.v:8:85-89: syntax error at token "logic"
6_gram_verilog_file_7344.v:8:120-125: syntax error at token "assign"
6_gram_verilog_file_7344.v:8:170-175: syntax error at token "assign"
6_gram_verilog_file_7344.v:8:203: syntax error at token "("
6_gram_verilog_file_7344.v:8:243: syntax error at token "("
6_gram_verilog_file_7344.v:8:289-294: syntax error at token "assign"
6_gram_verilog_file_7344.v:8:389-394: syntax error at token "assign"
6_gram_verilog_file_7344.v:8:429: syntax error at token "("
6_gram_verilog_file_7344.v:8:581-589: syntax error at token "endmodule"
6_gram_verilog_file_7344.v:8:705-709: syntax error at token "input"
6_gram_verilog_file_7344.v:8:719-724: syntax error at token "output"
6_gram_verilog_file_7344.v:8:733-737: syntax error at token "inout"
6_gram_verilog_file_7344.v:8:746-750: syntax error at token "inout"
6_gram_verilog_file_7344.v:8:759-764: syntax error at token "output"
6_gram_verilog_file_7344.v:8:773-777: syntax error at token "input"
6_gram_verilog_file_7344.v:8:786-790: syntax error at token "inout"
6_gram_verilog_file_7344.v:8:799-803: syntax error at token "inout"
6_gram_verilog_file_7344.v:8:812-817: syntax error at token "output"
6_gram_verilog_file_7344.v:8:826-830: syntax error at token "inout"
6_gram_verilog_file_7344.v:8:840-845: syntax error at token "assign"
6_gram_verilog_file_7344.v:8:886-890: syntax error at token "final"
6_gram_verilog_file_7344.v:8:974-982: syntax error at token "endmodule"

6_gram_verilog_file_7361.v: 6_gram_verilog_file_7361.v:2:200-204: syntax error at token "logic"
6_gram_verilog_file_7361.v:2:295-302: syntax error at token "generate"
6_gram_verilog_file_7361.v:2:332: syntax error at token "1"
6_gram_verilog_file_7361.v:2:357: syntax error at token ")"
6_gram_verilog_file_7361.v:2:486: syntax error at token "1"
6_gram_verilog_file_7361.v:2:523-529: syntax error at token "endcase"

6_gram_verilog_file_7415.v: 6_gram_verilog_file_7415.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_7415.v:2:361: syntax error at token "("
6_gram_verilog_file_7415.v:2:394-402: syntax error at token "endmodule"

6_gram_verilog_file_7428.v: 6_gram_verilog_file_7428.v:2:214-218: syntax error at token "logic"
6_gram_verilog_file_7428.v:2:234-239: syntax error at token "assign"
6_gram_verilog_file_7428.v:2:298: syntax error at token "("
6_gram_verilog_file_7428.v:2:460-468: syntax error at token "endmodule"

6_gram_verilog_file_7463.v: 6_gram_verilog_file_7463.v:2:93-95: syntax error at token "reg"
6_gram_verilog_file_7463.v:2:126-131: syntax error at token "assign"
6_gram_verilog_file_7463.v:2:152-157: syntax error at token "always"
6_gram_verilog_file_7463.v:2:244-246: syntax error at token "end"
6_gram_verilog_file_7463.v:2:288-290: syntax error at token "end"
6_gram_verilog_file_7463.v:2:323-331: syntax error at token "endmodule"

6_gram_verilog_file_7469.v: 6_gram_verilog_file_7469.v:4:60-64: syntax error at token "logic"
6_gram_verilog_file_7469.v:4:354-362: syntax error at token "endmodule"

6_gram_verilog_file_7492.v: 6_gram_verilog_file_7492.v:2:74-78: syntax error at token "logic"
6_gram_verilog_file_7492.v:2:298-303: syntax error at token "assign"
6_gram_verilog_file_7492.v:2:325-333: syntax error at token "endmodule"

6_gram_verilog_file_7493.v: 6_gram_verilog_file_7493.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_7493.v:2:378: syntax error at token "("
6_gram_verilog_file_7493.v:2:484-492: syntax error at token "endmodule"

6_gram_verilog_file_7498.v: 6_gram_verilog_file_7498.v:2:35-37: syntax error at token "wor"
6_gram_verilog_file_7498.v:2:374-379: syntax error at token "assign"
6_gram_verilog_file_7498.v:2:401-406: syntax error at token "always"
6_gram_verilog_file_7498.v:2:468-469: syntax error at token "<="
6_gram_verilog_file_7498.v:2:520-522: syntax error at token "end"

6_gram_verilog_file_7515.v: 6_gram_verilog_file_7515.v:2:52-56: syntax error at token "logic"
6_gram_verilog_file_7515.v:2:214-219: syntax error at token "assign"
6_gram_verilog_file_7515.v:2:259-267: syntax error at token "endmodule"

6_gram_verilog_file_7521.v: 6_gram_verilog_file_7521.v:2:61-65: syntax error at token "logic"
6_gram_verilog_file_7521.v:2:264-272: syntax error at token "endmodule"

6_gram_verilog_file_7521.v: 6_gram_verilog_file_7521.v:2:70-73: syntax error at token "tri0"
6_gram_verilog_file_7521.v:2:111-116: syntax error at token "assign"
6_gram_verilog_file_7521.v:2:143-148: syntax error at token "assign"
6_gram_verilog_file_7521.v:2:169-174: syntax error at token "assign"
6_gram_verilog_file_7521.v:2:209-214: syntax error at token "always"
6_gram_verilog_file_7521.v:2:283-285: syntax error at token "end"
6_gram_verilog_file_7521.v:2:304-311: syntax error at token "defparam"
6_gram_verilog_file_7521.v:2:341-349: syntax error at token "endmodule"

6_gram_verilog_file_7527.v: 6_gram_verilog_file_7527.v:2:69-73: syntax error at token "logic"
6_gram_verilog_file_7527.v:2:291-299: syntax error at token "endmodule"

6_gram_verilog_file_7562.v: 6_gram_verilog_file_7562.v:3:193-197: syntax error at token "logic"
6_gram_verilog_file_7562.v:3:258-263: syntax error at token "always"
6_gram_verilog_file_7562.v:3:333-335: syntax error at token "end"
6_gram_verilog_file_7562.v:6:215-219: syntax error at token "input"
6_gram_verilog_file_7562.v:6:229-233: syntax error at token "input"
6_gram_verilog_file_7562.v:6:243-247: syntax error at token "inout"
6_gram_verilog_file_7562.v:6:257-261: syntax error at token "input"
6_gram_verilog_file_7562.v:6:271-275: syntax error at token "inout"
6_gram_verilog_file_7562.v:6:285-289: syntax error at token "input"
6_gram_verilog_file_7562.v:6:299-303: syntax error at token "input"
6_gram_verilog_file_7562.v:6:313-317: syntax error at token "inout"
6_gram_verilog_file_7562.v:6:327-332: syntax error at token "output"
6_gram_verilog_file_7562.v:6:342-347: syntax error at token "output"
6_gram_verilog_file_7562.v:6:357-362: syntax error at token "output"
6_gram_verilog_file_7562.v:6:372-376: syntax error at token "input"
6_gram_verilog_file_7562.v:6:385-389: syntax error at token "inout"
6_gram_verilog_file_7562.v:6:398-402: syntax error at token "inout"
6_gram_verilog_file_7562.v:6:411-416: syntax error at token "output"
6_gram_verilog_file_7562.v:6:425-430: syntax error at token "output"
6_gram_verilog_file_7562.v:6:439-443: syntax error at token "inout"
6_gram_verilog_file_7562.v:6:452-456: syntax error at token "inout"
6_gram_verilog_file_7562.v:6:465-469: syntax error at token "inout"
6_gram_verilog_file_7562.v:6:478-482: syntax error at token "inout"
6_gram_verilog_file_7562.v:6:536-541: syntax error at token "assign"
6_gram_verilog_file_7562.v:6:605-610: syntax error at token "always"
6_gram_verilog_file_7562.v:6:680-682: syntax error at token "end"
6_gram_verilog_file_7562.v:6:716-721: syntax error at token "assign"
6_gram_verilog_file_7562.v:6:780: syntax error at token "("
6_gram_verilog_file_7562.v:6:817: syntax error at token "("
6_gram_verilog_file_7562.v:6:859-864: syntax error at token "assign"
6_gram_verilog_file_7562.v:6:883-888: syntax error at token "always"
6_gram_verilog_file_7562.v:6:980-985: syntax error at token "assign"
6_gram_verilog_file_7562.v:6:1007-1012: syntax error at token "always"
6_gram_verilog_file_7562.v:6:1067-1069: syntax error at token "end"

6_gram_verilog_file_7589.v: 6_gram_verilog_file_7589.v:4:107-109: syntax error at token "reg"
6_gram_verilog_file_7589.v:4:493-498: syntax error at token "always"
6_gram_verilog_file_7589.v:4:599-600: syntax error at token "<="
6_gram_verilog_file_7589.v:4:631-633: syntax error at token "end"
6_gram_verilog_file_7589.v:4:687-692: syntax error at token "assign"
6_gram_verilog_file_7589.v:4:713-721: syntax error at token "endmodule"

6_gram_verilog_file_7605.v: 6_gram_verilog_file_7605.v:2:111-115: syntax error at token "logic"
6_gram_verilog_file_7605.v:2:146-154: syntax error at token "endmodule"

6_gram_verilog_file_7611.v: 6_gram_verilog_file_7611.v:2:165-169: syntax error at token "logic"
6_gram_verilog_file_7611.v:2:184-189: syntax error at token "always"
6_gram_verilog_file_7611.v:2:220-222: syntax error at token "end"

6_gram_verilog_file_7624.v: 6_gram_verilog_file_7624.v:2:82-86: syntax error at token "logic"
6_gram_verilog_file_7624.v:2:381-386: syntax error at token "assign"
6_gram_verilog_file_7624.v:2:440-448: syntax error at token "endmodule"

6_gram_verilog_file_7649.v: 6_gram_verilog_file_7649.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_7649.v:2:149: syntax error at token "("
6_gram_verilog_file_7649.v:2:350-358: syntax error at token "endmodule"

6_gram_verilog_file_7651.v: 6_gram_verilog_file_7651.v:2:100-104: syntax error at token "logic"
6_gram_verilog_file_7651.v:2:233-238: syntax error at token "assign"
6_gram_verilog_file_7651.v:2:287-292: syntax error at token "assign"
6_gram_verilog_file_7651.v:2:314-322: syntax error at token "endmodule"

6_gram_verilog_file_7654.v: 6_gram_verilog_file_7654.v:2:126-130: syntax error at token "logic"
6_gram_verilog_file_7654.v:2:194-199: syntax error at token "assign"
6_gram_verilog_file_7654.v:2:229: syntax error at token "("
6_gram_verilog_file_7654.v:2:370-378: syntax error at token "endmodule"

6_gram_verilog_file_7689.v: 6_gram_verilog_file_7689.v:2:282-286: syntax error at token "logic"
6_gram_verilog_file_7689.v:2:302-307: syntax error at token "assign"
6_gram_verilog_file_7689.v:2:328-336: syntax error at token "endmodule"
6_gram_verilog_file_7689.v:3:102-106: syntax error at token "input"
6_gram_verilog_file_7689.v:3:115-119: syntax error at token "input"
6_gram_verilog_file_7689.v:3:128-133: syntax error at token "output"
6_gram_verilog_file_7689.v:3:142-146: syntax error at token "input"
6_gram_verilog_file_7689.v:3:155-159: syntax error at token "inout"
6_gram_verilog_file_7689.v:3:168-172: syntax error at token "input"
6_gram_verilog_file_7689.v:3:182-187: syntax error at token "assign"
6_gram_verilog_file_7689.v:3:246: syntax error at token "("
6_gram_verilog_file_7689.v:3:299-304: syntax error at token "assign"
6_gram_verilog_file_7689.v:3:322-327: syntax error at token "assign"
6_gram_verilog_file_7689.v:3:349-354: syntax error at token "assign"
6_gram_verilog_file_7689.v:3:375-383: syntax error at token "endmodule"

6_gram_verilog_file_7700.v: 6_gram_verilog_file_7700.v:2:177-179: syntax error at token "reg"
6_gram_verilog_file_7700.v:2:194-199: syntax error at token "always"
6_gram_verilog_file_7700.v:2:303-304: syntax error at token "<="
6_gram_verilog_file_7700.v:2:316-318: syntax error at token "end"
6_gram_verilog_file_7700.v:2:337-342: syntax error at token "assign"
6_gram_verilog_file_7700.v:2:363-371: syntax error at token "endmodule"

6_gram_verilog_file_7712.v: 6_gram_verilog_file_7712.v:3:37-41: syntax error at token "logic"
6_gram_verilog_file_7712.v:3:498-506: syntax error at token "endmodule"

6_gram_verilog_file_7719.v: 6_gram_verilog_file_7719.v:2:180-184: syntax error at token "logic"
6_gram_verilog_file_7719.v:2:199-204: syntax error at token "assign"
6_gram_verilog_file_7719.v:2:225-233: syntax error at token "endmodule"
6_gram_verilog_file_7719.v:2:469-474: syntax error at token "assign"
6_gram_verilog_file_7719.v:2:509: syntax error at token "("
6_gram_verilog_file_7719.v:2:562-567: syntax error at token "assign"
6_gram_verilog_file_7719.v:2:599: syntax error at token "("
6_gram_verilog_file_7719.v:2:836-841: syntax error at token "assign"
6_gram_verilog_file_7719.v:2:862-870: syntax error at token "endmodule"

6_gram_verilog_file_7719.v: 6_gram_verilog_file_7719.v:2:57-61: syntax error at token "logic"
6_gram_verilog_file_7719.v:2:139-146: syntax error at token "defparam"
6_gram_verilog_file_7719.v:2:488-496: syntax error at token "endmodule"

6_gram_verilog_file_7723.v: 6_gram_verilog_file_7723.v:2:266-270: syntax error at token "logic"
6_gram_verilog_file_7723.v:2:304-309: syntax error at token "assign"
6_gram_verilog_file_7723.v:2:327-335: syntax error at token "endmodule"

6_gram_verilog_file_7724.v: 6_gram_verilog_file_7724.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_7724.v:2:81-89: syntax error at token "endmodule"

6_gram_verilog_file_7731.v: 6_gram_verilog_file_7731.v:3:227-231: syntax error at token "logic"
6_gram_verilog_file_7731.v:3:247-252: syntax error at token "assign"
6_gram_verilog_file_7731.v:3:299-304: syntax error at token "assign"
6_gram_verilog_file_7731.v:3:352-357: syntax error at token "always"
6_gram_verilog_file_7731.v:3:439-440: syntax error at token "<="
6_gram_verilog_file_7731.v:3:479-481: syntax error at token "end"

6_gram_verilog_file_7732.v: 6_gram_verilog_file_7732.v:3:60-64: syntax error at token "logic"
6_gram_verilog_file_7732.v:3:194-199: syntax error at token "assign"
6_gram_verilog_file_7732.v:3:220-228: syntax error at token "endmodule"

6_gram_verilog_file_7757.v: 6_gram_verilog_file_7757.v:2:174-178: syntax error at token "logic"
6_gram_verilog_file_7757.v:2:363-368: syntax error at token "assign"
6_gram_verilog_file_7757.v:2:390-398: syntax error at token "endmodule"

6_gram_verilog_file_7766.v: 6_gram_verilog_file_7766.v:2:58-64: syntax error at token "supply0"
6_gram_verilog_file_7766.v:2:79-84: syntax error at token "assign"
6_gram_verilog_file_7766.v:2:117-122: syntax error at token "assign"
6_gram_verilog_file_7766.v:2:175-183: syntax error at token "endmodule"

6_gram_verilog_file_7810.v: 6_gram_verilog_file_7810.v:2:96-100: syntax error at token "logic"
6_gram_verilog_file_7810.v:2:364-369: syntax error at token "assign"
6_gram_verilog_file_7810.v:2:391-399: syntax error at token "endmodule"

6_gram_verilog_file_7829.v: 6_gram_verilog_file_7829.v:2:84-88: syntax error at token "logic"
6_gram_verilog_file_7829.v:2:103-108: syntax error at token "assign"
6_gram_verilog_file_7829.v:2:141-146: syntax error at token "genvar"
6_gram_verilog_file_7829.v:2:165: syntax error at token "("
6_gram_verilog_file_7829.v:2:219: syntax error at token "("
6_gram_verilog_file_7829.v:2:300: syntax error at token "("
6_gram_verilog_file_7829.v:2:386-394: syntax error at token "endmodule"
6_gram_verilog_file_7829.v:3:256-261: syntax error at token "assign"
6_gram_verilog_file_7829.v:3:308-316: syntax error at token "endmodule"

6_gram_verilog_file_7837.v: 6_gram_verilog_file_7837.v:2:149-153: syntax error at token "logic"
6_gram_verilog_file_7837.v:2:632-637: syntax error at token "assign"
6_gram_verilog_file_7837.v:2:665-673: syntax error at token "endmodule"

6_gram_verilog_file_7855.v: 6_gram_verilog_file_7855.v:3:39-43: syntax error at token "`pp_0"
6_gram_verilog_file_7855.v:3:147-157: syntax error at token "endfunction"

6_gram_verilog_file_7861.v: 6_gram_verilog_file_7861.v:2:76-80: syntax error at token "logic"
6_gram_verilog_file_7861.v:2:119-126: syntax error at token "defparam"
6_gram_verilog_file_7861.v:2:162-170: syntax error at token "endmodule"

6_gram_verilog_file_7865.v: 6_gram_verilog_file_7865.v:3:198-202: syntax error at token "logic"
6_gram_verilog_file_7865.v:3:234-239: syntax error at token "always"
6_gram_verilog_file_7865.v:3:335-337: syntax error at token "end"
6_gram_verilog_file_7865.v:3:379: syntax error at token "("
6_gram_verilog_file_7865.v:3:430: syntax error at token "("
6_gram_verilog_file_7865.v:3:510-515: syntax error at token "assign"
6_gram_verilog_file_7865.v:3:628-636: syntax error at token "endmodule"

6_gram_verilog_file_7878.v: 6_gram_verilog_file_7878.v:2:103-107: syntax error at token "logic"
6_gram_verilog_file_7878.v:2:215-220: syntax error at token "assign"
6_gram_verilog_file_7878.v:2:256-264: syntax error at token "endmodule"

6_gram_verilog_file_7886.v: 6_gram_verilog_file_7886.v:3:197-201: syntax error at token "logic"
6_gram_verilog_file_7886.v:3:385-390: syntax error at token "always"
6_gram_verilog_file_7886.v:3:451-453: syntax error at token "end"
6_gram_verilog_file_7886.v:3:479-487: syntax error at token "endmodule"

6_gram_verilog_file_7886.v: 6_gram_verilog_file_7886.v:3:82-86: syntax error at token "logic"
6_gram_verilog_file_7886.v:3:496-501: syntax error at token "always"
6_gram_verilog_file_7886.v:3:569-571: syntax error at token "end"

6_gram_verilog_file_7890.v: 6_gram_verilog_file_7890.v:2:205-209: syntax error at token "logic"
6_gram_verilog_file_7890.v:2:224-232: syntax error at token "endmodule"

6_gram_verilog_file_7891.v: 6_gram_verilog_file_7891.v:2:221-225: syntax error at token "logic"
6_gram_verilog_file_7891.v:2:493-498: syntax error at token "assign"
6_gram_verilog_file_7891.v:2:548-553: syntax error at token "assign"
6_gram_verilog_file_7891.v:2:575-583: syntax error at token "endmodule"

6_gram_verilog_file_7894.v: 6_gram_verilog_file_7894.v:2:140-144: syntax error at token "logic"
6_gram_verilog_file_7894.v:2:166: syntax error at token "("
6_gram_verilog_file_7894.v:2:178-186: syntax error at token "endmodule"

6_gram_verilog_file_7901.v: 6_gram_verilog_file_7901.v:2:145-149: syntax error at token "logic"
6_gram_verilog_file_7901.v:2:415-420: syntax error at token "always"
6_gram_verilog_file_7901.v:2:542-544: syntax error at token "end"
6_gram_verilog_file_7901.v:2:793-801: syntax error at token "endmodule"

6_gram_verilog_file_7906.v: 6_gram_verilog_file_7906.v:2:176-180: syntax error at token "logic"
6_gram_verilog_file_7906.v:2:195-200: syntax error at token "assign"
6_gram_verilog_file_7906.v:2:305-310: syntax error at token "assign"
6_gram_verilog_file_7906.v:2:331-336: syntax error at token "assign"
6_gram_verilog_file_7906.v:2:375-383: syntax error at token "endmodule"

6_gram_verilog_file_7906.v: 6_gram_verilog_file_7906.v:3:36-40: syntax error at token "logic"
6_gram_verilog_file_7906.v:3:206: syntax error at token "("
6_gram_verilog_file_7906.v:3:237-245: syntax error at token "endmodule"

6_gram_verilog_file_7906.v: 6_gram_verilog_file_7906.v:2:117-121: syntax error at token "logic"
6_gram_verilog_file_7906.v:2:401-406: syntax error at token "always"
6_gram_verilog_file_7906.v:2:477-485: syntax error at token "endmodule"

6_gram_verilog_file_7919.v: 6_gram_verilog_file_7919.v:2:142-146: syntax error at token "logic"
6_gram_verilog_file_7919.v:2:161-166: syntax error at token "assign"
6_gram_verilog_file_7919.v:2:191: syntax error at token "("
6_gram_verilog_file_7919.v:2:290-295: syntax error at token "assign"
6_gram_verilog_file_7919.v:2:348-353: syntax error at token "assign"
6_gram_verilog_file_7919.v:2:399-404: syntax error at token "assign"
6_gram_verilog_file_7919.v:2:438: syntax error at token "("
6_gram_verilog_file_7919.v:2:489-497: syntax error at token "endmodule"

6_gram_verilog_file_7929.v: 6_gram_verilog_file_7929.v:2:94-98: syntax error at token "logic"
6_gram_verilog_file_7929.v:2:396-401: syntax error at token "assign"
6_gram_verilog_file_7929.v:2:432-437: syntax error at token "always"
6_gram_verilog_file_7929.v:2:581: syntax error at token "("
6_gram_verilog_file_7929.v:2:772-780: syntax error at token "endmodule"

6_gram_verilog_file_7931.v: 6_gram_verilog_file_7931.v:2:459-463: syntax error at token "logic"
6_gram_verilog_file_7931.v:2:544-552: syntax error at token "endmodule"

6_gram_verilog_file_7944.v: 6_gram_verilog_file_7944.v:2:61-65: syntax error at token "logic"
6_gram_verilog_file_7944.v:2:463-468: syntax error at token "assign"
6_gram_verilog_file_7944.v:2:485-493: syntax error at token "endmodule"

6_gram_verilog_file_7959.v: 6_gram_verilog_file_7959.v:2:138-142: syntax error at token "logic"
6_gram_verilog_file_7959.v:2:173-181: syntax error at token "endmodule"

6_gram_verilog_file_7964.v: 6_gram_verilog_file_7964.v:2:52-56: syntax error at token "logic"
6_gram_verilog_file_7964.v:2:290-295: syntax error at token "assign"
6_gram_verilog_file_7964.v:2:314-319: syntax error at token "always"
6_gram_verilog_file_7964.v:2:450-452: syntax error at token "end"

6_gram_verilog_file_7973.v: 6_gram_verilog_file_7973.v:2:85-89: syntax error at token "logic"
6_gram_verilog_file_7973.v:2:121-126: syntax error at token "assign"
6_gram_verilog_file_7973.v:2:167: syntax error at token "("
6_gram_verilog_file_7973.v:2:238: syntax error at token "("
6_gram_verilog_file_7973.v:2:498-506: syntax error at token "endmodule"

6_gram_verilog_file_7975.v: 6_gram_verilog_file_7975.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_7975.v:2:157: syntax error at token "("
6_gram_verilog_file_7975.v:2:270-275: syntax error at token "always"
6_gram_verilog_file_7975.v:2:309-311: syntax error at token "end"
6_gram_verilog_file_7975.v:2:328-333: syntax error at token "always"
6_gram_verilog_file_7975.v:2:390-392: syntax error at token "end"

6_gram_verilog_file_7986.v: 6_gram_verilog_file_7986.v:19:36-40: syntax error at token "logic"
6_gram_verilog_file_7986.v:19:558: syntax error at token "("
6_gram_verilog_file_7986.v:19:593: syntax error at token "("
6_gram_verilog_file_7986.v:19:625-630: syntax error at token "assign"
6_gram_verilog_file_7986.v:19:652-657: syntax error at token "assign"
6_gram_verilog_file_7986.v:19:697-702: syntax error at token "always"
6_gram_verilog_file_7986.v:19:802-804: syntax error at token "end"
6_gram_verilog_file_7986.v:19:840-842: syntax error at token "end"

6_gram_verilog_file_7996.v: 6_gram_verilog_file_7996.v:4:442-446: syntax error at token "logic"
6_gram_verilog_file_7996.v:4:462-467: syntax error at token "assign"
6_gram_verilog_file_7996.v:4:494-502: syntax error at token "endmodule"

6_gram_verilog_file_8012.v: 6_gram_verilog_file_8012.v:3:434-438: syntax error at token "logic"
6_gram_verilog_file_8012.v:3:469-476: syntax error at token "generate"
6_gram_verilog_file_8012.v:3:506: syntax error at token "1"
6_gram_verilog_file_8012.v:3:530: syntax error at token ")"
6_gram_verilog_file_8012.v:3:557-559: syntax error at token "end"
6_gram_verilog_file_8012.v:3:663-664: syntax error at token "<="
6_gram_verilog_file_8012.v:3:676-678: syntax error at token "end"

6_gram_verilog_file_8016.v: 6_gram_verilog_file_8016.v:2:183-187: syntax error at token "logic"
6_gram_verilog_file_8016.v:2:259-264: syntax error at token "assign"
6_gram_verilog_file_8016.v:2:282-290: syntax error at token "endmodule"

6_gram_verilog_file_8016.v: 6_gram_verilog_file_8016.v:3:53-57: syntax error at token "logic"
6_gram_verilog_file_8016.v:3:306-314: syntax error at token "endmodule"

6_gram_verilog_file_8032.v: 6_gram_verilog_file_8032.v:3:526-530: syntax error at token "logic"
6_gram_verilog_file_8032.v:3:711: syntax error at token "("
6_gram_verilog_file_8032.v:3:870-875: syntax error at token "assign"
6_gram_verilog_file_8032.v:3:897-905: syntax error at token "endmodule"

6_gram_verilog_file_8032.v: 6_gram_verilog_file_8032.v:2:221-225: syntax error at token "logic"
6_gram_verilog_file_8032.v:2:332: syntax error at token "("
6_gram_verilog_file_8032.v:2:599-604: syntax error at token "assign"
6_gram_verilog_file_8032.v:2:644-649: syntax error at token "always"
6_gram_verilog_file_8032.v:2:711-713: syntax error at token "end"
6_gram_verilog_file_8032.v:2:737-739: syntax error at token "end"

6_gram_verilog_file_8049.v: 6_gram_verilog_file_8049.v:2:641-645: syntax error at token "logic"
6_gram_verilog_file_8049.v:2:660-668: syntax error at token "endmodule"

6_gram_verilog_file_8051.v: 6_gram_verilog_file_8051.v:3:104-108: syntax error at token "logic"
6_gram_verilog_file_8051.v:3:123-128: syntax error at token "always"
6_gram_verilog_file_8051.v:3:165-167: syntax error at token "end"

6_gram_verilog_file_8052.v: 6_gram_verilog_file_8052.v:2:266-270: syntax error at token "logic"
6_gram_verilog_file_8052.v:2:616: syntax error at token "("
6_gram_verilog_file_8052.v:2:680-685: syntax error at token "assign"
6_gram_verilog_file_8052.v:2:704-709: syntax error at token "assign"
6_gram_verilog_file_8052.v:2:744-752: syntax error at token "endmodule"

6_gram_verilog_file_8076.v: 6_gram_verilog_file_8076.v:2:59-63: syntax error at token "logic"
6_gram_verilog_file_8076.v:2:280-285: syntax error at token "assign"
6_gram_verilog_file_8076.v:2:320: syntax error at token "("
6_gram_verilog_file_8076.v:2:366-371: syntax error at token "assign"
6_gram_verilog_file_8076.v:2:409-417: syntax error at token "endmodule"

6_gram_verilog_file_8076.v: 6_gram_verilog_file_8076.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_8076.v:2:198-203: syntax error at token "always"
6_gram_verilog_file_8076.v:2:243-251: syntax error at token "endmodule"

6_gram_verilog_file_8081.v: 6_gram_verilog_file_8081.v:2:91-93: syntax error at token "reg"
6_gram_verilog_file_8081.v:2:270-275: syntax error at token "always"
6_gram_verilog_file_8081.v:2:325-327: syntax error at token "end"

6_gram_verilog_file_8115.v: 6_gram_verilog_file_8115.v:3:591: syntax error at token "#"

6_gram_verilog_file_8121.v: 6_gram_verilog_file_8121.v:3:43-47: syntax error at token "logic"
6_gram_verilog_file_8121.v:3:108: syntax error at token "("
6_gram_verilog_file_8121.v:3:135-143: syntax error at token "endmodule"

6_gram_verilog_file_8130.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_8" at 29:18-22:; problematic formatter output is
// Seed: 2749654881
`define pp_0 0
`define pp_1 0
`resetall
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`timescale 1ps / 1ps
`define pp_14 0
module module_0 ();
  type_3 id_0 (
      .id_0(id_1),
      .id_1(id_2 + 1)
  );
endmodule
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`default_nettype `pp_8
`define pp_19 0
`timescale 1ps / 1ps `default_nettype wire
<<EOF>>
6_gram_verilog_file_8135.v: 6_gram_verilog_file_8135.v:2:498-502: syntax error at token "logic"
6_gram_verilog_file_8135.v:2:574: syntax error at token "("
6_gram_verilog_file_8135.v:2:942-947: syntax error at token "assign"
6_gram_verilog_file_8135.v:2:969-977: syntax error at token "endmodule"

6_gram_verilog_file_8135.v: 6_gram_verilog_file_8135.v:2:58-62: syntax error at token "logic"
6_gram_verilog_file_8135.v:2:258-263: syntax error at token "always"
6_gram_verilog_file_8135.v:2:337-339: syntax error at token "end"

6_gram_verilog_file_8141.v: 6_gram_verilog_file_8141.v:4:76-80: syntax error at token "logic"
6_gram_verilog_file_8141.v:4:435-440: syntax error at token "assign"
6_gram_verilog_file_8141.v:4:462-470: syntax error at token "endmodule"

6_gram_verilog_file_8143.v: 6_gram_verilog_file_8143.v:2:167-171: syntax error at token "logic"
6_gram_verilog_file_8143.v:2:202-207: syntax error at token "assign"
6_gram_verilog_file_8143.v:2:251: syntax error at token "("
6_gram_verilog_file_8143.v:2:331-336: syntax error at token "assign"
6_gram_verilog_file_8143.v:2:357-365: syntax error at token "endmodule"

6_gram_verilog_file_8154.v: 6_gram_verilog_file_8154.v:2:326-330: syntax error at token "logic"
6_gram_verilog_file_8154.v:2:641-649: syntax error at token "endmodule"

6_gram_verilog_file_8155.v: 6_gram_verilog_file_8155.v:2:191-195: syntax error at token "logic"
6_gram_verilog_file_8155.v:2:281: syntax error at token "("
6_gram_verilog_file_8155.v:2:481-489: syntax error at token "endmodule"

6_gram_verilog_file_8172.v: 6_gram_verilog_file_8172.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_8172.v:2:183: syntax error at token "("
6_gram_verilog_file_8172.v:2:291-299: syntax error at token "endmodule"

6_gram_verilog_file_8174.v: 6_gram_verilog_file_8174.v:2:225-229: syntax error at token "logic"
6_gram_verilog_file_8174.v:2:282: syntax error at token "("
6_gram_verilog_file_8174.v:2:359: syntax error at token "("
6_gram_verilog_file_8174.v:2:415-423: syntax error at token "endmodule"

6_gram_verilog_file_8178.v: 6_gram_verilog_file_8178.v:3:868-872: syntax error at token "logic"
6_gram_verilog_file_8178.v:3:1079-1084: syntax error at token "assign"
6_gram_verilog_file_8178.v:3:1109: syntax error at token "("
6_gram_verilog_file_8178.v:3:1164-1172: syntax error at token "endmodule"

6_gram_verilog_file_8178.v: 6_gram_verilog_file_8178.v:2:77-81: syntax error at token "logic"
6_gram_verilog_file_8178.v:2:411-416: syntax error at token "assign"
6_gram_verilog_file_8178.v:2:438-446: syntax error at token "endmodule"

6_gram_verilog_file_8179.v: 6_gram_verilog_file_8179.v:2:138-142: syntax error at token "logic"
6_gram_verilog_file_8179.v:2:396-403: syntax error at token "defparam"
6_gram_verilog_file_8179.v:2:465: syntax error at token "("
6_gram_verilog_file_8179.v:2:520: syntax error at token "("
6_gram_verilog_file_8179.v:2:567-572: syntax error at token "always"
6_gram_verilog_file_8179.v:2:617-619: syntax error at token "end"
6_gram_verilog_file_8179.v:2:662: syntax error at token "("
6_gram_verilog_file_8179.v:2:735-743: syntax error at token "endmodule"

6_gram_verilog_file_8184.v: 6_gram_verilog_file_8184.v:2:765-769: syntax error at token "logic"
6_gram_verilog_file_8184.v:2:812-817: syntax error at token "assign"
6_gram_verilog_file_8184.v:2:864: syntax error at token "("
6_gram_verilog_file_8184.v:2:942-950: syntax error at token "endmodule"

6_gram_verilog_file_8192.v: 6_gram_verilog_file_8192.v:2:189-193: syntax error at token "logic"
6_gram_verilog_file_8192.v:2:496-501: syntax error at token "assign"
6_gram_verilog_file_8192.v:2:519-527: syntax error at token "endmodule"

6_gram_verilog_file_8213.v: 6_gram_verilog_file_8213.v:2:53-57: syntax error at token "logic"
6_gram_verilog_file_8213.v:2:127: syntax error at token "("
6_gram_verilog_file_8213.v:2:184-189: syntax error at token "assign"
6_gram_verilog_file_8213.v:2:224-229: syntax error at token "assign"
6_gram_verilog_file_8213.v:2:279-284: syntax error at token "always"
6_gram_verilog_file_8213.v:2:347-355: syntax error at token "endmodule"

6_gram_verilog_file_8213.v: 6_gram_verilog_file_8213.v:2:75-77: syntax error at token "reg"
6_gram_verilog_file_8213.v:2:327-335: syntax error at token "endmodule"

6_gram_verilog_file_8234.v: 6_gram_verilog_file_8234.v:2:267-271: syntax error at token "logic"
6_gram_verilog_file_8234.v:2:802: syntax error at token "("
6_gram_verilog_file_8234.v:2:883-891: syntax error at token "endmodule"

6_gram_verilog_file_8252.v: 6_gram_verilog_file_8252.v:2:308-312: syntax error at token "logic"
6_gram_verilog_file_8252.v:2:360-365: syntax error at token "always"
6_gram_verilog_file_8252.v:2:453-455: syntax error at token "end"

6_gram_verilog_file_8262.v: 6_gram_verilog_file_8262.v:2:102-106: syntax error at token "logic"
6_gram_verilog_file_8262.v:2:137-142: syntax error at token "assign"
6_gram_verilog_file_8262.v:2:163-171: syntax error at token "endmodule"

6_gram_verilog_file_8267.v: 6_gram_verilog_file_8267.v:2:140-144: syntax error at token "logic"
6_gram_verilog_file_8267.v:2:541-546: syntax error at token "assign"
6_gram_verilog_file_8267.v:2:599-607: syntax error at token "endmodule"

6_gram_verilog_file_8272.v: 6_gram_verilog_file_8272.v:2:84-86: syntax error at token "reg"
6_gram_verilog_file_8272.v:2:213-218: syntax error at token "assign"
6_gram_verilog_file_8272.v:2:269: syntax error at token "("
6_gram_verilog_file_8272.v:2:299-304: syntax error at token "always"
6_gram_verilog_file_8272.v:2:368-376: syntax error at token "endmodule"
6_gram_verilog_file_8272.v:2:651-656: syntax error at token "assign"
6_gram_verilog_file_8272.v:2:708-716: syntax error at token "endmodule"

6_gram_verilog_file_8286.v: 6_gram_verilog_file_8286.v:4:109-113: syntax error at token "logic"
6_gram_verilog_file_8286.v:4:150-155: syntax error at token "assign"
6_gram_verilog_file_8286.v:4:227-235: syntax error at token "endmodule"

6_gram_verilog_file_8286.v: 6_gram_verilog_file_8286.v:2:672-676: syntax error at token "logic"
6_gram_verilog_file_8286.v:2:743-751: syntax error at token "endmodule"

6_gram_verilog_file_8302.v: 6_gram_verilog_file_8302.v:2:350-354: syntax error at token "logic"
6_gram_verilog_file_8302.v:2:370-378: syntax error at token "endmodule"

6_gram_verilog_file_8305.v: 6_gram_verilog_file_8305.v:2:96-100: syntax error at token "logic"
6_gram_verilog_file_8305.v:2:220-228: syntax error at token "endmodule"

6_gram_verilog_file_8313.v: 6_gram_verilog_file_8313.v:2:245-247: syntax error at token "reg"
6_gram_verilog_file_8313.v:2:576-581: syntax error at token "always"
6_gram_verilog_file_8313.v:2:632-633: syntax error at token "if"
6_gram_verilog_file_8313.v:2:665-668: syntax error at token "else"
6_gram_verilog_file_8313.v:2:707-709: syntax error at token "end"

6_gram_verilog_file_8314.v: 6_gram_verilog_file_8314.v:2:34-36: syntax error at token "reg"
6_gram_verilog_file_8314.v:2:576-581: syntax error at token "always"
6_gram_verilog_file_8314.v:2:660-661: syntax error at token "<="
6_gram_verilog_file_8314.v:2:708-709: syntax error at token "if"
6_gram_verilog_file_8314.v:2:764-766: syntax error at token "end"
6_gram_verilog_file_8314.v:2:796-798: syntax error at token "end"
6_gram_verilog_file_8314.v:2:957-962: syntax error at token "assign"
6_gram_verilog_file_8314.v:2:1066-1074: syntax error at token "endmodule"

6_gram_verilog_file_8346.v: 6_gram_verilog_file_8346.v:2:263-267: syntax error at token "logic"
6_gram_verilog_file_8346.v:2:319-324: syntax error at token "assign"
6_gram_verilog_file_8346.v:2:343-348: syntax error at token "assign"
6_gram_verilog_file_8346.v:2:394-402: syntax error at token "endmodule"

6_gram_verilog_file_8355.v: 6_gram_verilog_file_8355.v:2:135-139: syntax error at token "logic"
6_gram_verilog_file_8355.v:2:170-175: syntax error at token "assign"
6_gram_verilog_file_8355.v:2:204-212: syntax error at token "endmodule"

6_gram_verilog_file_8356.v: 6_gram_verilog_file_8356.v:2:499-503: syntax error at token "logic"
6_gram_verilog_file_8356.v:2:772-777: syntax error at token "always"
6_gram_verilog_file_8356.v:2:827-829: syntax error at token "end"
6_gram_verilog_file_8356.v:2:855-863: syntax error at token "endmodule"

6_gram_verilog_file_8374.v: 6_gram_verilog_file_8374.v:2:469-473: syntax error at token "logic"
6_gram_verilog_file_8374.v:2:512-517: syntax error at token "assign"
6_gram_verilog_file_8374.v:2:568-573: syntax error at token "assign"
6_gram_verilog_file_8374.v:2:595-603: syntax error at token "endmodule"

6_gram_verilog_file_8399.v: 6_gram_verilog_file_8399.v:3:111-115: syntax error at token "logic"
6_gram_verilog_file_8399.v:3:223-228: syntax error at token "assign"
6_gram_verilog_file_8399.v:3:289-297: syntax error at token "endmodule"

6_gram_verilog_file_8416.v: 6_gram_verilog_file_8416.v:2:327-331: syntax error at token "logic"
6_gram_verilog_file_8416.v:2:509: syntax error at token "("
6_gram_verilog_file_8416.v:2:558-563: syntax error at token "assign"
6_gram_verilog_file_8416.v:2:600: syntax error at token "("
6_gram_verilog_file_8416.v:2:640-648: syntax error at token "endmodule"

6_gram_verilog_file_8425.v: 6_gram_verilog_file_8425.v:2:60-64: syntax error at token "logic"
6_gram_verilog_file_8425.v:2:95-100: syntax error at token "assign"
6_gram_verilog_file_8425.v:2:121-129: syntax error at token "endmodule"

6_gram_verilog_file_8433.v: 6_gram_verilog_file_8433.v:4:91-95: syntax error at token "logic"
6_gram_verilog_file_8433.v:4:110-115: syntax error at token "assign"
6_gram_verilog_file_8433.v:4:136-141: syntax error at token "assign"
6_gram_verilog_file_8433.v:4:261-266: syntax error at token "assign"
6_gram_verilog_file_8433.v:4:297-302: syntax error at token "assign"
6_gram_verilog_file_8433.v:4:384-392: syntax error at token "endmodule"

6_gram_verilog_file_8437.v: 6_gram_verilog_file_8437.v:2:106-110: syntax error at token "logic"
6_gram_verilog_file_8437.v:2:346-351: syntax error at token "always"
6_gram_verilog_file_8437.v:2:414-416: syntax error at token "end"

6_gram_verilog_file_8459.v: 6_gram_verilog_file_8459.v:2:201-205: syntax error at token "logic"
6_gram_verilog_file_8459.v:2:286-291: syntax error at token "assign"
6_gram_verilog_file_8459.v:2:335-340: syntax error at token "assign"
6_gram_verilog_file_8459.v:2:364-369: syntax error at token "assign"
6_gram_verilog_file_8459.v:2:387-394: syntax error at token "generate"
6_gram_verilog_file_8459.v:2:424: syntax error at token "1"
6_gram_verilog_file_8459.v:2:442: syntax error at token ")"
6_gram_verilog_file_8459.v:2:485-487: syntax error at token "end"
6_gram_verilog_file_8459.v:2:520-525: syntax error at token "always"
6_gram_verilog_file_8459.v:2:577-579: syntax error at token "end"

6_gram_verilog_file_8467.v: 6_gram_verilog_file_8467.v:2:60-64: syntax error at token "logic"
6_gram_verilog_file_8467.v:2:213-218: syntax error at token "assign"
6_gram_verilog_file_8467.v:2:269: syntax error at token "("
6_gram_verilog_file_8467.v:2:302-310: syntax error at token "endmodule"

6_gram_verilog_file_8505.v: 6_gram_verilog_file_8505.v:2:244-248: syntax error at token "logic"
6_gram_verilog_file_8505.v:2:436-441: syntax error at token "always"
6_gram_verilog_file_8505.v:2:521-523: syntax error at token "end"

6_gram_verilog_file_8518.v: 6_gram_verilog_file_8518.v:2:58-62: syntax error at token "logic"
6_gram_verilog_file_8518.v:2:295: syntax error at token "("
6_gram_verilog_file_8518.v:2:619-624: syntax error at token "always"
6_gram_verilog_file_8518.v:2:680-682: syntax error at token "end"

6_gram_verilog_file_8529.v: 6_gram_verilog_file_8529.v:3:90-94: syntax error at token "logic"
6_gram_verilog_file_8529.v:3:109-114: syntax error at token "always"
6_gram_verilog_file_8529.v:3:175-177: syntax error at token "end"

6_gram_verilog_file_8533.v: 6_gram_verilog_file_8533.v:2:125-129: syntax error at token "logic"
6_gram_verilog_file_8533.v:2:305-310: syntax error at token "assign"
6_gram_verilog_file_8533.v:2:343-351: syntax error at token "endmodule"

6_gram_verilog_file_8537.v: 6_gram_verilog_file_8537.v:2:60-64: syntax error at token "logic"
6_gram_verilog_file_8537.v:2:429-437: syntax error at token "endmodule"

6_gram_verilog_file_8552.v: 6_gram_verilog_file_8552.v:3:154-158: syntax error at token "logic"
6_gram_verilog_file_8552.v:3:197-205: syntax error at token "endmodule"

6_gram_verilog_file_8554.v: 6_gram_verilog_file_8554.v:2:52-56: syntax error at token "logic"
6_gram_verilog_file_8554.v:2:71-76: syntax error at token "always"
6_gram_verilog_file_8554.v:2:160-161: syntax error at token "if"
6_gram_verilog_file_8554.v:2:204-205: syntax error at token "if"
6_gram_verilog_file_8554.v:2:267-269: syntax error at token "end"
6_gram_verilog_file_8554.v:2:291-293: syntax error at token "end"
6_gram_verilog_file_8554.v:2:328-336: syntax error at token "endmodule"

6_gram_verilog_file_8579.v: 6_gram_verilog_file_8579.v:2:271-275: syntax error at token "logic"
6_gram_verilog_file_8579.v:2:342-350: syntax error at token "endmodule"

6_gram_verilog_file_8586.v: 6_gram_verilog_file_8586.v:2:75-77: syntax error at token "wor"
6_gram_verilog_file_8586.v:2:118-123: syntax error at token "assign"
6_gram_verilog_file_8586.v:2:169-174: syntax error at token "assign"
6_gram_verilog_file_8586.v:2:229-234: syntax error at token "assign"
6_gram_verilog_file_8586.v:2:255-263: syntax error at token "endmodule"

6_gram_verilog_file_8611.v: 6_gram_verilog_file_8611.v:2:148-152: syntax error at token "logic"
6_gram_verilog_file_8611.v:2:284-289: syntax error at token "assign"
6_gram_verilog_file_8611.v:2:321-329: syntax error at token "endmodule"

6_gram_verilog_file_8611.v: 6_gram_verilog_file_8611.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_8611.v:2:269-274: syntax error at token "assign"
6_gram_verilog_file_8611.v:2:316-324: syntax error at token "endmodule"

6_gram_verilog_file_8611.v: 6_gram_verilog_file_8611.v:2:87-93: syntax error at token "supply1"
6_gram_verilog_file_8611.v:2:187: syntax error at token "("
6_gram_verilog_file_8611.v:2:231-236: syntax error at token "assign"
6_gram_verilog_file_8611.v:2:269-274: syntax error at token "always"
6_gram_verilog_file_8611.v:2:323-325: syntax error at token "end"

6_gram_verilog_file_8614.v: 6_gram_verilog_file_8614.v:2:770-774: syntax error at token "logic"
6_gram_verilog_file_8614.v:2:876-881: syntax error at token "always"
6_gram_verilog_file_8614.v:2:931-936: syntax error at token "always"
6_gram_verilog_file_8614.v:2:1007-1009: syntax error at token "end"

6_gram_verilog_file_8616.v: 6_gram_verilog_file_8616.v:3:122-126: syntax error at token "logic"
6_gram_verilog_file_8616.v:3:147: syntax error at token "("
6_gram_verilog_file_8616.v:3:198-206: syntax error at token "endmodule"

6_gram_verilog_file_8633.v: 6_gram_verilog_file_8633.v:4:19-23: syntax error at token "`pp_0"
6_gram_verilog_file_8633.v:4:72-77: syntax error at token "output"
6_gram_verilog_file_8633.v:4:89-93: syntax error at token "input"
6_gram_verilog_file_8633.v:4:114-118: syntax error at token "table"
6_gram_verilog_file_8633.v:4:139: syntax error at token "0"
6_gram_verilog_file_8633.v:4:166: syntax error at token "x"
6_gram_verilog_file_8633.v:4:184: syntax error at token "?"
6_gram_verilog_file_8633.v:4:211: syntax error at token "1"
6_gram_verilog_file_8633.v:4:238: syntax error at token "?"
6_gram_verilog_file_8633.v:4:265: syntax error at token "0"
6_gram_verilog_file_8633.v:4:277: syntax error at token "0"
6_gram_verilog_file_8633.v:4:295-302: syntax error at token "endtable"

6_gram_verilog_file_8642.v: 6_gram_verilog_file_8642.v:2:60-64: syntax error at token "logic"
6_gram_verilog_file_8642.v:2:134: syntax error at token "("
6_gram_verilog_file_8642.v:2:192: syntax error at token "("
6_gram_verilog_file_8642.v:2:310-318: syntax error at token "endmodule"

6_gram_verilog_file_8651.v: 6_gram_verilog_file_8651.v:3:161-165: syntax error at token "logic"
6_gram_verilog_file_8651.v:3:224: syntax error at token "("
6_gram_verilog_file_8651.v:3:437-442: syntax error at token "assign"
6_gram_verilog_file_8651.v:3:463-471: syntax error at token "endmodule"

6_gram_verilog_file_8678.v: 6_gram_verilog_file_8678.v:2:149-153: syntax error at token "logic"
6_gram_verilog_file_8678.v:2:259-264: syntax error at token "assign"
6_gram_verilog_file_8678.v:2:303-308: syntax error at token "assign"
6_gram_verilog_file_8678.v:2:330-335: syntax error at token "assign"
6_gram_verilog_file_8678.v:2:372-377: syntax error at token "assign"
6_gram_verilog_file_8678.v:2:403: syntax error at token "("
6_gram_verilog_file_8678.v:2:518-523: syntax error at token "assign"
6_gram_verilog_file_8678.v:2:567-572: syntax error at token "always"
6_gram_verilog_file_8678.v:2:678-680: syntax error at token "end"
6_gram_verilog_file_8678.v:2:815: syntax error at token "("
6_gram_verilog_file_8678.v:2:845-853: syntax error at token "endmodule"

6_gram_verilog_file_8678.v: 6_gram_verilog_file_8678.v:2:165-169: syntax error at token "logic"
6_gram_verilog_file_8678.v:2:288: syntax error at token "("
6_gram_verilog_file_8678.v:2:582-590: syntax error at token "endmodule"

6_gram_verilog_file_8686.v: 6_gram_verilog_file_8686.v:5:19-23: syntax error at token "`pp_1"
6_gram_verilog_file_8686.v:5:67-71: syntax error at token "table"
6_gram_verilog_file_8686.v:5:86: syntax error at token "1"
6_gram_verilog_file_8686.v:5:98-105: syntax error at token "endtable"

6_gram_verilog_file_8703.v: 6_gram_verilog_file_8703.v:2:98-102: syntax error at token "logic"
6_gram_verilog_file_8703.v:2:413-418: syntax error at token "always"
6_gram_verilog_file_8703.v:2:457-465: syntax error at token "endmodule"

6_gram_verilog_file_8708.v: 6_gram_verilog_file_8708.v:2:368-372: syntax error at token "logic"
6_gram_verilog_file_8708.v:2:608-613: syntax error at token "assign"
6_gram_verilog_file_8708.v:2:656: syntax error at token "("
6_gram_verilog_file_8708.v:2:697-705: syntax error at token "endmodule"

6_gram_verilog_file_8714.v: 6_gram_verilog_file_8714.v:2:105-109: syntax error at token "logic"
6_gram_verilog_file_8714.v:2:141-146: syntax error at token "assign"
6_gram_verilog_file_8714.v:2:192-200: syntax error at token "endmodule"

6_gram_verilog_file_8722.v: 6_gram_verilog_file_8722.v:2:259-263: syntax error at token "logic"
6_gram_verilog_file_8722.v:2:458-463: syntax error at token "always"
6_gram_verilog_file_8722.v:2:529-531: syntax error at token "end"
6_gram_verilog_file_8722.v:2:552-553: syntax error at token "if"
6_gram_verilog_file_8722.v:2:599-601: syntax error at token "end"

6_gram_verilog_file_8723.v: 6_gram_verilog_file_8723.v:2:53-57: syntax error at token "logic"
6_gram_verilog_file_8723.v:2:95: syntax error at token "("
6_gram_verilog_file_8723.v:2:132-140: syntax error at token "endmodule"

6_gram_verilog_file_8730.v: 6_gram_verilog_file_8730.v:3:52-56: syntax error at token "logic"
6_gram_verilog_file_8730.v:3:639: syntax error at token "("
6_gram_verilog_file_8730.v:3:752-757: syntax error at token "assign"
6_gram_verilog_file_8730.v:3:780-785: syntax error at token "assign"
6_gram_verilog_file_8730.v:3:821: syntax error at token "("
6_gram_verilog_file_8730.v:3:1001-1009: syntax error at token "endmodule"

6_gram_verilog_file_8735.v: 6_gram_verilog_file_8735.v:2:492-496: syntax error at token "logic"
6_gram_verilog_file_8735.v:2:590-597: syntax error at token "defparam"
6_gram_verilog_file_8735.v:2:629-637: syntax error at token "endmodule"

6_gram_verilog_file_8735.v: 6_gram_verilog_file_8735.v:2:325-329: syntax error at token "logic"
6_gram_verilog_file_8735.v:2:667-672: syntax error at token "assign"
6_gram_verilog_file_8735.v:2:704-712: syntax error at token "endmodule"
6_gram_verilog_file_8735.v:2:843: syntax error at token "("
6_gram_verilog_file_8735.v:2:903-908: syntax error at token "assign"
6_gram_verilog_file_8735.v:2:971-979: syntax error at token "endmodule"

6_gram_verilog_file_8739.v: 6_gram_verilog_file_8739.v:2:149-153: syntax error at token "logic"
6_gram_verilog_file_8739.v:2:168-173: syntax error at token "assign"
6_gram_verilog_file_8739.v:2:194-199: syntax error at token "always"
6_gram_verilog_file_8739.v:2:255-263: syntax error at token "endmodule"

6_gram_verilog_file_8752.v: 6_gram_verilog_file_8752.v:2:153-155: syntax error at token "reg"
6_gram_verilog_file_8752.v:2:750-755: syntax error at token "always"
6_gram_verilog_file_8752.v:2:802-803: syntax error at token "<="
6_gram_verilog_file_8752.v:2:881-882: syntax error at token "<="
6_gram_verilog_file_8752.v:2:911: syntax error at token "("
6_gram_verilog_file_8752.v:2:942-944: syntax error at token "end"
6_gram_verilog_file_8752.v:2:980-988: syntax error at token "endmodule"

6_gram_verilog_file_8762.v: 6_gram_verilog_file_8762.v:2:169-173: syntax error at token "logic"
6_gram_verilog_file_8762.v:2:410: syntax error at token "("
6_gram_verilog_file_8762.v:2:431-436: syntax error at token "assign"
6_gram_verilog_file_8762.v:2:461: syntax error at token "("
6_gram_verilog_file_8762.v:2:522-527: syntax error at token "always"
6_gram_verilog_file_8762.v:2:577-579: syntax error at token "end"

6_gram_verilog_file_8795.v: 6_gram_verilog_file_8795.v:2:34-36: syntax error at token "reg"
6_gram_verilog_file_8795.v:2:275-280: syntax error at token "assign"
6_gram_verilog_file_8795.v:2:323: syntax error at token "("
6_gram_verilog_file_8795.v:2:353-358: syntax error at token "always"
6_gram_verilog_file_8795.v:2:405-406: syntax error at token "<="
6_gram_verilog_file_8795.v:2:418-420: syntax error at token "end"

6_gram_verilog_file_8804.v: 6_gram_verilog_file_8804.v:2:54-58: syntax error at token "logic"
6_gram_verilog_file_8804.v:2:208-213: syntax error at token "assign"
6_gram_verilog_file_8804.v:2:258-266: syntax error at token "endmodule"

6_gram_verilog_file_8830.v: 6_gram_verilog_file_8830.v:3:43-47: syntax error at token "logic"
6_gram_verilog_file_8830.v:3:197-202: syntax error at token "assign"
6_gram_verilog_file_8830.v:3:223-231: syntax error at token "endmodule"

6_gram_verilog_file_8833.v: 6_gram_verilog_file_8833.v:2:244-248: syntax error at token "logic"
6_gram_verilog_file_8833.v:2:278: syntax error at token "("
6_gram_verilog_file_8833.v:2:359-367: syntax error at token "endmodule"

6_gram_verilog_file_8848.v: 6_gram_verilog_file_8848.v:4:141-145: syntax error at token "logic"
6_gram_verilog_file_8848.v:4:240-245: syntax error at token "assign"
6_gram_verilog_file_8848.v:4:266-274: syntax error at token "endmodule"

6_gram_verilog_file_8852.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2391996557
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
<<EOF>>
6_gram_verilog_file_8862.v: 6_gram_verilog_file_8862.v:2:175-179: syntax error at token "logic"
6_gram_verilog_file_8862.v:2:699: syntax error at token "("
6_gram_verilog_file_8862.v:2:850-858: syntax error at token "endmodule"

6_gram_verilog_file_8877.v: 6_gram_verilog_file_8877.v:3:235-239: syntax error at token "logic"
6_gram_verilog_file_8877.v:3:357-362: syntax error at token "assign"
6_gram_verilog_file_8877.v:3:413-418: syntax error at token "assign"
6_gram_verilog_file_8877.v:3:441-446: syntax error at token "assign"
6_gram_verilog_file_8877.v:3:485-490: syntax error at token "always"
6_gram_verilog_file_8877.v:3:553-555: syntax error at token "end"

6_gram_verilog_file_8877.v: 6_gram_verilog_file_8877.v:2:77-81: syntax error at token "logic"
6_gram_verilog_file_8877.v:2:192-197: syntax error at token "assign"
6_gram_verilog_file_8877.v:2:215-223: syntax error at token "endmodule"

6_gram_verilog_file_8886.v: 6_gram_verilog_file_8886.v:2:293-297: syntax error at token "logic"
6_gram_verilog_file_8886.v:2:541-546: syntax error at token "assign"
6_gram_verilog_file_8886.v:2:568-573: syntax error at token "assign"
6_gram_verilog_file_8886.v:2:625-630: syntax error at token "assign"
6_gram_verilog_file_8886.v:2:651-659: syntax error at token "endmodule"

6_gram_verilog_file_8886.v: 6_gram_verilog_file_8886.v:2:76-80: syntax error at token "logic"
6_gram_verilog_file_8886.v:2:811-819: syntax error at token "endmodule"

6_gram_verilog_file_8904.v: 6_gram_verilog_file_8904.v:2:186-190: syntax error at token "logic"
6_gram_verilog_file_8904.v:2:529-534: syntax error at token "assign"
6_gram_verilog_file_8904.v:2:556-564: syntax error at token "endmodule"

6_gram_verilog_file_8929.v: 6_gram_verilog_file_8929.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_8929.v:2:361-366: syntax error at token "assign"
6_gram_verilog_file_8929.v:2:418-426: syntax error at token "endmodule"

6_gram_verilog_file_8941.v: 6_gram_verilog_file_8941.v:4:57-61: syntax error at token "logic"
6_gram_verilog_file_8941.v:4:263-268: syntax error at token "assign"
6_gram_verilog_file_8941.v:4:301-309: syntax error at token "endmodule"

6_gram_verilog_file_8975.v: 6_gram_verilog_file_8975.v:2:262-266: syntax error at token "logic"
6_gram_verilog_file_8975.v:2:317-322: syntax error at token "assign"
6_gram_verilog_file_8975.v:2:411-419: syntax error at token "endmodule"

6_gram_verilog_file_8975.v: 6_gram_verilog_file_8975.v:2:164-168: syntax error at token "logic"
6_gram_verilog_file_8975.v:2:207-214: syntax error at token "defparam"
6_gram_verilog_file_8975.v:2:291-299: syntax error at token "endmodule"

6_gram_verilog_file_9003.v: 6_gram_verilog_file_9003.v:2:79-81: syntax error at token "reg"
6_gram_verilog_file_9003.v:2:105-110: syntax error at token "always"
6_gram_verilog_file_9003.v:2:185-189: syntax error at token "begin"
6_gram_verilog_file_9003.v:2:217-219: syntax error at token "end"
6_gram_verilog_file_9003.v:2:279-281: syntax error at token "end"

6_gram_verilog_file_9003.v: 6_gram_verilog_file_9003.v:2:192-196: syntax error at token "logic"
6_gram_verilog_file_9003.v:2:270-275: syntax error at token "always"
6_gram_verilog_file_9003.v:2:336-339: syntax error at token "else"
6_gram_verilog_file_9003.v:2:402-404: syntax error at token "end"

6_gram_verilog_file_9024.v: 6_gram_verilog_file_9024.v:3:147-150: syntax error at token "real"
6_gram_verilog_file_9024.v:3:263: syntax error at token "("
6_gram_verilog_file_9024.v:3:355-360: syntax error at token "assign"
6_gram_verilog_file_9024.v:3:393: syntax error at token "("
6_gram_verilog_file_9024.v:3:480-485: syntax error at token "always"
6_gram_verilog_file_9024.v:3:539-540: syntax error at token "<="
6_gram_verilog_file_9024.v:3:561-563: syntax error at token "end"

6_gram_verilog_file_9052.v: 6_gram_verilog_file_9052.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_9052.v:2:139: syntax error at token "("
6_gram_verilog_file_9052.v:2:166-174: syntax error at token "endmodule"

6_gram_verilog_file_9059.v: 6_gram_verilog_file_9059.v:3:115-119: syntax error at token "logic"
6_gram_verilog_file_9059.v:3:290-295: syntax error at token "always"
6_gram_verilog_file_9059.v:3:342-344: syntax error at token "end"
6_gram_verilog_file_9059.v:3:422-425: syntax error at token "else"
6_gram_verilog_file_9059.v:3:469-471: syntax error at token "end"

6_gram_verilog_file_9079.v: 6_gram_verilog_file_9079.v:2:123-127: syntax error at token "logic"
6_gram_verilog_file_9079.v:2:142-147: syntax error at token "assign"
6_gram_verilog_file_9079.v:2:165-170: syntax error at token "always"
6_gram_verilog_file_9079.v:2:243-246: syntax error at token "else"
6_gram_verilog_file_9079.v:2:268-276: syntax error at token "endmodule"

6_gram_verilog_file_9085.v: 6_gram_verilog_file_9085.v:2:92-96: syntax error at token "logic"
6_gram_verilog_file_9085.v:2:117: syntax error at token "("
6_gram_verilog_file_9085.v:2:150: syntax error at token "("
6_gram_verilog_file_9085.v:2:183-188: syntax error at token "always"
6_gram_verilog_file_9085.v:2:226: syntax error at token "#"
6_gram_verilog_file_9085.v:2:247-249: syntax error at token "end"
6_gram_verilog_file_9085.v:2:268-276: syntax error at token "endmodule"

6_gram_verilog_file_9095.v: 6_gram_verilog_file_9095.v:4:276-280: syntax error at token "logic"
6_gram_verilog_file_9095.v:4:338-343: syntax error at token "always"
6_gram_verilog_file_9095.v:4:439-440: syntax error at token "<="
6_gram_verilog_file_9095.v:4:449-451: syntax error at token "end"
6_gram_verilog_file_9095.v:4:479-487: syntax error at token "endmodule"

6_gram_verilog_file_9117.v: 6_gram_verilog_file_9117.v:2:80-84: syntax error at token "logic"
6_gram_verilog_file_9117.v:2:188-195: syntax error at token "defparam"
6_gram_verilog_file_9117.v:2:225-233: syntax error at token "endmodule"

6_gram_verilog_file_9120.v: 6_gram_verilog_file_9120.v:2:75-79: syntax error at token "logic"
6_gram_verilog_file_9120.v:2:174-179: syntax error at token "assign"
6_gram_verilog_file_9120.v:2:197-205: syntax error at token "endmodule"

6_gram_verilog_file_9122.v: 6_gram_verilog_file_9122.v:2:98-102: syntax error at token "logic"
6_gram_verilog_file_9122.v:2:424-429: syntax error at token "assign"
6_gram_verilog_file_9122.v:2:483-491: syntax error at token "endmodule"

6_gram_verilog_file_9128.v: 6_gram_verilog_file_9128.v:2:158-162: syntax error at token "logic"
6_gram_verilog_file_9128.v:2:259-264: syntax error at token "assign"
6_gram_verilog_file_9128.v:2:286-291: syntax error at token "assign"
6_gram_verilog_file_9128.v:2:312-320: syntax error at token "endmodule"

6_gram_verilog_file_9136.v: 6_gram_verilog_file_9136.v:4:206-210: syntax error at token "logic"
6_gram_verilog_file_9136.v:4:395-403: syntax error at token "endmodule"

6_gram_verilog_file_9145.v: 6_gram_verilog_file_9145.v:4:59-63: syntax error at token "logic"
6_gram_verilog_file_9145.v:4:129-136: syntax error at token "defparam"
6_gram_verilog_file_9145.v:4:163-171: syntax error at token "endmodule"

6_gram_verilog_file_9147.v: 6_gram_verilog_file_9147.v:2:357-361: syntax error at token "logic"
6_gram_verilog_file_9147.v:2:410-415: syntax error at token "always"
6_gram_verilog_file_9147.v:2:496-498: syntax error at token "end"
6_gram_verilog_file_9147.v:2:527-529: syntax error at token "end"

6_gram_verilog_file_9158.v: 6_gram_verilog_file_9158.v:2:74-78: syntax error at token "logic"
6_gram_verilog_file_9158.v:2:247-252: syntax error at token "assign"
6_gram_verilog_file_9158.v:2:273-278: syntax error at token "assign"
6_gram_verilog_file_9158.v:2:296-304: syntax error at token "endmodule"

6_gram_verilog_file_9161.v: 6_gram_verilog_file_9161.v:2:197-201: syntax error at token "logic"
6_gram_verilog_file_9161.v:2:216-221: syntax error at token "assign"
6_gram_verilog_file_9161.v:2:242-250: syntax error at token "endmodule"

6_gram_verilog_file_9180.v: 6_gram_verilog_file_9180.v:2:327-331: syntax error at token "logic"
6_gram_verilog_file_9180.v:2:910-915: syntax error at token "assign"
6_gram_verilog_file_9180.v:2:933-941: syntax error at token "endmodule"

6_gram_verilog_file_9203.v: 6_gram_verilog_file_9203.v:2:176-180: syntax error at token "logic"
6_gram_verilog_file_9203.v:2:330: syntax error at token "("
6_gram_verilog_file_9203.v:2:378-383: syntax error at token "assign"
6_gram_verilog_file_9203.v:2:405-410: syntax error at token "assign"
6_gram_verilog_file_9203.v:2:432-439: syntax error at token "defparam"
6_gram_verilog_file_9203.v:2:471-479: syntax error at token "endmodule"

6_gram_verilog_file_9229.v: 6_gram_verilog_file_9229.v:3:246-250: syntax error at token "logic"
6_gram_verilog_file_9229.v:3:347-352: syntax error at token "assign"
6_gram_verilog_file_9229.v:3:370-375: syntax error at token "assign"
6_gram_verilog_file_9229.v:3:406-414: syntax error at token "endmodule"

6_gram_verilog_file_9232.v: 6_gram_verilog_file_9232.v:2:372-376: syntax error at token "logic"
6_gram_verilog_file_9232.v:2:487-492: syntax error at token "always"
6_gram_verilog_file_9232.v:2:542-544: syntax error at token "end"
6_gram_verilog_file_9232.v:2:622: syntax error at token "("
6_gram_verilog_file_9232.v:2:718: syntax error at token "("
6_gram_verilog_file_9232.v:2:819-824: syntax error at token "assign"
6_gram_verilog_file_9232.v:2:843-848: syntax error at token "assign"
6_gram_verilog_file_9232.v:2:867-872: syntax error at token "always"
6_gram_verilog_file_9232.v:2:926-928: syntax error at token "end"

6_gram_verilog_file_9236.v: 6_gram_verilog_file_9236.v:2:164-168: syntax error at token "logic"
6_gram_verilog_file_9236.v:2:427-435: syntax error at token "endmodule"

6_gram_verilog_file_9244.v: 6_gram_verilog_file_9244.v:2:75-79: syntax error at token "logic"
6_gram_verilog_file_9244.v:2:319: syntax error at token "("
6_gram_verilog_file_9244.v:2:382-387: syntax error at token "assign"
6_gram_verilog_file_9244.v:2:438-446: syntax error at token "endmodule"

6_gram_verilog_file_9249.v: 6_gram_verilog_file_9249.v:2:177-181: syntax error at token "logic"
6_gram_verilog_file_9249.v:2:350-355: syntax error at token "always"
6_gram_verilog_file_9249.v:2:431-433: syntax error at token "end"
6_gram_verilog_file_9249.v:2:480-485: syntax error at token "assign"
6_gram_verilog_file_9249.v:2:506-514: syntax error at token "endmodule"

6_gram_verilog_file_9250.v: 6_gram_verilog_file_9250.v:3:58-62: syntax error at token "logic"
6_gram_verilog_file_9250.v:3:93-101: syntax error at token "endmodule"

6_gram_verilog_file_9269.v: 6_gram_verilog_file_9269.v:2:59-63: syntax error at token "logic"
6_gram_verilog_file_9269.v:2:208-216: syntax error at token "endmodule"

6_gram_verilog_file_9274.v: 6_gram_verilog_file_9274.v:2:249-253: syntax error at token "logic"
6_gram_verilog_file_9274.v:2:481-486: syntax error at token "assign"
6_gram_verilog_file_9274.v:2:517-522: syntax error at token "assign"
6_gram_verilog_file_9274.v:2:543-548: syntax error at token "assign"
6_gram_verilog_file_9274.v:2:576-584: syntax error at token "endmodule"

6_gram_verilog_file_9274.v: 6_gram_verilog_file_9274.v:2:66-68: syntax error at token "reg"
6_gram_verilog_file_9274.v:2:198-203: syntax error at token "always"
6_gram_verilog_file_9274.v:2:269-270: syntax error at token "<="
6_gram_verilog_file_9274.v:2:288-289: syntax error at token "<="
6_gram_verilog_file_9274.v:2:301-303: syntax error at token "end"

6_gram_verilog_file_9285.v: 6_gram_verilog_file_9285.v:2:164-168: syntax error at token "logic"
6_gram_verilog_file_9285.v:2:231-239: syntax error at token "endmodule"

6_gram_verilog_file_9299.v: 6_gram_verilog_file_9299.v:4:82-86: syntax error at token "logic"
6_gram_verilog_file_9299.v:4:661: syntax error at token "("
6_gram_verilog_file_9299.v:4:777-782: syntax error at token "assign"
6_gram_verilog_file_9299.v:4:813-818: syntax error at token "assign"
6_gram_verilog_file_9299.v:4:844-852: syntax error at token "endmodule"

6_gram_verilog_file_9312.v: 6_gram_verilog_file_9312.v:4:76-80: syntax error at token "logic"
6_gram_verilog_file_9312.v:4:95-100: syntax error at token "assign"
6_gram_verilog_file_9312.v:4:156-164: syntax error at token "endmodule"

6_gram_verilog_file_9316.v: 6_gram_verilog_file_9316.v:2:149-153: syntax error at token "logic"
6_gram_verilog_file_9316.v:2:380-385: syntax error at token "assign"
6_gram_verilog_file_9316.v:2:403-408: syntax error at token "assign"
6_gram_verilog_file_9316.v:2:447-452: syntax error at token "assign"
6_gram_verilog_file_9316.v:2:471-477: syntax error at token "specify"
6_gram_verilog_file_9316.v:2:526: syntax error at token "("
6_gram_verilog_file_9316.v:2:559: syntax error at token "("
6_gram_verilog_file_9316.v:2:610-619: syntax error at token "endspecify"
6_gram_verilog_file_9316.v:2:667-675: syntax error at token "endmodule"

6_gram_verilog_file_9326.v: 6_gram_verilog_file_9326.v:2:377-381: syntax error at token "logic"
6_gram_verilog_file_9326.v:2:452-460: syntax error at token "endmodule"
6_gram_verilog_file_9326.v:4:314-319: syntax error at token "assign"
6_gram_verilog_file_9326.v:4:379-387: syntax error at token "endmodule"

6_gram_verilog_file_9332.v: 6_gram_verilog_file_9332.v:2:69-73: syntax error at token "logic"
6_gram_verilog_file_9332.v:2:268-273: syntax error at token "assign"
6_gram_verilog_file_9332.v:2:337-345: syntax error at token "endmodule"

6_gram_verilog_file_9350.v: 6_gram_verilog_file_9350.v:2:172-176: syntax error at token "logic"
6_gram_verilog_file_9350.v:2:191-196: syntax error at token "always"
6_gram_verilog_file_9350.v:2:263-264: syntax error at token "if"
6_gram_verilog_file_9350.v:2:310-312: syntax error at token "end"
6_gram_verilog_file_9350.v:2:398-403: syntax error at token "output"
6_gram_verilog_file_9350.v:2:412-417: syntax error at token "output"
6_gram_verilog_file_9350.v:2:426-430: syntax error at token "input"
6_gram_verilog_file_9350.v:2:439-444: syntax error at token "output"
6_gram_verilog_file_9350.v:2:453-458: syntax error at token "output"
6_gram_verilog_file_9350.v:2:526-531: syntax error at token "assign"
6_gram_verilog_file_9350.v:2:559-567: syntax error at token "endmodule"

6_gram_verilog_file_9361.v: 6_gram_verilog_file_9361.v:3:61-65: syntax error at token "logic"
6_gram_verilog_file_9361.v:3:645-653: syntax error at token "endmodule"

6_gram_verilog_file_9377.v: 6_gram_verilog_file_9377.v:2:61-65: syntax error at token "logic"
6_gram_verilog_file_9377.v:2:97-102: syntax error at token "assign"
6_gram_verilog_file_9377.v:2:139-147: syntax error at token "endmodule"
6_gram_verilog_file_9377.v:2:333-337: syntax error at token "input"
6_gram_verilog_file_9377.v:2:347-351: syntax error at token "input"
6_gram_verilog_file_9377.v:2:361-365: syntax error at token "input"
6_gram_verilog_file_9377.v:2:375-379: syntax error at token "inout"
6_gram_verilog_file_9377.v:2:389-393: syntax error at token "inout"
6_gram_verilog_file_9377.v:2:403-407: syntax error at token "inout"
6_gram_verilog_file_9377.v:2:417-421: syntax error at token "inout"
6_gram_verilog_file_9377.v:2:431-435: syntax error at token "inout"
6_gram_verilog_file_9377.v:2:445-449: syntax error at token "inout"
6_gram_verilog_file_9377.v:2:458-463: syntax error at token "output"
6_gram_verilog_file_9377.v:2:472-476: syntax error at token "input"
6_gram_verilog_file_9377.v:2:485-489: syntax error at token "inout"
6_gram_verilog_file_9377.v:2:498-503: syntax error at token "output"
6_gram_verilog_file_9377.v:2:512-516: syntax error at token "input"
6_gram_verilog_file_9377.v:2:525-529: syntax error at token "input"
6_gram_verilog_file_9377.v:2:538-542: syntax error at token "input"
6_gram_verilog_file_9377.v:2:551-556: syntax error at token "output"
6_gram_verilog_file_9377.v:2:566-571: syntax error at token "assign"
6_gram_verilog_file_9377.v:2:599: syntax error at token "("
6_gram_verilog_file_9377.v:2:651-656: syntax error at token "assign"
6_gram_verilog_file_9377.v:2:675-683: syntax error at token "endmodule"

6_gram_verilog_file_9389.v: 6_gram_verilog_file_9389.v:2:290-294: syntax error at token "logic"
6_gram_verilog_file_9389.v:2:797-802: syntax error at token "assign"
6_gram_verilog_file_9389.v:2:842-847: syntax error at token "assign"
6_gram_verilog_file_9389.v:2:883: syntax error at token "("
6_gram_verilog_file_9389.v:2:1023-1028: syntax error at token "always"
6_gram_verilog_file_9389.v:2:1100-1102: syntax error at token "end"

6_gram_verilog_file_9409.v: 6_gram_verilog_file_9409.v:2:243-247: syntax error at token "logic"
6_gram_verilog_file_9409.v:2:530-535: syntax error at token "assign"
6_gram_verilog_file_9409.v:2:558-563: syntax error at token "assign"
6_gram_verilog_file_9409.v:2:585-593: syntax error at token "endmodule"

6_gram_verilog_file_9417.v: 6_gram_verilog_file_9417.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_9417.v:2:197-202: syntax error at token "assign"
6_gram_verilog_file_9417.v:2:243: syntax error at token "("
6_gram_verilog_file_9417.v:2:311: syntax error at token "("
6_gram_verilog_file_9417.v:2:349-354: syntax error at token "assign"
6_gram_verilog_file_9417.v:2:372-380: syntax error at token "endmodule"

6_gram_verilog_file_9419.v: 6_gram_verilog_file_9419.v:2:300-304: syntax error at token "logic"
6_gram_verilog_file_9419.v:2:482-487: syntax error at token "assign"
6_gram_verilog_file_9419.v:2:510-518: syntax error at token "endmodule"

6_gram_verilog_file_9429.v: 6_gram_verilog_file_9429.v:2:377-379: syntax error at token "reg"
6_gram_verilog_file_9429.v:2:421-428: syntax error at token "defparam"
6_gram_verilog_file_9429.v:2:622: syntax error at token "("
6_gram_verilog_file_9429.v:2:742-747: syntax error at token "assign"
6_gram_verilog_file_9429.v:2:792-800: syntax error at token "endmodule"

6_gram_verilog_file_9436.v: 6_gram_verilog_file_9436.v:2:53-57: syntax error at token "logic"
6_gram_verilog_file_9436.v:2:144-149: syntax error at token "assign"
6_gram_verilog_file_9436.v:2:200-205: syntax error at token "always"
6_gram_verilog_file_9436.v:2:289-291: syntax error at token "end"

6_gram_verilog_file_9451.v: 6_gram_verilog_file_9451.v:2:100-104: syntax error at token "logic"
6_gram_verilog_file_9451.v:2:247-252: syntax error at token "always"
6_gram_verilog_file_9451.v:2:337-338: syntax error at token "<="
6_gram_verilog_file_9451.v:2:350-352: syntax error at token "end"
6_gram_verilog_file_9451.v:2:404-409: syntax error at token "assign"
6_gram_verilog_file_9451.v:2:446-453: syntax error at token "defparam"
6_gram_verilog_file_9451.v:2:499-504: syntax error at token "assign"
6_gram_verilog_file_9451.v:2:557-565: syntax error at token "endmodule"

6_gram_verilog_file_9483.v: 6_gram_verilog_file_9483.v:2:76-80: syntax error at token "logic"
6_gram_verilog_file_9483.v:2:193-201: syntax error at token "endmodule"

6_gram_verilog_file_9483.v: 6_gram_verilog_file_9483.v:2:55-57: syntax error at token "reg"
6_gram_verilog_file_9483.v:2:245: syntax error at token "("
6_gram_verilog_file_9483.v:2:269-274: syntax error at token "always"
6_gram_verilog_file_9483.v:2:321: syntax error at token "#"
6_gram_verilog_file_9483.v:2:351-352: syntax error at token "<="
6_gram_verilog_file_9483.v:2:370-371: syntax error at token "<="
6_gram_verilog_file_9483.v:2:387-388: syntax error at token "<="
6_gram_verilog_file_9483.v:2:400-402: syntax error at token "end"
6_gram_verilog_file_9483.v:2:445-453: syntax error at token "endmodule"

6_gram_verilog_file_9483.v: 6_gram_verilog_file_9483.v:2:75-78: syntax error at token "wand"
6_gram_verilog_file_9483.v:2:93-98: syntax error at token "assign"
6_gram_verilog_file_9483.v:2:145-150: syntax error at token "assign"
6_gram_verilog_file_9483.v:2:180-188: syntax error at token "endmodule"

6_gram_verilog_file_9483.v: 6_gram_verilog_file_9483.v:2:238-242: syntax error at token "logic"
6_gram_verilog_file_9483.v:2:334-339: syntax error at token "assign"
6_gram_verilog_file_9483.v:2:438: syntax error at token "("
6_gram_verilog_file_9483.v:2:453-458: syntax error at token "assign"
6_gram_verilog_file_9483.v:2:494-502: syntax error at token "endmodule"

6_gram_verilog_file_9506.v: 6_gram_verilog_file_9506.v:2:669-673: syntax error at token "logic"
6_gram_verilog_file_9506.v:2:702: syntax error at token "("
6_gram_verilog_file_9506.v:2:814-819: syntax error at token "assign"
6_gram_verilog_file_9506.v:2:888-896: syntax error at token "endmodule"

6_gram_verilog_file_9507.v: 6_gram_verilog_file_9507.v:19:205-209: syntax error at token "logic"
6_gram_verilog_file_9507.v:19:434: syntax error at token "("
6_gram_verilog_file_9507.v:19:507-517: syntax error at token "always_comb"
6_gram_verilog_file_9507.v:19:563-565: syntax error at token "end"

6_gram_verilog_file_9509.v: 6_gram_verilog_file_9509.v:2:443-447: syntax error at token "logic"
6_gram_verilog_file_9509.v:2:463-468: syntax error at token "always"
6_gram_verilog_file_9509.v:2:552-555: syntax error at token "else"
6_gram_verilog_file_9509.v:2:573-581: syntax error at token "endmodule"

6_gram_verilog_file_9527.v: 6_gram_verilog_file_9527.v:2:147-151: syntax error at token "logic"
6_gram_verilog_file_9527.v:2:342: syntax error at token "("
6_gram_verilog_file_9527.v:2:386: syntax error at token "("
6_gram_verilog_file_9527.v:2:539-547: syntax error at token "endmodule"

6_gram_verilog_file_9533.v: 6_gram_verilog_file_9533.v:2:213-217: syntax error at token "logic"
6_gram_verilog_file_9533.v:2:292-297: syntax error at token "assign"
6_gram_verilog_file_9533.v:2:320-328: syntax error at token "endmodule"

6_gram_verilog_file_9538.v: 6_gram_verilog_file_9538.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_9538.v:2:165: syntax error at token "("
6_gram_verilog_file_9538.v:2:214-221: syntax error at token "defparam"
6_gram_verilog_file_9538.v:2:251-256: syntax error at token "assign"
6_gram_verilog_file_9538.v:2:332: syntax error at token "("
6_gram_verilog_file_9538.v:2:707-715: syntax error at token "endmodule"

6_gram_verilog_file_9548.v: 6_gram_verilog_file_9548.v:2:386-388: syntax error at token "reg"
6_gram_verilog_file_9548.v:2:594-599: syntax error at token "assign"
6_gram_verilog_file_9548.v:2:628-633: syntax error at token "always"
6_gram_verilog_file_9548.v:2:707-710: syntax error at token "else"
6_gram_verilog_file_9548.v:2:734-737: syntax error at token "else"
6_gram_verilog_file_9548.v:2:756-758: syntax error at token "end"
6_gram_verilog_file_9548.v:2:1688-1693: syntax error at token "assign"
6_gram_verilog_file_9548.v:2:1739: syntax error at token "("
6_gram_verilog_file_9548.v:2:1891-1899: syntax error at token "endmodule"

6_gram_verilog_file_9549.v: 6_gram_verilog_file_9549.v:3:384-388: syntax error at token "logic"
6_gram_verilog_file_9549.v:3:445-453: syntax error at token "endmodule"

6_gram_verilog_file_9562.v: 6_gram_verilog_file_9562.v:3:108-112: syntax error at token "logic"
6_gram_verilog_file_9562.v:3:332-340: syntax error at token "endmodule"

6_gram_verilog_file_9568.v: 6_gram_verilog_file_9568.v:2:71-74: syntax error at token "wire"
6_gram_verilog_file_9568.v:2:318: syntax error at token "("
6_gram_verilog_file_9568.v:2:355: syntax error at token "("
6_gram_verilog_file_9568.v:2:427-434: syntax error at token "defparam"
6_gram_verilog_file_9568.v:2:493-501: syntax error at token "endmodule"

6_gram_verilog_file_9577.v: 6_gram_verilog_file_9577.v:2:174-178: syntax error at token "logic"
6_gram_verilog_file_9577.v:2:1759-1764: syntax error at token "always"
6_gram_verilog_file_9577.v:2:1809-1811: syntax error at token "end"
6_gram_verilog_file_9577.v:2:1878-1880: syntax error at token "end"
6_gram_verilog_file_9577.v:2:1913: syntax error at token "("
6_gram_verilog_file_9577.v:2:2022-2027: syntax error at token "assign"
6_gram_verilog_file_9577.v:2:2046-2054: syntax error at token "endmodule"

6_gram_verilog_file_9600.v: 6_gram_verilog_file_9600.v:2:97-101: syntax error at token "logic"
6_gram_verilog_file_9600.v:2:194-199: syntax error at token "assign"
6_gram_verilog_file_9600.v:2:217-225: syntax error at token "endmodule"

6_gram_verilog_file_9604.v: 6_gram_verilog_file_9604.v:2:100-104: syntax error at token "logic"
6_gram_verilog_file_9604.v:2:119-124: syntax error at token "assign"
6_gram_verilog_file_9604.v:2:145-153: syntax error at token "endmodule"

6_gram_verilog_file_9613.v: 6_gram_verilog_file_9613.v:4:410-413: syntax error at token "wand"
6_gram_verilog_file_9613.v:4:606-611: syntax error at token "assign"
6_gram_verilog_file_9613.v:4:638-643: syntax error at token "assign"
6_gram_verilog_file_9613.v:4:755-763: syntax error at token "endmodule"

6_gram_verilog_file_9634.v: 6_gram_verilog_file_9634.v:2:250-254: syntax error at token "logic"
6_gram_verilog_file_9634.v:2:277: syntax error at token "("
6_gram_verilog_file_9634.v:2:307-315: syntax error at token "endmodule"

6_gram_verilog_file_9646.v: 6_gram_verilog_file_9646.v:2:140-144: syntax error at token "logic"
6_gram_verilog_file_9646.v:2:475-480: syntax error at token "assign"
6_gram_verilog_file_9646.v:2:553-561: syntax error at token "endmodule"

6_gram_verilog_file_9651.v: 6_gram_verilog_file_9651.v:2:117-121: syntax error at token "logic"
6_gram_verilog_file_9651.v:2:200-208: syntax error at token "endmodule"

6_gram_verilog_file_9655.v: 6_gram_verilog_file_9655.v:2:202-206: syntax error at token "logic"
6_gram_verilog_file_9655.v:2:368-373: syntax error at token "assign"
6_gram_verilog_file_9655.v:2:394-402: syntax error at token "endmodule"
6_gram_verilog_file_9655.v:2:425-430: syntax error at token "assign"
6_gram_verilog_file_9655.v:2:505-513: syntax error at token "endmodule"

6_gram_verilog_file_9655.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 4:40-44:; problematic formatter output is
// Seed: 2197414728
`define pp_4 0
`define pp_5 0
`default_nettype id_4 `default_nettype `pp_4
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
endmodule
<<EOF>>
6_gram_verilog_file_9664.v: 6_gram_verilog_file_9664.v:2:99-103: syntax error at token "logic"
6_gram_verilog_file_9664.v:2:232-240: syntax error at token "endmodule"

6_gram_verilog_file_9667.v: 6_gram_verilog_file_9667.v:2:59-63: syntax error at token "logic"
6_gram_verilog_file_9667.v:2:184-189: syntax error at token "assign"
6_gram_verilog_file_9667.v:2:210-215: syntax error at token "assign"
6_gram_verilog_file_9667.v:2:277-285: syntax error at token "endmodule"

6_gram_verilog_file_9673.v: 6_gram_verilog_file_9673.v:2:213-217: syntax error at token "logic"
6_gram_verilog_file_9673.v:2:547-552: syntax error at token "always"
6_gram_verilog_file_9673.v:2:646-651: syntax error at token "assign"
6_gram_verilog_file_9673.v:2:670-678: syntax error at token "endmodule"

6_gram_verilog_file_9686.v: 6_gram_verilog_file_9686.v:2:483-487: syntax error at token "logic"
6_gram_verilog_file_9686.v:2:613-621: syntax error at token "endmodule"

6_gram_verilog_file_9689.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_6" at 9:18-22:; problematic formatter output is
// Seed: 3661199675
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps
`define pp_9 0
`default_nettype `pp_6
module module_0 (
    inout  id_0,
    input  id_1,
    output id_2,
    output id_3
);
  logic id_4;
  type_7(
      1 + 1, id_3, 1
  );
  assign id_3 = id_1;
  tri1 id_5;
  assign id_5[1'b0] = id_0;
endmodule
<<EOF>>
6_gram_verilog_file_9704.v: 6_gram_verilog_file_9704.v:2:327-331: syntax error at token "logic"
6_gram_verilog_file_9704.v:2:500-505: syntax error at token "assign"
6_gram_verilog_file_9704.v:2:533-538: syntax error at token "assign"
6_gram_verilog_file_9704.v:2:560-565: syntax error at token "assign"
6_gram_verilog_file_9704.v:2:596-601: syntax error at token "assign"
6_gram_verilog_file_9704.v:2:668: syntax error at token "("
6_gram_verilog_file_9704.v:2:694-699: syntax error at token "assign"
6_gram_verilog_file_9704.v:2:759: syntax error at token "("
6_gram_verilog_file_9704.v:2:786-794: syntax error at token "endmodule"

6_gram_verilog_file_9704.v: 6_gram_verilog_file_9704.v:2:142-146: syntax error at token "logic"
6_gram_verilog_file_9704.v:2:410-415: syntax error at token "assign"
6_gram_verilog_file_9704.v:2:440: syntax error at token "("
6_gram_verilog_file_9704.v:2:474-482: syntax error at token "endmodule"

6_gram_verilog_file_9718.v: 6_gram_verilog_file_9718.v:3:156-160: syntax error at token "logic"
6_gram_verilog_file_9718.v:3:223-231: syntax error at token "endmodule"

6_gram_verilog_file_9722.v: 6_gram_verilog_file_9722.v:2:342-345: syntax error at token "real"
6_gram_verilog_file_9722.v:2:1041-1049: syntax error at token "endmodule"

6_gram_verilog_file_9745.v: 6_gram_verilog_file_9745.v:3:36-40: syntax error at token "logic"
6_gram_verilog_file_9745.v:3:201-206: syntax error at token "always"
6_gram_verilog_file_9745.v:3:256-258: syntax error at token "end"

6_gram_verilog_file_9748.v: 6_gram_verilog_file_9748.v:2:76-80: syntax error at token "logic"
6_gram_verilog_file_9748.v:2:243: syntax error at token "("
6_gram_verilog_file_9748.v:2:328-336: syntax error at token "endmodule"

6_gram_verilog_file_9762.v: 6_gram_verilog_file_9762.v:2:178-182: syntax error at token "logic"
6_gram_verilog_file_9762.v:2:444-450: syntax error at token "specify"
6_gram_verilog_file_9762.v:2:496-497: syntax error at token "if"
6_gram_verilog_file_9762.v:2:583-592: syntax error at token "endspecify"

6_gram_verilog_file_9772.v: 6_gram_verilog_file_9772.v:2:123-125: syntax error at token "reg"
6_gram_verilog_file_9772.v:2:140-145: syntax error at token "always"
6_gram_verilog_file_9772.v:2:174: syntax error at token "@"
6_gram_verilog_file_9772.v:2:207-208: syntax error at token "<="
6_gram_verilog_file_9772.v:2:220-222: syntax error at token "end"

6_gram_verilog_file_9778.v: 6_gram_verilog_file_9778.v:3:565-569: syntax error at token "logic"
6_gram_verilog_file_9778.v:3:585-590: syntax error at token "assign"
6_gram_verilog_file_9778.v:3:626-634: syntax error at token "endmodule"

6_gram_verilog_file_9809.v: 6_gram_verilog_file_9809.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_9809.v:2:117: syntax error at token "("
6_gram_verilog_file_9809.v:2:163-171: syntax error at token "endmodule"

6_gram_verilog_file_9825.v: 6_gram_verilog_file_9825.v:3:52-56: syntax error at token "logic"
6_gram_verilog_file_9825.v:3:164: syntax error at token "("
6_gram_verilog_file_9825.v:3:363-371: syntax error at token "endmodule"

6_gram_verilog_file_9829.v: 6_gram_verilog_file_9829.v:4:100-104: syntax error at token "logic"
6_gram_verilog_file_9829.v:4:142-147: syntax error at token "assign"
6_gram_verilog_file_9829.v:4:168-173: syntax error at token "assign"
6_gram_verilog_file_9829.v:4:224-229: syntax error at token "assign"
6_gram_verilog_file_9829.v:4:296-301: syntax error at token "always"
6_gram_verilog_file_9829.v:4:364-365: syntax error at token "<="
6_gram_verilog_file_9829.v:4:377-379: syntax error at token "end"

6_gram_verilog_file_9849.v: 6_gram_verilog_file_9849.v:2:52-56: syntax error at token "logic"
6_gram_verilog_file_9849.v:2:104-112: syntax error at token "endmodule"

6_gram_verilog_file_9864.v: 6_gram_verilog_file_9864.v:2:424-426: syntax error at token "reg"
6_gram_verilog_file_9864.v:2:459-464: syntax error at token "always"
6_gram_verilog_file_9864.v:2:562-565: syntax error at token "else"
6_gram_verilog_file_9864.v:2:589-592: syntax error at token "else"
6_gram_verilog_file_9864.v:2:628-636: syntax error at token "endmodule"

6_gram_verilog_file_9870.v: 6_gram_verilog_file_9870.v:2:74-78: syntax error at token "logic"
6_gram_verilog_file_9870.v:2:141-149: syntax error at token "endmodule"

6_gram_verilog_file_9875.v: 6_gram_verilog_file_9875.v:3:155-159: syntax error at token "logic"
6_gram_verilog_file_9875.v:3:264: syntax error at token "#"
6_gram_verilog_file_9875.v:3:314-319: syntax error at token "assign"
6_gram_verilog_file_9875.v:3:341-349: syntax error at token "endmodule"

6_gram_verilog_file_9879.v: 6_gram_verilog_file_9879.v:2:50-52: syntax error at token "reg"
6_gram_verilog_file_9879.v:2:97-102: syntax error at token "always"
6_gram_verilog_file_9879.v:2:167-172: syntax error at token "assign"
6_gram_verilog_file_9879.v:2:205: syntax error at token "("
6_gram_verilog_file_9879.v:2:231-239: syntax error at token "endmodule"

6_gram_verilog_file_9881.v: 6_gram_verilog_file_9881.v:2:37-41: syntax error at token "logic"
6_gram_verilog_file_9881.v:2:157-162: syntax error at token "assign"
6_gram_verilog_file_9881.v:2:201-209: syntax error at token "endmodule"

6_gram_verilog_file_9909.v: 6_gram_verilog_file_9909.v:2:299-303: syntax error at token "logic"
6_gram_verilog_file_9909.v:2:424-429: syntax error at token "always"
6_gram_verilog_file_9909.v:2:532-534: syntax error at token "end"
6_gram_verilog_file_9909.v:2:592-600: syntax error at token "endmodule"

6_gram_verilog_file_9912.v: 6_gram_verilog_file_9912.v:3:87-91: syntax error at token "logic"
6_gram_verilog_file_9912.v:3:306-314: syntax error at token "endmodule"

6_gram_verilog_file_9917.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_5" at 16:62-66:; problematic formatter output is
// Seed: 3765654469
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`timescale 1 ps / 1ps
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`timescale 1ps / 1ps `default_nettype `pp_6 `default_nettype `pp_5
module module_0 ();
  logic id_0;
endmodule
<<EOF>>
6_gram_verilog_file_9917.v: 6_gram_verilog_file_9917.v:3:36-40: syntax error at token "logic"
6_gram_verilog_file_9917.v:3:280-285: syntax error at token "assign"
6_gram_verilog_file_9917.v:3:482-487: syntax error at token "always"
6_gram_verilog_file_9917.v:3:565-567: syntax error at token "end"
6_gram_verilog_file_9917.v:3:613-618: syntax error at token "assign"
6_gram_verilog_file_9917.v:3:637-645: syntax error at token "endmodule"

6_gram_verilog_file_9926.v: 6_gram_verilog_file_9926.v:3:156-160: syntax error at token "logic"
6_gram_verilog_file_9926.v:3:725: syntax error at token "("
6_gram_verilog_file_9926.v:3:1080-1085: syntax error at token "always"
6_gram_verilog_file_9926.v:3:1150-1152: syntax error at token "end"

6_gram_verilog_file_9944.v: 6_gram_verilog_file_9944.v:5:57-61: syntax error at token "logic"
6_gram_verilog_file_9944.v:5:496-501: syntax error at token "assign"
6_gram_verilog_file_9944.v:5:520-528: syntax error at token "endmodule"

6_gram_verilog_file_9957.v: 6_gram_verilog_file_9957.v:2:180-184: syntax error at token "logic"
6_gram_verilog_file_9957.v:2:643-651: syntax error at token "endmodule"

6_gram_verilog_file_9960.v: 6_gram_verilog_file_9960.v:2:305-309: syntax error at token "logic"
6_gram_verilog_file_9960.v:2:368-373: syntax error at token "assign"
6_gram_verilog_file_9960.v:2:441-446: syntax error at token "always"
6_gram_verilog_file_9960.v:2:486-488: syntax error at token "end"
6_gram_verilog_file_9960.v:2:560-564: syntax error at token "inout"
6_gram_verilog_file_9960.v:2:573-577: syntax error at token "inout"
6_gram_verilog_file_9960.v:2:586-590: syntax error at token "inout"
6_gram_verilog_file_9960.v:2:599-603: syntax error at token "inout"
6_gram_verilog_file_9960.v:2:613-618: syntax error at token "assign"
6_gram_verilog_file_9960.v:2:637-645: syntax error at token "endmodule"

6_gram_verilog_file_9970.v: 6_gram_verilog_file_9970.v:2:36-40: syntax error at token "logic"
6_gram_verilog_file_9970.v:2:78: syntax error at token "("
6_gram_verilog_file_9970.v:2:129-137: syntax error at token "endmodule"

6_gram_verilog_file_9981.v: 6_gram_verilog_file_9981.v:2:115-119: syntax error at token "logic"
6_gram_verilog_file_9981.v:2:205-210: syntax error at token "always"
6_gram_verilog_file_9981.v:2:288-290: syntax error at token "end"

6_gram_verilog_file_9996.v: 6_gram_verilog_file_9996.v:4:193-197: syntax error at token "logic"
6_gram_verilog_file_9996.v:4:230-235: syntax error at token "assign"
6_gram_verilog_file_9996.v:4:253-261: syntax error at token "endmodule"

