<?xml version="1.0" encoding="utf-8"?>
<ConfigurationHeader>
  <CHClockSetting SectionKey="c0c0c0c1" Valid="01" Version="01" BitMask="050001fd" PRM_CLKSRC_CTRL="00000040" PRM_CLKSEL="00000003" CM_CLKSEL1_EMU="02030a50" CM_CLKSEL_CORE="0000040a" CM_CLKSEL_WKUP="00000014" CM_CLKEN_PLL_CORE="00770077" CM_AUTOIDLE_PLL_CORE="00000000" CM_CLKSEL1_PLL_CORE="08a60c00" CM_CLKEN_PLL_PER="00770077" CM_AUTOIDLE_PLL_PER="00000000" CM_CLKSEL2_PLL_PER="0000d80c" CM_CLKSEL3_PLL_PER="00000009" CM_CLKEN_PLL_MPU="00000077" CM_AUTOIDLE_PLL_MPU="00000000" CM_CLKSEL1_PLL_MPU="0010fa0c" CM_CLKSEL2_PLL_MPU="00000001" CM_CLKSTCTRL_MPU="00000000" />
  <CHRamSetting SectionKey="c0c0c0c2" Valid="01" SDRC_CS_CFG_LSB="0004" SDRC_SHARING_LSB="0100" SDRC_ERR_TYPE_LSB="0000" SDRC_DLLA_CTRL="0000000a" MemoryTypeCS0="0003" SDRC_MCFG_0="02d04011" SDRC_MR_0_LSB="0032" SDRC_EMR1_0_LSB="0000" SDRC_EMR2_0_LSB="0000" SDRC_ACTIM_CTRLA_0="5a9a4486" SDRC_ACTIM_CTRLB_0="00000010" SDRC_RFRCTRL_0="0003de01" MemoryTypeCS1="0004" SDRC_MCFG_1="00000000" SDRC_MR_1_LSB="0000" SDRC_EMR1_1_LSB="0000" SDRC_EMR2_1_LSB="0000" SDRC_EMR3_1_LSB="0000" SDRC_ACTIM_CTRLA_1="00000000" SDRC_ACTIM_CTRLB_1="00000000" SDRC_RFRCTRL_1="00000000" CSFlags="0001" />
  <CHMMCSDSetting SectionKey="c0c0c0c4" Valid="01" MMCHS_SYSCTL_MSW="ffff" MMCHS_SYSCTL_LSW="ffff" Buswidth="ffffffff" />
  <CHFlashSetting SectionKey="c0c0c0c3" Valid="01" GPMC_SYSCONFIG_LSB="0000" GPMC_IRQENABLE="0100" GPMC_TIMEOUT_CONTROL_LSB="1ff0" GPMC_CONFIG_LSB="0a00" GPMC_CONFIG1_0="00000810" GPMC_CONFIG2_0="00141400" GPMC_CONFIG3_0="00141400" GPMC_CONFIG4_0="0f011005" GPMC_CONFIG5_0="000e1414" GPMC_CONFIG6_0="0f000a80" GPMC_CONFIG7_0="00000f48" GPMC_PREFETCH_CONFIG1="00004000" GPMC_PREFETCH_CONFIG2_LSB="0000" GPMC_PREFETCH_CONTROL_LSB="0000" GPMC_ECC_CONFIG="1031" GPMC_ECC_CONTROL="0000" GPMC_ECC_SIZE_CONFIG_LSB="0000f000" Enable_A1_A10="000000ff" />
  <CHOptions CHRamIncluded="True" CHMMCSDIncluded="False" CHFlashIncluded="False" CHSectionName="3630\certificates\CHSECTION" />
</ConfigurationHeader>