<html>
<head>
<title>
Chapter 3  Applications Instruction Set
</title>
<body>
Prev: <a href="chp02-06.htm">2.6  Interrupts and Exceptions</a><br>
Next: <a href="chp03-01.htm">3.1  Data Movement Instructions</a>
<hr>
<h2>
Chapter 3  Applications Instruction Set
</h2>
<hr>
<p>
This chapter presents an overview of the instructions which programmers can
use to write application software for the 80386 executing in protected
virtual-address mode. The instructions are grouped by categories of related
functions.
<p>
The instructions not discussed in this chapter are those that are normally
used only by operating-system programmers. Part II describes the operation
of these instructions.
<p>
The descriptions in this chapter assume that the 80386 is operating in
protected mode with 32-bit addressing in effect; however, all instructions
discussed are also available when 16-bit addressing is in effect in
protected mode, real mode, or virtual 8086 mode. For any differences of
operation that exist in the various modes, refer to Chapter 13,
Chapter 14, or Chapter 15.
<p>
The instruction dictionary in Chapter 17 contains more detailed
descriptions of all instructions, including encoding, operation, timing,
effect on flags, and exceptions.
<p>
<ul>
<li><a href="chp03-01.htm#03-01">3.1  Data Movement Instructions</a>
<li>    <a href="chp03-01.htm#03-01-01">3.1.1  General-Purpose Data Movement Instructions</a>
<li>    <a href="chp03-01.htm#03-01-02">3.1.2  Stack Manipulation Instructions</a>
<li>    <a href="chp03-01.htm#03-01-03">3.1.3  Type Conversion Instructions</a>
<li><a href="chp03-02.htm#03-02">3.2  Binary Arithmetic Instructions</a>
<li>    <a href="chp03-02.htm#03-02-01">3.2.1  Addition and Subtraction Instructions</a>
<li>    <a href="chp03-02.htm#03-02-02">3.2.2  Comparison and Sign Change Instruction</a>
<li>    <a href="chp03-02.htm#03-02-03">3.2.3  Multiplication Instructions</a>
<li>    <a href="chp03-02.htm#03-02-04">3.2.4  Division Instructions</a>
<li><a href="chp03-03.htm#03-03">3.3  Decimal Arithmetic Instructions</a>
<li>    <a href="chp03-03.htm#03-03-01">3.3.1  Packed BCD Adjustment Instructions</a>
<li>    <a href="chp03-03.htm#03-03-02">3.3.2  Unpacked BCD Adjustment Instructions</a>
<li><a href="chp03-04.htm#03-04">3.4  Logical Instructions</a>
<li>    <a href="chp03-04.htm#03-04-01">3.4.1  Boolean Operation Instructions</a>
<li>    <a href="chp03-04.htm#03-04-02">3.4.2  Bit Test and Modify Instructions</a>
<li>    <a href="chp03-04.htm#03-04-03">3.4.3  Bit Scan Instructions</a>
<li>    <a href="chp03-04.htm#03-04-04">3.4.4  Shift and Rotate Instructions</a>
<li>        <a href="chp03-04.htm#03-04-04-01">3.4.4.1  Shift Instructions</a>
<li>        <a href="chp03-04.htm#03-04-04-02">3.4.4.2  Double-Shift Instructions</a>
<li>        <a href="chp03-04.htm#03-04-04-03">3.4.4.3  Rotate Instructions</a>
<li>        <a href="chp03-04.htm#03-04-04-04">3.4.4.4  Fast "BIT BLT" Using Double Shift Instructions</a>
<li>        <a href="chp03-04.htm#03-04-04-05">3.4.4.5  Fast Bit-String Insert and Extract</a>
<li>    <a href="chp03-04.htm#03-04-05">3.4.5  Byte-Set-On-Condition Instructions</a>
<li>    <a href="chp03-04.htm#03-04-06">3.4.6  Test Instruction</a>
<li><a href="chp03-05.htm#03-05">3.5  Control Transfer Instructions</a>
<li>    <a href="chp03-05.htm#03-05-01">3.5.1  Unconditional Transfer Instructions</a>
<li>        <a href="chp03-05.htm#03-05-01-01">3.5.1.1  Jump Instruction</a>
<li>        <a href="chp03-05.htm#03-05-01-02">3.5.1.2  Call Instruction</a>
<li>        <a href="chp03-05.htm#03-05-01-03">3.5.1.3  Return and Return-From-Interrupt Instruction</a>
<li>    <a href="chp03-05.htm#03-05-02">3.5.2  Conditional Transfer Instructions</a>
<li>        <a href="chp03-05.htm#03-05-02-01">3.5.2.1  Conditional Jump Instructions</a>
<li>        <a href="chp03-05.htm#03-05-02-02">3.5.2.2  Loop Instructions</a>
<li>        <a href="chp03-05.htm#03-05-02-03">3.5.2.3  Executing a Loop or Repeat Zero Times</a>
<li>    <a href="chp03-05.htm#03-05-03">3.5.3  Software-Generated Interrupts</a>
<li><a href="chp03-06.htm#03-06">3.6  String and Character Translation Instructions</a>
<li>    <a href="chp03-06.htm#03-06-01">3.6.1  Repeat Prefixes</a>
<li>    <a href="chp03-06.htm#03-06-02">3.6.2  Indexing and Direction Flag Control</a>
<li>    <a href="chp03-06.htm#03-06-03">3.6.3  String Instructions</a>
<li><a href="chp03-07.htm#03-07">3.7  Instructions for Block-Structured Languages</a>
<li><a href="chp03-08.htm#03-08">3.8  Flag Control Instructions</a>
<li>    <a href="chp03-08.htm#03-08-01">3.8.1  Carry and Direction Flag Control Instructions</a>
<li>    <a href="chp03-08.htm#03-08-02">3.8.2  Flag Transfer Instructions</a>
<li><a href="chp03-09.htm#03-09">3.9  Coprocessor Interface Instructions</a>
<li><a href="chp03-10.htm#03-10">3.10  Segment Register Instructions</a>
<li>    <a href="chp03-10.htm#03-10-01">3.10.1  Segment-Register Transfer Instructions</a>
<li>    <a href="chp03-10.htm#03-10-02">3.10.2  Far Control Transfer Instructions</a>
<li>    <a href="chp03-10.htm#03-10-03">3.10.3  Data Pointer Instructions</a>
<li><a href="chp03-11.htm#03-11">3.11  Miscellaneous Instructions</a>
<li>    <a href="chp03-11.htm#03-11-01">3.11.1  Address Calculation Instruction</a>
<li>    <a href="chp03-11.htm#03-11-02">3.11.2  No-Operation Instruction</a>
<li>    <a href="chp03-11.htm#03-11-03">3.11.3  Translate Instruction</a>
</ul>
<li><a href="chp03-01.htm#F-03-01">Figure  3-1.   PUSH</a>
<li><a href="chp03-01.htm#F-03-02">Figure  3-2.   PUSHA</a>
<li><a href="chp03-01.htm#F-03-03">Figure  3-3.   POP</a>
<li><a href="chp03-01.htm#F-03-04">Figure  3-4.   POPA</a>
<li><a href="chp03-01.htm#F-03-05">Figure  3-5.   Sign Extension</a>
<li><a href="chp03-04.htm#F-03-06">Figure  3-6.   SAL and SHL</a>
<li><a href="chp03-04.htm#F-03-07">Figure  3-7.   SHR</a>
<li><a href="chp03-04.htm#F-03-08">Figure  3-8.   SAR</a>
<li><a href="chp03-04.htm#F-03-09">Figure  3-9.   Using SAR to Simulate IDIV</a>
<li><a href="chp03-04.htm#F-03-10">Figure  3-10.  Shift Left Double</a>
<li><a href="chp03-04.htm#F-03-11">Figure  3-11.  Shift Right Double</a>
<li><a href="chp03-04.htm#F-03-12">Figure  3-12.  ROL</a>
<li><a href="chp03-04.htm#F-03-13">Figure  3-13.  ROR</a>
<li><a href="chp03-04.htm#F-03-14">Figure  3-14.  RCL</a>
<li><a href="chp03-04.htm#F-03-15">Figure  3-15.  RCR</a>
<li><a href="chp03-07.htm#F-03-16">Figure  3-16.  Formal Definition of the ENTER Instruction</a>
<li><a href="chp03-07.htm#F-03-17">Figure  3-17.  Variable Access in Nested Procedures</a>
<li><a href="chp03-07.htm#F-03-18">Figure  3-18.  Stack Frame for MAIN at Level 1</a>
<li><a href="chp03-07.htm#F-03-19">Figure  3-19.  Stack Frame for Procedure A</a>
<li><a href="chp03-07.htm#F-03-20">Figure  3-20.  Stack Frame for Procedure B at Level 3 Called from A</a>
<li><a href="chp03-07.htm#F-03-21">Figure  3-21.  Stack Frame for Procedure C at Level 3 Called from B</a>
<li><a href="chp03-08.htm#F-03-22">Figure  3-22.  LAHF and SAHF</a>
<li><a href="chp03-09.htm#F-03-23">Figure  3-23.  Flag Format for PUSHF and POPF</a>

<li><a href="chp03-04.htm#T-03-01">Table   3-1.   Bit Test and Modify Instructions</a>
<li><a href="chp03-05.htm#T-03-02">Table   3-2.   Interpretation of Conditional Transfers</a>
</ul>
<hr>
Prev: <a href="chp02-06.htm">2.6  Interrupts and Exceptions</a><br>
Next: <a href="chp03-01.htm">3.1  Data Movement Instructions</a>
</body>
</html>
