Classic Timing Analyzer report for UART
Mon Oct 26 10:18:56 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                  ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.341 ns                         ; rst                   ; UART_TX:U2|divider:U1|Clk_out ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.554 ns                         ; UART_TX:U2|tdf        ; tdf                           ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.365 ns                         ; data[7]               ; UART_TX:U2|data_buf[7]        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 296.56 MHz ( period = 3.372 ns ) ; UART_TX:U2|state.idle ; UART_TX:U2|shift_reg[8]       ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                       ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                 ; To                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 296.56 MHz ( period = 3.372 ns )               ; UART_TX:U2|state.idle                ; UART_TX:U2|shift_reg[1]              ; clk        ; clk      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; 296.56 MHz ( period = 3.372 ns )               ; UART_TX:U2|state.idle                ; UART_TX:U2|shift_reg[2]              ; clk        ; clk      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; 296.56 MHz ( period = 3.372 ns )               ; UART_TX:U2|state.idle                ; UART_TX:U2|shift_reg[3]              ; clk        ; clk      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; 296.56 MHz ( period = 3.372 ns )               ; UART_TX:U2|state.idle                ; UART_TX:U2|shift_reg[4]              ; clk        ; clk      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; 296.56 MHz ( period = 3.372 ns )               ; UART_TX:U2|state.idle                ; UART_TX:U2|shift_reg[5]              ; clk        ; clk      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; 296.56 MHz ( period = 3.372 ns )               ; UART_TX:U2|state.idle                ; UART_TX:U2|shift_reg[6]              ; clk        ; clk      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; 296.56 MHz ( period = 3.372 ns )               ; UART_TX:U2|state.idle                ; UART_TX:U2|shift_reg[7]              ; clk        ; clk      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; 296.56 MHz ( period = 3.372 ns )               ; UART_TX:U2|state.idle                ; UART_TX:U2|shift_reg[8]              ; clk        ; clk      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; 316.76 MHz ( period = 3.157 ns )               ; UART_TX:U2|state.idle                ; UART_TX:U2|dbf                       ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; UART_TX:U2|state.transmit            ; UART_TX:U2|shift_reg[1]              ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; UART_TX:U2|state.transmit            ; UART_TX:U2|shift_reg[2]              ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; UART_TX:U2|state.transmit            ; UART_TX:U2|shift_reg[3]              ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; UART_TX:U2|state.transmit            ; UART_TX:U2|shift_reg[4]              ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; UART_TX:U2|state.transmit            ; UART_TX:U2|shift_reg[5]              ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; UART_TX:U2|state.transmit            ; UART_TX:U2|shift_reg[6]              ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; UART_TX:U2|state.transmit            ; UART_TX:U2|shift_reg[7]              ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; UART_TX:U2|state.transmit            ; UART_TX:U2|shift_reg[8]              ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; 318.57 MHz ( period = 3.139 ns )               ; UART_TX:U2|state.idle                ; UART_TX:U2|shift_reg[9]              ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; 327.87 MHz ( period = 3.050 ns )               ; UART_TX:U2|state.transmit            ; UART_TX:U2|dbf                       ; clk        ; clk      ; None                        ; None                      ; 0.671 ns                ;
; N/A   ; 329.60 MHz ( period = 3.034 ns )               ; UART_TX:U2|state.idle                ; UART_TX:U2|shift_reg[0]              ; clk        ; clk      ; None                        ; None                      ; 0.655 ns                ;
; N/A   ; 334.56 MHz ( period = 2.989 ns )               ; UART_TX:U2|data_buf[3]               ; UART_TX:U2|shift_reg[4]              ; clk        ; clk      ; None                        ; None                      ; 0.610 ns                ;
; N/A   ; 334.67 MHz ( period = 2.988 ns )               ; UART_TX:U2|data_buf[7]               ; UART_TX:U2|shift_reg[8]              ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 335.12 MHz ( period = 2.984 ns )               ; UART_TX:U2|data_buf[1]               ; UART_TX:U2|shift_reg[2]              ; clk        ; clk      ; None                        ; None                      ; 0.605 ns                ;
; N/A   ; 335.35 MHz ( period = 2.982 ns )               ; UART_TX:U2|data_buf[5]               ; UART_TX:U2|shift_reg[6]              ; clk        ; clk      ; None                        ; None                      ; 0.603 ns                ;
; N/A   ; 335.57 MHz ( period = 2.980 ns )               ; UART_TX:U2|data_buf[4]               ; UART_TX:U2|shift_reg[5]              ; clk        ; clk      ; None                        ; None                      ; 0.601 ns                ;
; N/A   ; 335.57 MHz ( period = 2.980 ns )               ; UART_TX:U2|data_buf[6]               ; UART_TX:U2|shift_reg[7]              ; clk        ; clk      ; None                        ; None                      ; 0.601 ns                ;
; N/A   ; 335.68 MHz ( period = 2.979 ns )               ; UART_TX:U2|data_buf[0]               ; UART_TX:U2|shift_reg[1]              ; clk        ; clk      ; None                        ; None                      ; 0.600 ns                ;
; N/A   ; 335.68 MHz ( period = 2.979 ns )               ; UART_TX:U2|data_buf[2]               ; UART_TX:U2|shift_reg[3]              ; clk        ; clk      ; None                        ; None                      ; 0.600 ns                ;
; N/A   ; 343.88 MHz ( period = 2.908 ns )               ; UART_TX:U2|state.transmit            ; UART_TX:U2|Txd                       ; clk        ; clk      ; None                        ; None                      ; 0.529 ns                ;
; N/A   ; 351.12 MHz ( period = 2.848 ns )               ; UART_TX:U2|state.transmit            ; UART_TX:U2|shift_reg[0]              ; clk        ; clk      ; None                        ; None                      ; 0.469 ns                ;
; N/A   ; 354.86 MHz ( period = 2.818 ns )               ; UART_TX:U2|tdf                       ; UART_TX:U2|dbf                       ; clk        ; clk      ; None                        ; None                      ; 0.439 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; UART_TX:U2|state.ready               ; UART_TX:U2|shift_reg[9]              ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]                      ; UART_TX:U2|state.idle                ; clk        ; clk      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|data_buf[0]               ; clk        ; clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|data_buf[1]               ; clk        ; clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|data_buf[2]               ; clk        ; clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|data_buf[3]               ; clk        ; clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|data_buf[4]               ; clk        ; clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|data_buf[5]               ; clk        ; clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|data_buf[6]               ; clk        ; clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|data_buf[7]               ; clk        ; clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[2]                      ; UART_TX:U2|state.idle                ; clk        ; clk      ; None                        ; None                      ; 1.587 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[3]                      ; UART_TX:U2|state.idle                ; clk        ; clk      ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]           ; UART_TX:U2|divider:U1|Q[4]           ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]           ; UART_TX:U2|divider:U1|Q[3]           ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]                      ; UART_TX:U2|state.transmit            ; clk        ; clk      ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]           ; UART_TX:U2|divider:U1|Clk_out        ; clk        ; clk      ; None                        ; None                      ; 1.300 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]           ; UART_TX:U2|divider:U1|Q[4]           ; clk        ; clk      ; None                        ; None                      ; 1.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]           ; UART_TX:U2|divider:U1|Q[3]           ; clk        ; clk      ; None                        ; None                      ; 1.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]                      ; UART_TX:U2|tdf                       ; clk        ; clk      ; None                        ; None                      ; 1.398 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[1]                      ; UART_TX:U2|state.idle                ; clk        ; clk      ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]           ; UART_TX:U2|divider:U1|Q[1]           ; clk        ; clk      ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit            ; UART_TX:U2|t[0]                      ; clk        ; clk      ; None                        ; None                      ; 1.345 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit            ; UART_TX:U2|t[3]                      ; clk        ; clk      ; None                        ; None                      ; 1.345 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit            ; UART_TX:U2|t[1]                      ; clk        ; clk      ; None                        ; None                      ; 1.345 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[2]                      ; UART_TX:U2|state.transmit            ; clk        ; clk      ; None                        ; None                      ; 1.345 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]           ; UART_TX:U2|divider:U1|Clk_out        ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit            ; UART_TX:U2|state.idle                ; clk        ; clk      ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]           ; UART_TX:U2|divider:U1|Q[4]           ; clk        ; clk      ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]           ; UART_TX:U2|divider:U1|Q[3]           ; clk        ; clk      ; None                        ; None                      ; 1.308 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[3]                      ; UART_TX:U2|state.transmit            ; clk        ; clk      ; None                        ; None                      ; 1.308 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]           ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]           ; UART_TX:U2|divider:U1|Q[0]           ; clk        ; clk      ; None                        ; None                      ; 1.284 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]           ; UART_TX:U2|divider:U1|Q[2]           ; clk        ; clk      ; None                        ; None                      ; 1.284 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]           ; UART_TX:U2|divider:U1|Q[1]           ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; UART_TX:U2|divider:U1|Q[4]           ; clk        ; clk      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; UART_TX:U2|divider:U1|Q[3]           ; clk        ; clk      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[2]                      ; UART_TX:U2|tdf                       ; clk        ; clk      ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]           ; UART_TX:U2|divider:U1|Q[4]           ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]           ; UART_TX:U2|divider:U1|Q[1]           ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]           ; UART_TX:U2|divider:U1|Clk_out        ; clk        ; clk      ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[3]                      ; UART_TX:U2|tdf                       ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]           ; UART_TX:U2|divider:U1|Q[4]           ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|tdf                       ; UART_TX:U2|state.idle                ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]           ; UART_TX:U2|divider:U1|Q[3]           ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]           ; UART_TX:U2|divider:U1|Q[2]           ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]           ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; UART_TX:U2|divider:U1|Clk_out        ; clk        ; clk      ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]           ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]           ; UART_TX:U2|divider:U1|Q[0]           ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]           ; UART_TX:U2|divider:U1|Q[2]           ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[1]                      ; UART_TX:U2|state.transmit            ; clk        ; clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]           ; UART_TX:U2|divider:U1|Q[3]           ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]           ; UART_TX:U2|divider:U1|Q[2]           ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]           ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit            ; UART_TX:U2|state.transmit            ; clk        ; clk      ; None                        ; None                      ; 1.064 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; UART_TX:U2|divider:U1|Q[1]           ; clk        ; clk      ; None                        ; None                      ; 1.063 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit            ; UART_TX:U2|tdf                       ; clk        ; clk      ; None                        ; None                      ; 1.058 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]           ; UART_TX:U2|divider:U1|Q[0]           ; clk        ; clk      ; None                        ; None                      ; 1.057 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[1]                      ; UART_TX:U2|tdf                       ; clk        ; clk      ; None                        ; None                      ; 1.049 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]           ; UART_TX:U2|divider:U1|Clk_out        ; clk        ; clk      ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; UART_TX:U2|divider:U1|Q[0]           ; clk        ; clk      ; None                        ; None                      ; 0.997 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; UART_TX:U2|divider:U1|Q[2]           ; clk        ; clk      ; None                        ; None                      ; 0.997 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|state.idle                ; clk        ; clk      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|state.ready               ; clk        ; clk      ; None                        ; None                      ; 0.922 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|state.transmit            ; clk        ; clk      ; None                        ; None                      ; 0.913 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[0]              ; UART_TX:U2|Txd                       ; clk        ; clk      ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]           ; UART_TX:U2|divider:U1|Q[1]           ; clk        ; clk      ; None                        ; None                      ; 0.898 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit            ; UART_TX:U2|t[2]                      ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]           ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]           ; UART_TX:U2|divider:U1|Q[0]           ; clk        ; clk      ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]           ; UART_TX:U2|divider:U1|Q[2]           ; clk        ; clk      ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle                ; UART_TX:U2|tdf                       ; clk        ; clk      ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[2]                      ; UART_TX:U2|t[3]                      ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[2]                      ; UART_TX:U2|t[1]                      ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]                      ; UART_TX:U2|t[3]                      ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]                      ; UART_TX:U2|t[1]                      ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]                      ; UART_TX:U2|t[2]                      ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[7]              ; UART_TX:U2|shift_reg[6]              ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[1]              ; UART_TX:U2|shift_reg[0]              ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[8]              ; UART_TX:U2|shift_reg[7]              ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|tdf                       ; UART_TX:U2|state.transmit            ; clk        ; clk      ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[9]              ; UART_TX:U2|shift_reg[8]              ; clk        ; clk      ; None                        ; None                      ; 0.642 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[1]                      ; UART_TX:U2|t[2]                      ; clk        ; clk      ; None                        ; None                      ; 0.636 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[6]              ; UART_TX:U2|shift_reg[5]              ; clk        ; clk      ; None                        ; None                      ; 0.632 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[3]                      ; UART_TX:U2|t[1]                      ; clk        ; clk      ; None                        ; None                      ; 0.628 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[3]              ; UART_TX:U2|shift_reg[2]              ; clk        ; clk      ; None                        ; None                      ; 0.621 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]                      ; UART_TX:U2|t[0]                      ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[2]                      ; UART_TX:U2|t[2]                      ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[3]                      ; UART_TX:U2|t[3]                      ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[1]                      ; UART_TX:U2|t[1]                      ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[9]              ; UART_TX:U2|shift_reg[9]              ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.ready               ; UART_TX:U2|state.ready               ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|dbf                       ; UART_TX:U2|dbf                       ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|Txd                       ; UART_TX:U2|Txd                       ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[0]              ; UART_TX:U2|shift_reg[0]              ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[1]                      ; UART_TX:U2|t[3]                      ; clk        ; clk      ; None                        ; None                      ; 0.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[2]              ; UART_TX:U2|shift_reg[1]              ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[4]              ; UART_TX:U2|shift_reg[3]              ; clk        ; clk      ; None                        ; None                      ; 0.412 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[5]              ; UART_TX:U2|shift_reg[4]              ; clk        ; clk      ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Clk_out        ; UART_TX:U2|divider:U1|Clk_out        ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|tdf                       ; UART_TX:U2|tdf                       ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+---------+--------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                   ; To Clock ;
+-------+--------------+------------+---------+--------------------------------------+----------+
; N/A   ; None         ; 3.341 ns   ; rst     ; UART_TX:U2|divider:U1|Clk_out        ; clk      ;
; N/A   ; None         ; 3.283 ns   ; rst     ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; clk      ;
; N/A   ; None         ; 3.283 ns   ; rst     ; UART_TX:U2|divider:U1|Q[2]           ; clk      ;
; N/A   ; None         ; 3.282 ns   ; rst     ; UART_TX:U2|divider:U1|Q[0]           ; clk      ;
; N/A   ; None         ; 3.269 ns   ; rst     ; UART_TX:U2|divider:U1|Q[4]           ; clk      ;
; N/A   ; None         ; 3.163 ns   ; rst     ; UART_TX:U2|data_buf[0]               ; clk      ;
; N/A   ; None         ; 3.163 ns   ; rst     ; UART_TX:U2|data_buf[1]               ; clk      ;
; N/A   ; None         ; 3.163 ns   ; rst     ; UART_TX:U2|data_buf[2]               ; clk      ;
; N/A   ; None         ; 3.163 ns   ; rst     ; UART_TX:U2|data_buf[3]               ; clk      ;
; N/A   ; None         ; 3.163 ns   ; rst     ; UART_TX:U2|data_buf[4]               ; clk      ;
; N/A   ; None         ; 3.163 ns   ; rst     ; UART_TX:U2|data_buf[5]               ; clk      ;
; N/A   ; None         ; 3.163 ns   ; rst     ; UART_TX:U2|data_buf[6]               ; clk      ;
; N/A   ; None         ; 3.163 ns   ; rst     ; UART_TX:U2|data_buf[7]               ; clk      ;
; N/A   ; None         ; 3.138 ns   ; rst     ; UART_TX:U2|divider:U1|Q[3]           ; clk      ;
; N/A   ; None         ; 3.133 ns   ; rst     ; UART_TX:U2|divider:U1|Q[1]           ; clk      ;
; N/A   ; None         ; 3.054 ns   ; rst     ; UART_TX:U2|t[0]                      ; clk      ;
; N/A   ; None         ; 3.054 ns   ; rst     ; UART_TX:U2|t[3]                      ; clk      ;
; N/A   ; None         ; 3.054 ns   ; rst     ; UART_TX:U2|t[1]                      ; clk      ;
; N/A   ; None         ; 2.772 ns   ; rst     ; UART_TX:U2|state.transmit            ; clk      ;
; N/A   ; None         ; 2.590 ns   ; rst     ; UART_TX:U2|t[2]                      ; clk      ;
; N/A   ; None         ; 2.589 ns   ; ce      ; UART_TX:U2|data_buf[0]               ; clk      ;
; N/A   ; None         ; 2.589 ns   ; ce      ; UART_TX:U2|data_buf[1]               ; clk      ;
; N/A   ; None         ; 2.589 ns   ; ce      ; UART_TX:U2|data_buf[2]               ; clk      ;
; N/A   ; None         ; 2.589 ns   ; ce      ; UART_TX:U2|data_buf[3]               ; clk      ;
; N/A   ; None         ; 2.589 ns   ; ce      ; UART_TX:U2|data_buf[4]               ; clk      ;
; N/A   ; None         ; 2.589 ns   ; ce      ; UART_TX:U2|data_buf[5]               ; clk      ;
; N/A   ; None         ; 2.589 ns   ; ce      ; UART_TX:U2|data_buf[6]               ; clk      ;
; N/A   ; None         ; 2.589 ns   ; ce      ; UART_TX:U2|data_buf[7]               ; clk      ;
; N/A   ; None         ; 2.584 ns   ; rst     ; UART_TX:U2|state.idle                ; clk      ;
; N/A   ; None         ; 2.584 ns   ; rst     ; UART_TX:U2|tdf                       ; clk      ;
; N/A   ; None         ; 2.066 ns   ; rst     ; UART_TX:U2|state.ready               ; clk      ;
; N/A   ; None         ; 1.897 ns   ; ce      ; UART_TX:U2|tdf                       ; clk      ;
; N/A   ; None         ; 1.895 ns   ; ce      ; UART_TX:U2|state.transmit            ; clk      ;
; N/A   ; None         ; 1.894 ns   ; ce      ; UART_TX:U2|state.idle                ; clk      ;
; N/A   ; None         ; 1.712 ns   ; ce      ; UART_TX:U2|state.ready               ; clk      ;
; N/A   ; None         ; 1.462 ns   ; wr      ; UART_TX:U2|data_buf[0]               ; clk      ;
; N/A   ; None         ; 1.462 ns   ; wr      ; UART_TX:U2|data_buf[1]               ; clk      ;
; N/A   ; None         ; 1.462 ns   ; wr      ; UART_TX:U2|data_buf[2]               ; clk      ;
; N/A   ; None         ; 1.462 ns   ; wr      ; UART_TX:U2|data_buf[3]               ; clk      ;
; N/A   ; None         ; 1.462 ns   ; wr      ; UART_TX:U2|data_buf[4]               ; clk      ;
; N/A   ; None         ; 1.462 ns   ; wr      ; UART_TX:U2|data_buf[5]               ; clk      ;
; N/A   ; None         ; 1.462 ns   ; wr      ; UART_TX:U2|data_buf[6]               ; clk      ;
; N/A   ; None         ; 1.462 ns   ; wr      ; UART_TX:U2|data_buf[7]               ; clk      ;
; N/A   ; None         ; 1.321 ns   ; data[0] ; UART_TX:U2|data_buf[0]               ; clk      ;
; N/A   ; None         ; 1.294 ns   ; data[3] ; UART_TX:U2|data_buf[3]               ; clk      ;
; N/A   ; None         ; 1.174 ns   ; data[1] ; UART_TX:U2|data_buf[1]               ; clk      ;
; N/A   ; None         ; 0.951 ns   ; data[2] ; UART_TX:U2|data_buf[2]               ; clk      ;
; N/A   ; None         ; 0.670 ns   ; wr      ; UART_TX:U2|state.idle                ; clk      ;
; N/A   ; None         ; 0.630 ns   ; wr      ; UART_TX:U2|tdf                       ; clk      ;
; N/A   ; None         ; 0.628 ns   ; wr      ; UART_TX:U2|state.transmit            ; clk      ;
; N/A   ; None         ; 0.466 ns   ; data[6] ; UART_TX:U2|data_buf[6]               ; clk      ;
; N/A   ; None         ; 0.403 ns   ; wr      ; UART_TX:U2|state.ready               ; clk      ;
; N/A   ; None         ; 0.100 ns   ; data[5] ; UART_TX:U2|data_buf[5]               ; clk      ;
; N/A   ; None         ; -0.027 ns  ; data[4] ; UART_TX:U2|data_buf[4]               ; clk      ;
; N/A   ; None         ; -0.126 ns  ; data[7] ; UART_TX:U2|data_buf[7]               ; clk      ;
+-------+--------------+------------+---------+--------------------------------------+----------+


+------------------------------------------------------------------------------------------+
; tco                                                                                      ;
+-------+--------------+------------+-------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                          ; To      ; From Clock ;
+-------+--------------+------------+-------------------------------+---------+------------+
; N/A   ; None         ; 7.554 ns   ; UART_TX:U2|tdf                ; tdf     ; clk        ;
; N/A   ; None         ; 6.931 ns   ; UART_TX:U2|divider:U1|Clk_out ; clk_div ; clk        ;
; N/A   ; None         ; 6.609 ns   ; UART_TX:U2|dbf                ; dbf     ; clk        ;
; N/A   ; None         ; 6.068 ns   ; UART_TX:U2|Txd                ; Txd     ; clk        ;
+-------+--------------+------------+-------------------------------+---------+------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+---------+--------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                   ; To Clock ;
+---------------+-------------+-----------+---------+--------------------------------------+----------+
; N/A           ; None        ; 0.365 ns  ; data[7] ; UART_TX:U2|data_buf[7]               ; clk      ;
; N/A           ; None        ; 0.266 ns  ; data[4] ; UART_TX:U2|data_buf[4]               ; clk      ;
; N/A           ; None        ; 0.139 ns  ; data[5] ; UART_TX:U2|data_buf[5]               ; clk      ;
; N/A           ; None        ; -0.164 ns ; wr      ; UART_TX:U2|state.ready               ; clk      ;
; N/A           ; None        ; -0.227 ns ; data[6] ; UART_TX:U2|data_buf[6]               ; clk      ;
; N/A           ; None        ; -0.389 ns ; wr      ; UART_TX:U2|state.transmit            ; clk      ;
; N/A           ; None        ; -0.391 ns ; wr      ; UART_TX:U2|tdf                       ; clk      ;
; N/A           ; None        ; -0.431 ns ; wr      ; UART_TX:U2|state.idle                ; clk      ;
; N/A           ; None        ; -0.712 ns ; data[2] ; UART_TX:U2|data_buf[2]               ; clk      ;
; N/A           ; None        ; -0.935 ns ; data[1] ; UART_TX:U2|data_buf[1]               ; clk      ;
; N/A           ; None        ; -1.055 ns ; data[3] ; UART_TX:U2|data_buf[3]               ; clk      ;
; N/A           ; None        ; -1.082 ns ; data[0] ; UART_TX:U2|data_buf[0]               ; clk      ;
; N/A           ; None        ; -1.223 ns ; wr      ; UART_TX:U2|data_buf[0]               ; clk      ;
; N/A           ; None        ; -1.223 ns ; wr      ; UART_TX:U2|data_buf[1]               ; clk      ;
; N/A           ; None        ; -1.223 ns ; wr      ; UART_TX:U2|data_buf[2]               ; clk      ;
; N/A           ; None        ; -1.223 ns ; wr      ; UART_TX:U2|data_buf[3]               ; clk      ;
; N/A           ; None        ; -1.223 ns ; wr      ; UART_TX:U2|data_buf[4]               ; clk      ;
; N/A           ; None        ; -1.223 ns ; wr      ; UART_TX:U2|data_buf[5]               ; clk      ;
; N/A           ; None        ; -1.223 ns ; wr      ; UART_TX:U2|data_buf[6]               ; clk      ;
; N/A           ; None        ; -1.223 ns ; wr      ; UART_TX:U2|data_buf[7]               ; clk      ;
; N/A           ; None        ; -1.473 ns ; ce      ; UART_TX:U2|state.ready               ; clk      ;
; N/A           ; None        ; -1.655 ns ; ce      ; UART_TX:U2|state.idle                ; clk      ;
; N/A           ; None        ; -1.656 ns ; ce      ; UART_TX:U2|state.transmit            ; clk      ;
; N/A           ; None        ; -1.658 ns ; ce      ; UART_TX:U2|tdf                       ; clk      ;
; N/A           ; None        ; -1.827 ns ; rst     ; UART_TX:U2|state.ready               ; clk      ;
; N/A           ; None        ; -1.970 ns ; rst     ; UART_TX:U2|tdf                       ; clk      ;
; N/A           ; None        ; -2.343 ns ; rst     ; UART_TX:U2|state.transmit            ; clk      ;
; N/A           ; None        ; -2.345 ns ; rst     ; UART_TX:U2|state.idle                ; clk      ;
; N/A           ; None        ; -2.350 ns ; ce      ; UART_TX:U2|data_buf[0]               ; clk      ;
; N/A           ; None        ; -2.350 ns ; ce      ; UART_TX:U2|data_buf[1]               ; clk      ;
; N/A           ; None        ; -2.350 ns ; ce      ; UART_TX:U2|data_buf[2]               ; clk      ;
; N/A           ; None        ; -2.350 ns ; ce      ; UART_TX:U2|data_buf[3]               ; clk      ;
; N/A           ; None        ; -2.350 ns ; ce      ; UART_TX:U2|data_buf[4]               ; clk      ;
; N/A           ; None        ; -2.350 ns ; ce      ; UART_TX:U2|data_buf[5]               ; clk      ;
; N/A           ; None        ; -2.350 ns ; ce      ; UART_TX:U2|data_buf[6]               ; clk      ;
; N/A           ; None        ; -2.350 ns ; ce      ; UART_TX:U2|data_buf[7]               ; clk      ;
; N/A           ; None        ; -2.351 ns ; rst     ; UART_TX:U2|t[2]                      ; clk      ;
; N/A           ; None        ; -2.815 ns ; rst     ; UART_TX:U2|t[0]                      ; clk      ;
; N/A           ; None        ; -2.815 ns ; rst     ; UART_TX:U2|t[3]                      ; clk      ;
; N/A           ; None        ; -2.815 ns ; rst     ; UART_TX:U2|t[1]                      ; clk      ;
; N/A           ; None        ; -2.894 ns ; rst     ; UART_TX:U2|divider:U1|Q[1]           ; clk      ;
; N/A           ; None        ; -2.899 ns ; rst     ; UART_TX:U2|divider:U1|Q[3]           ; clk      ;
; N/A           ; None        ; -2.924 ns ; rst     ; UART_TX:U2|data_buf[0]               ; clk      ;
; N/A           ; None        ; -2.924 ns ; rst     ; UART_TX:U2|data_buf[1]               ; clk      ;
; N/A           ; None        ; -2.924 ns ; rst     ; UART_TX:U2|data_buf[2]               ; clk      ;
; N/A           ; None        ; -2.924 ns ; rst     ; UART_TX:U2|data_buf[3]               ; clk      ;
; N/A           ; None        ; -2.924 ns ; rst     ; UART_TX:U2|data_buf[4]               ; clk      ;
; N/A           ; None        ; -2.924 ns ; rst     ; UART_TX:U2|data_buf[5]               ; clk      ;
; N/A           ; None        ; -2.924 ns ; rst     ; UART_TX:U2|data_buf[6]               ; clk      ;
; N/A           ; None        ; -2.924 ns ; rst     ; UART_TX:U2|data_buf[7]               ; clk      ;
; N/A           ; None        ; -3.030 ns ; rst     ; UART_TX:U2|divider:U1|Q[4]           ; clk      ;
; N/A           ; None        ; -3.043 ns ; rst     ; UART_TX:U2|divider:U1|Q[0]           ; clk      ;
; N/A           ; None        ; -3.044 ns ; rst     ; UART_TX:U2|divider:U1|Q[2]~DUPLICATE ; clk      ;
; N/A           ; None        ; -3.044 ns ; rst     ; UART_TX:U2|divider:U1|Q[2]           ; clk      ;
; N/A           ; None        ; -3.102 ns ; rst     ; UART_TX:U2|divider:U1|Clk_out        ; clk      ;
+---------------+-------------+-----------+---------+--------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Oct 26 10:18:56 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UART_TX:U2|divider:U1|Clk_out" as buffer
Info: Clock "clk" has Internal fmax of 296.56 MHz between source register "UART_TX:U2|state.idle" and destination register "UART_TX:U2|shift_reg[1]" (period= 3.372 ns)
    Info: + Longest register to register delay is 0.993 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y5_N23; Fanout = 16; REG Node = 'UART_TX:U2|state.idle'
        Info: 2: + IC(0.247 ns) + CELL(0.746 ns) = 0.993 ns; Loc. = LCFF_X38_Y5_N1; Fanout = 1; REG Node = 'UART_TX:U2|shift_reg[1]'
        Info: Total cell delay = 0.746 ns ( 75.13 % )
        Info: Total interconnect delay = 0.247 ns ( 24.87 % )
    Info: - Smallest clock skew is -2.195 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X38_Y5_N1; Fanout = 1; REG Node = 'UART_TX:U2|shift_reg[1]'
            Info: Total cell delay = 1.472 ns ( 59.12 % )
            Info: Total interconnect delay = 1.018 ns ( 40.88 % )
        Info: - Longest clock path from clock "clk" to source register is 4.685 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.845 ns) + CELL(0.712 ns) = 2.411 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
            Info: 3: + IC(0.992 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'UART_TX:U2|divider:U1|Clk_out~clkctrl'
            Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 4.685 ns; Loc. = LCFF_X38_Y5_N23; Fanout = 16; REG Node = 'UART_TX:U2|state.idle'
            Info: Total cell delay = 2.184 ns ( 46.62 % )
            Info: Total interconnect delay = 2.501 ns ( 53.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "UART_TX:U2|divider:U1|Clk_out" (data pin = "rst", clock pin = "clk") is 3.341 ns
    Info: + Longest pin to register delay is 5.568 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E14; Fanout = 13; PIN Node = 'rst'
        Info: 2: + IC(4.314 ns) + CELL(0.272 ns) = 5.413 ns; Loc. = LCCOMB_X1_Y14_N18; Fanout = 1; COMB Node = 'UART_TX:U2|divider:U1|Clk_out~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.568 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
        Info: Total cell delay = 1.254 ns ( 22.52 % )
        Info: Total interconnect delay = 4.314 ns ( 77.48 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.317 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.845 ns) + CELL(0.618 ns) = 2.317 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
        Info: Total cell delay = 1.472 ns ( 63.53 % )
        Info: Total interconnect delay = 0.845 ns ( 36.47 % )
Info: tco from clock "clk" to destination pin "tdf" through register "UART_TX:U2|tdf" is 7.554 ns
    Info: + Longest clock path from clock "clk" to source register is 4.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.845 ns) + CELL(0.712 ns) = 2.411 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
        Info: 3: + IC(0.992 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'UART_TX:U2|divider:U1|Clk_out~clkctrl'
        Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 4.685 ns; Loc. = LCFF_X38_Y5_N11; Fanout = 5; REG Node = 'UART_TX:U2|tdf'
        Info: Total cell delay = 2.184 ns ( 46.62 % )
        Info: Total interconnect delay = 2.501 ns ( 53.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.775 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y5_N11; Fanout = 5; REG Node = 'UART_TX:U2|tdf'
        Info: 2: + IC(0.793 ns) + CELL(1.982 ns) = 2.775 ns; Loc. = PIN_AA4; Fanout = 0; PIN Node = 'tdf'
        Info: Total cell delay = 1.982 ns ( 71.42 % )
        Info: Total interconnect delay = 0.793 ns ( 28.58 % )
Info: th for register "UART_TX:U2|data_buf[7]" (data pin = "data[7]", clock pin = "clk") is 0.365 ns
    Info: + Longest clock path from clock "clk" to destination register is 4.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.845 ns) + CELL(0.712 ns) = 2.411 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
        Info: 3: + IC(0.992 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'UART_TX:U2|divider:U1|Clk_out~clkctrl'
        Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 4.685 ns; Loc. = LCFF_X39_Y5_N13; Fanout = 1; REG Node = 'UART_TX:U2|data_buf[7]'
        Info: Total cell delay = 2.184 ns ( 46.62 % )
        Info: Total interconnect delay = 2.501 ns ( 53.38 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T6; Fanout = 1; PIN Node = 'data[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = IOC_X40_Y5_N2; Fanout = 1; COMB Node = 'data[7]~7'
        Info: 3: + IC(3.451 ns) + CELL(0.053 ns) = 4.314 ns; Loc. = LCCOMB_X39_Y5_N12; Fanout = 1; COMB Node = 'UART_TX:U2|data_buf[7]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 4.469 ns; Loc. = LCFF_X39_Y5_N13; Fanout = 1; REG Node = 'UART_TX:U2|data_buf[7]'
        Info: Total cell delay = 1.018 ns ( 22.78 % )
        Info: Total interconnect delay = 3.451 ns ( 77.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Mon Oct 26 10:18:56 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


