
---------- Begin Simulation Statistics ----------
simSeconds                                   1.717231                       # Number of seconds simulated (Second)
simTicks                                 1717230819000                       # Number of ticks simulated (Tick)
finalTick                                1717230819000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1028.86                       # Real time elapsed on the host (Second)
hostTickRate                               1669060586                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8568476                       # Number of bytes of host memory used (Byte)
simInsts                                    254509280                       # Number of instructions simulated (Count)
simOps                                      277002740                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   247370                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     269232                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1717231332                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               6.743352                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.148294                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       286469731                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   829162                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      309493647                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1223                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             10296152                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7443472                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 894                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1015160922                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.304872                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.922891                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 865966752     85.30%     85.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  75500867      7.44%     92.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  33105107      3.26%     96.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  16156424      1.59%     97.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  11356889      1.12%     98.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   6065579      0.60%     99.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   5735530      0.56%     99.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1045529      0.10%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    228245      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1015160922                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  138869      4.76%      4.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  24514      0.84%      5.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      5.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      5.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      5.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      5.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               523554     17.96%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     23.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 750560     25.75%     49.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1477258     50.68%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           23      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     192235468     62.11%     62.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       746281      0.24%     62.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        262155      0.08%     62.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1441790      0.47%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       294915      0.10%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt      1834496      0.59%     63.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      1835008      0.59%     64.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      1572864      0.51%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          513      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      2563950      0.83%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           58      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       286771      0.09%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp        32869      0.01%     65.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     65.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       131657      0.04%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        32768      0.01%     65.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        32769      0.01%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu           10      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix          4608      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov        36864      0.01%     65.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP       524288      0.17%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     71924802     23.24%     89.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     33698718     10.89%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      309493647                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.180228                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2914755                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009418                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1577667217                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               272834337                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       256450521                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 59396977                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                25110225                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        25094160                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   282170476                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    30237903                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                       78328142                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                 576673555                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.34                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.36                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.05                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                    158654                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                        40256719                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       702070410                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       46370316                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      34237430                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1294247                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      4712672                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2564089      4.88%      4.88% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2435026      4.63%      9.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect       130717      0.25%      9.76% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     42526063     80.93%     90.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      4619095      8.79%     99.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       270871      0.52%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       52545861                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       260853     10.38%     10.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       132223      5.26%     15.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect       130280      5.18%     20.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      1944109     77.36%     98.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        45573      1.81%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           46      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       2513084                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          133      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          340      0.06%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           48      0.01%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       592852     99.87%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          210      0.04%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           63      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       593646                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2303236      4.60%      4.60% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      2302803      4.60%      9.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          437      0.00%      9.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     40581954     81.11%     90.32% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      4573522      9.14%     99.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       270825      0.54%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     50032777                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          240      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           48      0.01%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       590240     99.92%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          133      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           63      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       590724                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond       327610    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total       327610                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          240      0.09%      0.09% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           48      0.02%      0.11% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond       262630     99.82%     99.93% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          133      0.05%     99.98% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.98% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           63      0.02%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total       263114                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     25582083     48.69%     48.69% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     24128538     45.92%     94.60% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2564089      4.88%     99.48% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       271151      0.52%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     52545861                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       437498     73.70%     73.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       156015     26.28%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          133      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       593646                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          42526063                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     17443548                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            593646                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         262902                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             52545861                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               437387                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                31511239                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.599690                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          263245                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          401588                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             271151                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           130437                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2564089      4.88%      4.88% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2435026      4.63%      9.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect       130717      0.25%      9.76% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     42526063     80.93%     90.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      4619095      8.79%     99.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       270871      0.52%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     52545861                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2564089     12.19%     12.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          519      0.00%     12.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect       130717      0.62%     12.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     18068070     85.90%     98.71% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          356      0.00%     98.71% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.71% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       270871      1.29%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      21034622                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          340      0.08%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       436837     99.87%     99.95% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          210      0.05%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       437387                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          340      0.08%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       436837     99.87%     99.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          210      0.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       437387                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1717230819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       401588                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       271151                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       130437                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          111                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       401699                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2826596                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2826592                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             523356                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2303236                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2303236                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        10295904                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          828268                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            593096                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1013513595                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.273454                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.068086                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       905606599     89.35%     89.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        50673232      5.00%     94.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        22140390      2.18%     96.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        10547439      1.04%     97.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         7704203      0.76%     98.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         2725839      0.27%     98.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2663978      0.26%     98.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1492621      0.15%     99.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         9959294      0.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1013513595                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      262294                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2303240                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           23      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    188520575     68.02%     68.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       746281      0.27%     68.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       262153      0.09%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1441790      0.52%     68.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       294913      0.11%     69.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt      1834496      0.66%     69.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      1835008      0.66%     70.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      1572864      0.57%     70.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          513      0.00%     70.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      2563915      0.93%     71.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     71.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           58      0.00%     71.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       284921      0.10%     71.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp        32869      0.01%     71.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     71.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       131650      0.05%     71.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        32768      0.01%     72.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        32768      0.01%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu           10      0.00%     72.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix         4608      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov        36864      0.01%     72.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP       524288      0.19%     72.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     43672590     15.76%     87.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     33322976     12.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    277148903                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       9959294                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            254655443                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              277148903                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      254509280                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        277002740                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  6.743352                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.148294                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           76995566                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         236336685                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         43672590                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        33060702                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          25093073                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           23      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    188520575     68.02%     68.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       746281      0.27%     68.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       262153      0.09%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      1441790      0.52%     68.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp       294913      0.11%     69.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      1834496      0.66%     69.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult      1835008      0.66%     70.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc      1572864      0.57%     70.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          513      0.00%     70.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc      2563915      0.93%     71.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     71.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           58      0.00%     71.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       284921      0.10%     71.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp        32869      0.01%     71.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     71.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       131650      0.05%     71.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     71.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        32768      0.01%     72.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        32768      0.01%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu           10      0.00%     72.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix         4608      0.00%     72.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov        36864      0.01%     72.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP       524288      0.19%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     43672590     15.76%     87.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     33322976     12.02%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    277148903                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     50032777                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     47458279                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      2574498                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     40581954                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      9450823                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2303240                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2303236                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                930502307                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              29264052                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  54167231                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                400540                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 826792                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             24125896                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   555                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              288665191                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2251                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           309334993                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                147128                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         50950939                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        71907063                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       33698657                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.180136                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      105837414                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     104394819                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     319313398                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    156886653                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         105605720                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     96035671                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      7832359                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads      5077046                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites        32787                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads      23189480                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites     16782962                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           26963778                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      57424308                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1654684                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                13133                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles       631254                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  30644302                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                826182                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1015160922                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.284957                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.321976                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                960274682     94.59%     94.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  5507693      0.54%     95.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  4176154      0.41%     95.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  5922787      0.58%     96.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4951332      0.49%     96.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  7602247      0.75%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  5466664      0.54%     97.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  3043041      0.30%     98.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 18216322      1.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1015160922                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             265606632                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.154671                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           52545861                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.030599                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    956264885                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    826792                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1328942                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    83962                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              287446021                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  601                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 46370316                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                34237430                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                829162                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      8877                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    55755                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         349518                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         168780                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       437587                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               606367                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                281559648                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               281544681                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 147911505                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 268019381                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.163953                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.551869                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                     1460772                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2697726                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   12                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              349518                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 914454                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               866075                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               33310416                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           43533048                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             64.086203                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            35.196484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1445698      3.32%      3.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              3900988      8.96%     12.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                28350      0.07%     12.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   31      0.00%     12.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59             18041563     41.44%     53.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              5697210     13.09%     66.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              4747346     10.91%     77.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              3778267      8.68%     86.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99              2453981      5.64%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            1390022      3.19%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             509136      1.17%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             483907      1.11%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             464984      1.07%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              93737      0.22%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              34933      0.08%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              94428      0.22%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              10792      0.02%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               4285      0.01%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1449      0.00%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1978      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                542      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                472      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1745      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1773      0.00%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1674      0.00%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               5034      0.01%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               5547      0.01%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               8567      0.02%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              24096      0.06%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           300513      0.69%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              651                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             43533048                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores          80607746                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1717230819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1717230819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1717230819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1717230819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1717230819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 826792                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                930978852                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1865994                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       24206438                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  54087461                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3195385                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              287493852                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                1262158                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    260                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  59754                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents         1068404                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           322188492                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   508474193                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                297423880                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 23196267                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups              2308709                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.matLookups                   566626                       # Number of matrix rename lookups (Count)
system.cpu.rename.committedMaps             311110880                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 11077612                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  641235                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 252                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   6478151                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned               154127461                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                       1290990255                       # The number of ROB reads (Count)
system.cpu.rob.writes                       576536947                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                254509280                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  277002740                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   221                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  30644301.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  41093719.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.007684002500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          8459                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          8459                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            166490106                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              129084                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     75614640                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    33357803                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   75614640                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  33357803                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 4013728                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               33220695                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.53                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       29.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                7663920                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                 524366                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                9863562                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3               17656077                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                8457426                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                 804988                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               30644301                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0               1497754                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    19                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               7897833                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              23857743                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                 69632                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                 34816                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     6                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 27633598                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 20168316                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  9963749                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  4318270                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                  2625257                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                  1554452                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                  1488263                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                  1414966                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                  1177172                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   530358                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                  319679                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   45563                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    6950                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                   62582                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                  110088                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                   28268                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                   26786                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                   29326                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                   26967                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                   47197                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                   15462                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                    3430                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                    2550                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                    1588                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                      63                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     266                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     360                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    5748                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    6922                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    7348                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    7613                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    7527                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    7633                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    8196                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    7684                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    7836                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    7968                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    7703                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    7759                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    7557                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    7570                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    7545                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    7546                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     151                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     158                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     148                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     112                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                      99                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                      89                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                      94                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                      97                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     576                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                    1235                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                    1117                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                    1207                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                    1093                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                    1137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                    1073                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                    1099                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                    1116                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                    1337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                    1101                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                    1469                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                    1103                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                     481                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                     103                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         8459                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     8464.461638                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean    1884.526821                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   12365.330594                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-4095          5135     60.70%     60.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-8191         1369     16.18%     76.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-12287           71      0.84%     77.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-16383          328      3.88%     81.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-20479           91      1.08%     82.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-24575           99      1.17%     83.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-28671          108      1.28%     85.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-32767          155      1.83%     86.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-36863          806      9.53%     96.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-40959          296      3.50%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::65536-69631            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           8459                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         8459                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.206407                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.182491                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.961275                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              8034     94.98%     94.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                11      0.13%     95.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                36      0.43%     95.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                91      1.08%     96.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               176      2.08%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                26      0.31%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                57      0.67%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                18      0.21%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 8      0.09%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                 1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29                 1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           8459                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                256878592                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               2311729165                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             226179654                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1346195944.90284991                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               131711853.46633357                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1717230798000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       15758.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   1961235264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    323553933                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data      1295261                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1142091815.672218084335                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 188416099.583174318075                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 754273.092276711599                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     30644301                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     44970339                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     33357803                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 791528609250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 1599805467000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 50651171886500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25829.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35574.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1518420.50                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   1961235200                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    350493901                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      2311729101                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   1961235200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   1961235200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    225130410                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    225130410                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      30644300                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      44970339                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         75614639                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     33095529                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        33095529                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1142091778                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       204104129                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1346195908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1142091778                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1142091778                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      131100844                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         131100844                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1142091778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      335204973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1477296752                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              71600912                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               137090                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       3285905                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       1286655                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       1478770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        500219                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       4040246                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5      11141557                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       4299170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       1819243                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        633461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       6427714                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10     19256109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      5934726                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      7232720                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      3126555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       761384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       376478                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4006                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          4208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          4200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          4060                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          4141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          4129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          4223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          4112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          7342                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         12123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        62462                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         4346                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         4268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4069                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         4593                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         4808                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             1048816976250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           358004560000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        2391334076250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14648.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33398.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             60051776                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              125149                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.29                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     11561067                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   397.128477                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   229.659993                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   377.696025                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      3618857     31.30%     31.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      2356983     20.39%     51.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      1081144      9.35%     61.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       575734      4.98%     66.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       557040      4.82%     70.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       564837      4.89%     75.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       257333      2.23%     77.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       133888      1.16%     79.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      2415251     20.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     11561067                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         4582458368                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         8773760                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2668.516263                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 5.109249                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    20.89                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                20.85                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1717230819000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      40019571480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      21270887715                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    198861602100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      172672380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 135556393440.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 769319490120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  11568643200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1176769260435                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    685.271454                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  21417027750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  57341960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1638471831250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      42526518300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      22603361550                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    312368909580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      542937420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 135556393440.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 755785391880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  22965778560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1292349290730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    752.577508                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  52577725500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  57341960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1607311133500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1717230819000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             75475085                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            75475097                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            33095525                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           33095525                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq             139542                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp            139542                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             13                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq               262274                       # Transaction distribution (Count)
system.membus.transDist::SwapResp              262274                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     61288601                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port    156656284                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               217944885                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   1961235200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    577722799                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2538957999                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          108972443                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                108972443    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            108972443                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1717230819000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy        142365080000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy       162784428243                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       141004346842                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
