vhdl work "C:\Users\082190011\Documents\GitHub\ResSegMux7SegPlusUCFD\ResSegMux7SegPlusUCFDProj\reg4bits.vhd"
vhdl work "C:\Users\082190011\Documents\GitHub\ResSegMux7SegPlusUCFD\ResSegMux7SegPlusUCFDProj\mux2x4.vhd"
vhdl work "C:\Users\082190011\Documents\GitHub\ResSegMux7SegPlusUCFD\ResSegMux7SegPlusUCFDProj\decoder7seg.vhd"
vhdl work "C:\Users\082190011\Documents\GitHub\ResSegMux7SegPlusUCFD\ResSegMux7SegPlusUCFDProj\UC_MUX.vhd"
vhdl work "C:\Users\082190011\Documents\GitHub\ResSegMux7SegPlusUCFD\ResSegMux7SegPlusUCFDProj\regmux7seg.vhd"
vhdl work "C:\Users\082190011\Documents\GitHub\ResSegMux7SegPlusUCFD\ResSegMux7SegPlusUCFDProj\SD_MUX.vhd"
