{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1529536392859 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_cam_impl4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"digital_cam_impl4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529536392986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529536393057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529536393057 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll4 " "RST port on the PLL is not properly connected on instance my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1529536393237 ""}  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v" 108 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1529536393237 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1529536393271 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529536394183 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529536394222 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529536394673 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1529536394919 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 100 " "No exact pin location assignment(s) for 4 pins of 100 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1529536395302 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1529536411391 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1529536411691 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1529536411691 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 35 global CLKCTRL_G7 " "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 35 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1529536411897 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 1225 global CLKCTRL_G0 " "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 with 1225 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1529536411897 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 96 global CLKCTRL_G3 " "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 with 96 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1529536411897 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1529536411897 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ov7670_pclk~inputCLKENA0 50 global CLKCTRL_G4 " "ov7670_pclk~inputCLKENA0 with 50 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1529536411897 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1529536411897 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529536411898 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1529536414017 ""}
{ "Info" "ISTA_SDC_FOUND" "digital_cam_impl4.sdc " "Reading SDC File: 'digital_cam_impl4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1529536414029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 13 DRAM_CLK port " "Ignored filter at digital_cam_impl4.sdc(13): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529536414061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529536414061 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 15 AUD_XCK port " "Ignored filter at digital_cam_impl4.sdc(15): AUD_XCK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529536414062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529536414062 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 16 AUD_BCLK port " "Ignored filter at digital_cam_impl4.sdc(16): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529536414062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529536414063 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Time value \"1.536 MH\" is not valid " "Ignored create_clock at digital_cam_impl4.sdc(16): Time value \"1.536 MH\" is not valid" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Option -period: Invalid clock period " "Ignored create_clock at digital_cam_impl4.sdc(16): Option -period: Invalid clock period" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 27 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at digital_cam_impl4.sdc(27): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529536414064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 27 Argument <targets> is not an object ID " "Ignored create_clock at digital_cam_impl4.sdc(27): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529536414064 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 28 altera_reserved_tdi port " "Ignored filter at digital_cam_impl4.sdc(28): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529536414064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 28 altera_reserved_tck clock " "Ignored filter at digital_cam_impl4.sdc(28): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529536414065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 28 Argument <targets> is an empty collection " "Ignored set_input_delay at digital_cam_impl4.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529536414065 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 28 Argument -clock is not an object ID " "Ignored set_input_delay at digital_cam_impl4.sdc(28): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 29 altera_reserved_tms port " "Ignored filter at digital_cam_impl4.sdc(29): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529536414066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at digital_cam_impl4.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529536414066 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at digital_cam_impl4.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 30 altera_reserved_tdo port " "Ignored filter at digital_cam_impl4.sdc(30): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529536414066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 30 Argument <targets> is an empty collection " "Ignored set_output_delay at digital_cam_impl4.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529536414067 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 30 Argument -clock is not an object ID " "Ignored set_output_delay at digital_cam_impl4.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414067 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529536414069 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529536414069 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529536414069 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529536414069 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1529536414069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1529536414069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 72 Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at digital_cam_impl4.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports vga_blank_n\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports vga_blank_n\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529536414070 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 72 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 73 Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at digital_cam_impl4.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports vga_blank_n\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports vga_blank_n\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529536414070 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529536414070 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529536414108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529536414108 "|digital_cam_impl4|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] do_edge_detection:Inst_edge_detection\|clk_div2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] is being clocked by do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529536414109 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529536414109 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529536414109 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529536414109 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529536414110 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529536414110 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529536414118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529536414118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529536414118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529536414118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529536414118 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1529536414118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1529536414221 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col1 " "Virtual clock ov7670_pclk_col1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1529536414225 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1529536414226 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529536414226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529536414226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529536414226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529536414226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529536414226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  10.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529536414226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " "  40.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529536414226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " "  20.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529536414226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 ov7670_pclk_col1 " "  33.333 ov7670_pclk_col1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529536414226 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1529536414226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529536414539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529536414543 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529536414551 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529536414557 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529536414557 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529536414562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529536415641 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 I/O output buffer " "Packed 24 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1529536415649 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529536415649 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529536416175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529536427740 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1529536430012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:39 " "Fitter placement preparation operations ending: elapsed time is 00:00:39" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529536466477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529536527893 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529536616631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:29 " "Fitter placement operations ending: elapsed time is 00:01:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529536616631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529536624192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1529536677231 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529536677231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1529536746962 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529536746962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:53 " "Fitter routing operations ending: elapsed time is 00:01:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529536746971 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 57.73 " "Total time spent on timing analysis during the Fitter is 57.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1529536762119 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529536762407 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529536778839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529536778847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529536794272 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:56 " "Fitter post-fit operations ending: elapsed time is 00:00:56" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529536818966 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/digital_cam_impl4.fit.smsg " "Generated suppressed messages file C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/digital_cam_impl4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529536820428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6725 " "Peak virtual memory: 6725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529536824673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 01:20:24 2018 " "Processing ended: Thu Jun 21 01:20:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529536824673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:13 " "Elapsed time: 00:07:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529536824673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:16 " "Total CPU time (on all processors): 00:12:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529536824673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529536824673 ""}
