<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › alchemy › devboards › bcsr.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>bcsr.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * bcsr.h -- Db1xxx/Pb1xxx Devboard CPLD registers (&quot;BCSR&quot;) abstraction.</span>
<span class="cm"> *</span>
<span class="cm"> * All Alchemy development boards (except, of course, the weird PB1000)</span>
<span class="cm"> * have a few registers in a CPLD with standardised layout; they mostly</span>
<span class="cm"> * only differ in base address.</span>
<span class="cm"> * All registers are 16bits wide with 32bit spacing.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;asm/addrspace.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/mach-db1x00/bcsr.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">bcsr_reg</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">raddr</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
<span class="p">}</span> <span class="n">bcsr_regs</span><span class="p">[</span><span class="n">BCSR_CNT</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bcsr_virt</span><span class="p">;</span>	<span class="cm">/* KSEG1 addr of BCSR base */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">bcsr_csc_base</span><span class="p">;</span>	<span class="cm">/* linux-irq of first cascaded irq */</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">bcsr_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bcsr1_phys</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bcsr2_phys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">bcsr1_phys</span> <span class="o">=</span> <span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">CPHYSADDR</span><span class="p">(</span><span class="n">bcsr1_phys</span><span class="p">));</span>
	<span class="n">bcsr2_phys</span> <span class="o">=</span> <span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">CPHYSADDR</span><span class="p">(</span><span class="n">bcsr2_phys</span><span class="p">));</span>

	<span class="n">bcsr_virt</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">bcsr1_phys</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">BCSR_CNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">BCSR_HEXLEDS</span><span class="p">)</span>
			<span class="n">bcsr_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">raddr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">bcsr2_phys</span> <span class="o">+</span>
					<span class="p">(</span><span class="mh">0x04</span> <span class="o">*</span> <span class="p">(</span><span class="n">i</span> <span class="o">-</span> <span class="n">BCSR_HEXLEDS</span><span class="p">));</span>
		<span class="k">else</span>
			<span class="n">bcsr_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">raddr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">bcsr1_phys</span> <span class="o">+</span>
					<span class="p">(</span><span class="mh">0x04</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>

		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcsr_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">short</span> <span class="nf">bcsr_read</span><span class="p">(</span><span class="k">enum</span> <span class="n">bcsr_id</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcsr_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">bcsr_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">raddr</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcsr_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">bcsr_read</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">bcsr_write</span><span class="p">(</span><span class="k">enum</span> <span class="n">bcsr_id</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcsr_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">bcsr_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">raddr</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcsr_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">bcsr_write</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">bcsr_mod</span><span class="p">(</span><span class="k">enum</span> <span class="n">bcsr_id</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">clr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcsr_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">bcsr_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">raddr</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">clr</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">|=</span> <span class="n">set</span><span class="p">;</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">bcsr_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">raddr</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcsr_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">].</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">bcsr_mod</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * DB1200/PB1200 CPLD IRQ muxer</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcsr_csc_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">bisr</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">bcsr_virt</span> <span class="o">+</span> <span class="n">BCSR_REG_INTSTAT</span><span class="p">);</span>

	<span class="n">disable_irq_nosync</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span> <span class="p">;</span> <span class="n">bisr</span><span class="p">;</span> <span class="n">bisr</span> <span class="o">&amp;=</span> <span class="n">bisr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">bcsr_csc_base</span> <span class="o">+</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">bisr</span><span class="p">));</span>

	<span class="n">enable_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcsr_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">v</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">bcsr_csc_base</span><span class="p">);</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">bcsr_virt</span> <span class="o">+</span> <span class="n">BCSR_REG_MASKCLR</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcsr_irq_maskack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">v</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">bcsr_csc_base</span><span class="p">);</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">bcsr_virt</span> <span class="o">+</span> <span class="n">BCSR_REG_MASKCLR</span><span class="p">);</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">bcsr_virt</span> <span class="o">+</span> <span class="n">BCSR_REG_INTSTAT</span><span class="p">);</span>	<span class="cm">/* ack */</span>
	<span class="n">wmb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcsr_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">v</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">bcsr_csc_base</span><span class="p">);</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">bcsr_virt</span> <span class="o">+</span> <span class="n">BCSR_REG_MASKSET</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">bcsr_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;CPLD&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">bcsr_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">bcsr_irq_maskack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">bcsr_irq_unmask</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">bcsr_init_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">csc_start</span><span class="p">,</span> <span class="kt">int</span> <span class="n">csc_end</span><span class="p">,</span> <span class="kt">int</span> <span class="n">hook_irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="cm">/* mask &amp; enable &amp; ack all */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="mh">0xffff</span><span class="p">,</span> <span class="n">bcsr_virt</span> <span class="o">+</span> <span class="n">BCSR_REG_MASKCLR</span><span class="p">);</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="mh">0xffff</span><span class="p">,</span> <span class="n">bcsr_virt</span> <span class="o">+</span> <span class="n">BCSR_REG_INTSET</span><span class="p">);</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="mh">0xffff</span><span class="p">,</span> <span class="n">bcsr_virt</span> <span class="o">+</span> <span class="n">BCSR_REG_INTSTAT</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>

	<span class="n">bcsr_csc_base</span> <span class="o">=</span> <span class="n">csc_start</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">csc_start</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">csc_end</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bcsr_irq_type</span><span class="p">,</span>
					      <span class="n">handle_level_irq</span><span class="p">,</span> <span class="s">&quot;level&quot;</span><span class="p">);</span>

	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">hook_irq</span><span class="p">,</span> <span class="n">bcsr_csc_handler</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
