#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Nov 15 15:03:28 2018
# Process ID: 2736
# Current directory: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/impl_1/top.vdi
# Journal file: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_clock_converter_0_0/control_sub_axi_clock_converter_0_0.dcp' for cell 'control_sub_i/dma_sub/axi_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_dwidth_dma_rx_0/control_sub_axis_dwidth_dma_rx_0.dcp' for cell 'control_sub_i/dma_sub/axis_dwidth_dma_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_dwidth_dma_tx_0/control_sub_axis_dwidth_dma_tx_0.dcp' for cell 'control_sub_i/dma_sub/axis_dwidth_dma_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_rx_0/control_sub_axis_fifo_10g_rx_0.dcp' for cell 'control_sub_i/dma_sub/axis_fifo_10g_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_tx_0/control_sub_axis_fifo_10g_tx_0.dcp' for cell 'control_sub_i/dma_sub/axis_fifo_10g_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/control_sub_nf_riffa_dma_1_0.dcp' for cell 'control_sub_i/dma_sub/nf_riffa_dma_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_pcie3_7x_1_0/control_sub_pcie3_7x_1_0.dcp' for cell 'control_sub_i/dma_sub/pcie3_7x_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_pcie_reset_inv_0/control_sub_pcie_reset_inv_0.dcp' for cell 'control_sub_i/dma_sub/pcie_reset_inv'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_s00_mmu_0/control_sub_s00_mmu_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_xbar_0/control_sub_xbar_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m00_data_fifo_0/control_sub_m00_data_fifo_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m01_data_fifo_0/control_sub_m01_data_fifo_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/m01_couplers/m01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m02_data_fifo_0/control_sub_m02_data_fifo_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/m02_couplers/m02_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m03_data_fifo_0/control_sub_m03_data_fifo_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/m03_couplers/m03_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m04_data_fifo_0/control_sub_m04_data_fifo_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/m04_couplers/m04_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m05_data_fifo_0/control_sub_m05_data_fifo_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/m05_couplers/m05_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m06_data_fifo_0/control_sub_m06_data_fifo_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/m06_couplers/m06_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m07_data_fifo_0/control_sub_m07_data_fifo_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/m07_couplers/m07_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m08_data_fifo_0/control_sub_m08_data_fifo_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/m08_couplers/m08_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_auto_cc_0/control_sub_auto_cc_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_s00_data_fifo_0/control_sub_s00_data_fifo_0.dcp' for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_iic_0_0/control_sub_axi_iic_0_0.dcp' for cell 'control_sub_i/nf_mbsys/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_uartlite_0_0/control_sub_axi_uartlite_0_0.dcp' for cell 'control_sub_i/nf_mbsys/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_clk_wiz_1_0/control_sub_clk_wiz_1_0.dcp' for cell 'control_sub_i/nf_mbsys/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_mdm_1_0/control_sub_mdm_1_0.dcp' for cell 'control_sub_i/nf_mbsys/mbsys/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_0/control_sub_microblaze_0_0.dcp' for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_axi_intc_0/control_sub_microblaze_0_axi_intc_0.dcp' for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_xlconcat_0/control_sub_microblaze_0_xlconcat_0.dcp' for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_rst_clk_wiz_1_100M_0/control_sub_rst_clk_wiz_1_100M_0.dcp' for cell 'control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_xbar_1/control_sub_xbar_1.dcp' for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_dlmb_bram_if_cntlr_0/control_sub_dlmb_bram_if_cntlr_0.dcp' for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_dlmb_v10_0/control_sub_dlmb_v10_0.dcp' for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_ilmb_bram_if_cntlr_0/control_sub_ilmb_bram_if_cntlr_0.dcp' for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_ilmb_v10_0/control_sub_ilmb_v10_0.dcp' for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_lmb_bram_0/control_sub_lmb_bram_0.dcp' for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/result_fifo/result_fifo.dcp' for cell 'nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/result_fifo_0'
INFO: [Netlist 29-17] Analyzing 2110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_rx_0/control_sub_axis_fifo_10g_rx_0/control_sub_axis_fifo_10g_rx_0.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_rx/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_rx_0/control_sub_axis_fifo_10g_rx_0/control_sub_axis_fifo_10g_rx_0.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_rx/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_tx_0/control_sub_axis_fifo_10g_tx_0/control_sub_axis_fifo_10g_tx_0.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_tx/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_tx_0/control_sub_axis_fifo_10g_tx_0/control_sub_axis_fifo_10g_tx_0.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_tx/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_pcie3_7x_1_0/source/control_sub_pcie3_7x_1_0-PCIE_X0Y1.xdc] for cell 'control_sub_i/dma_sub/pcie3_7x_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_pcie3_7x_1_0/source/control_sub_pcie3_7x_1_0-PCIE_X0Y1.xdc:124]
INFO: [Timing 38-2] Deriving generated clocks [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_pcie3_7x_1_0/source/control_sub_pcie3_7x_1_0-PCIE_X0Y1.xdc:124]
create_generated_clock: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2650.859 ; gain = 821.281 ; free physical = 55775 ; free virtual = 125999
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_pcie3_7x_1_0/source/control_sub_pcie3_7x_1_0-PCIE_X0Y1.xdc] for cell 'control_sub_i/dma_sub/pcie3_7x_1/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_iic_0_0/control_sub_axi_iic_0_0_board.xdc] for cell 'control_sub_i/nf_mbsys/axi_iic_0/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_iic_0_0/control_sub_axi_iic_0_0_board.xdc] for cell 'control_sub_i/nf_mbsys/axi_iic_0/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_uartlite_0_0/control_sub_axi_uartlite_0_0_board.xdc] for cell 'control_sub_i/nf_mbsys/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_uartlite_0_0/control_sub_axi_uartlite_0_0_board.xdc] for cell 'control_sub_i/nf_mbsys/axi_uartlite_0/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_uartlite_0_0/control_sub_axi_uartlite_0_0.xdc] for cell 'control_sub_i/nf_mbsys/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_uartlite_0_0/control_sub_axi_uartlite_0_0.xdc] for cell 'control_sub_i/nf_mbsys/axi_uartlite_0/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_clk_wiz_1_0/control_sub_clk_wiz_1_0_board.xdc] for cell 'control_sub_i/nf_mbsys/clk_wiz_1/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_clk_wiz_1_0/control_sub_clk_wiz_1_0_board.xdc] for cell 'control_sub_i/nf_mbsys/clk_wiz_1/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_clk_wiz_1_0/control_sub_clk_wiz_1_0.xdc] for cell 'control_sub_i/nf_mbsys/clk_wiz_1/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_clk_wiz_1_0/control_sub_clk_wiz_1_0.xdc] for cell 'control_sub_i/nf_mbsys/clk_wiz_1/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_mdm_1_0/control_sub_mdm_1_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/mdm_1/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_mdm_1_0/control_sub_mdm_1_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/mdm_1/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_0/control_sub_microblaze_0_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_0/control_sub_microblaze_0_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_axi_intc_0/control_sub_microblaze_0_axi_intc_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_axi_intc_0/control_sub_microblaze_0_axi_intc_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_dlmb_v10_0/control_sub_dlmb_v10_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_dlmb_v10_0/control_sub_dlmb_v10_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_ilmb_v10_0/control_sub_ilmb_v10_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_ilmb_v10_0/control_sub_ilmb_v10_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_rst_clk_wiz_1_100M_0/control_sub_rst_clk_wiz_1_100M_0_board.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_rst_clk_wiz_1_100M_0/control_sub_rst_clk_wiz_1_100M_0_board.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_rst_clk_wiz_1_100M_0/control_sub_rst_clk_wiz_1_100M_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_rst_clk_wiz_1_100M_0/control_sub_rst_clk_wiz_1_100M_0.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc:57]
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip_board.xdc] for cell 'proc_sys_reset_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip_board.xdc] for cell 'proc_sys_reset_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip.xdc] for cell 'proc_sys_reset_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip.xdc] for cell 'proc_sys_reset_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/result_fifo/result_fifo/result_fifo.xdc] for cell 'nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/result_fifo_0/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/result_fifo/result_fifo/result_fifo.xdc] for cell 'nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/result_fifo_0/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/result_fifo/result_fifo/result_fifo.xdc] for cell 'nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/result_fifo_0/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/result_fifo/result_fifo/result_fifo.xdc] for cell 'nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/result_fifo_0/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/lib/my_hw/std/constraints/generic_bit.xdc]
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/lib/my_hw/std/constraints/generic_bit.xdc]
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_general.xdc]
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_general.xdc]
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc]
WARNING: [Constraints 18-619] A clock with name 'xphy_refclk_p' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:92]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:114]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:115]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:116]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:117]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:118]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:119]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:120]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:121]
INFO: [Timing 38-2] Deriving generated clocks [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:149]
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_xbar_0/control_sub_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_dwidth_dma_tx_0/control_sub_axis_dwidth_dma_tx_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_dwidth_dma_rx_0/control_sub_axis_dwidth_dma_rx_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_rx_0/control_sub_axis_fifo_10g_rx_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_tx_0/control_sub_axis_fifo_10g_tx_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/control_sub_nf_riffa_dma_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_clock_converter_0_0/control_sub_axi_clock_converter_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_pcie3_7x_1_0/control_sub_pcie3_7x_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_iic_0_0/control_sub_axi_iic_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_uartlite_0_0/control_sub_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_clk_wiz_1_0/control_sub_clk_wiz_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_mdm_1_0/control_sub_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_0/control_sub_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_axi_intc_0/control_sub_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_xbar_1/control_sub_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_dlmb_bram_if_cntlr_0/control_sub_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_dlmb_v10_0/control_sub_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_ilmb_bram_if_cntlr_0/control_sub_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_ilmb_v10_0/control_sub_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_lmb_bram_0/control_sub_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_rst_clk_wiz_1_100M_0/control_sub_rst_clk_wiz_1_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_s00_data_fifo_0/control_sub_s00_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m00_data_fifo_0/control_sub_m00_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m01_data_fifo_0/control_sub_m01_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m02_data_fifo_0/control_sub_m02_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m03_data_fifo_0/control_sub_m03_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m04_data_fifo_0/control_sub_m04_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m05_data_fifo_0/control_sub_m05_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m06_data_fifo_0/control_sub_m06_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m07_data_fifo_0/control_sub_m07_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_m08_data_fifo_0/control_sub_m08_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_auto_cc_0/control_sub_auto_cc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_s00_mmu_0/control_sub_s00_mmu_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/result_fifo/result_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/result_fifo/result_fifo.dcp'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_rx_0/control_sub_axis_fifo_10g_rx_0/control_sub_axis_fifo_10g_rx_0_clocks.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_rx/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_rx_0/control_sub_axis_fifo_10g_rx_0/control_sub_axis_fifo_10g_rx_0_clocks.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_rx/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_tx_0/control_sub_axis_fifo_10g_tx_0/control_sub_axis_fifo_10g_tx_0_clocks.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_tx/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axis_fifo_10g_tx_0/control_sub_axis_fifo_10g_tx_0/control_sub_axis_fifo_10g_tx_0_clocks.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_tx/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_clock_converter_0_0/control_sub_axi_clock_converter_0_0_clocks.xdc] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_axi_clock_converter_0_0/control_sub_axi_clock_converter_0_0_clocks.xdc] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_clk_wiz_1_0/control_sub_clk_wiz_1_0_late.xdc] for cell 'control_sub_i/nf_mbsys/clk_wiz_1/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_clk_wiz_1_0/control_sub_clk_wiz_1_0_late.xdc] for cell 'control_sub_i/nf_mbsys/clk_wiz_1/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_axi_intc_0/control_sub_microblaze_0_axi_intc_0_clocks.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_axi_intc_0/control_sub_microblaze_0_axi_intc_0_clocks.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_auto_cc_0/control_sub_auto_cc_0_clocks.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_auto_cc_0/control_sub_auto_cc_0_clocks.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_late.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_late.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 472 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 36 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 335 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 9 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

link_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2925.133 ; gain = 1912.160 ; free physical = 55573 ; free virtual = 125692
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in -411 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2989.164 ; gain = 64.027 ; free physical = 55573 ; free virtual = 125692
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 18329b00f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 25 inverter(s) to 175 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13b1f5ddb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2989.164 ; gain = 0.000 ; free physical = 55568 ; free virtual = 125687

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 56 load pin(s).
INFO: [Opt 31-10] Eliminated 7999 cells.
Phase 2 Constant propagation | Checksum: fb9d3d44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2989.164 ; gain = 0.000 ; free physical = 55568 ; free virtual = 125687

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 20516 unconnected nets.
INFO: [Opt 31-11] Eliminated 21985 unconnected cells.
Phase 3 Sweep | Checksum: 1846cd946

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2989.164 ; gain = 0.000 ; free physical = 55568 ; free virtual = 125687

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 6 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 118ba9228

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2989.164 ; gain = 0.000 ; free physical = 55568 ; free virtual = 125687

Phase 5 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 24 cells.
Phase 5 Constant propagation | Checksum: 1fa075297

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2989.164 ; gain = 0.000 ; free physical = 55568 ; free virtual = 125687

Phase 6 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 6 Sweep | Checksum: 1fa075297

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2989.164 ; gain = 0.000 ; free physical = 55568 ; free virtual = 125687

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2989.164 ; gain = 0.000 ; free physical = 55568 ; free virtual = 125687
Ending Logic Optimization Task | Checksum: 1fa075297

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2989.164 ; gain = 0.000 ; free physical = 55568 ; free virtual = 125687

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 152 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 13 WE to EN ports
Number of BRAM Ports augmented: 36 newly gated: 88 Total Ports: 304
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 1a121ca8b

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55114 ; free virtual = 125233
Ending Power Optimization Task | Checksum: 1a121ca8b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3575.266 ; gain = 586.102 ; free physical = 55114 ; free virtual = 125233
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 3575.266 ; gain = 650.133 ; free physical = 55114 ; free virtual = 125233
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55108 ; free virtual = 125233
INFO: [Common 17-1381] The checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55093 ; free virtual = 125233
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/impl_1/top_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55092 ; free virtual = 125232
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in -411 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0/ADDRARDADDR[11] (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/wWrPtr[6]) which is driven by a register (control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0/ADDRARDADDR[12] (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/wWrPtr[7]) which is driven by a register (control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0/ADDRARDADDR[13] (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/wWrPtr[8]) which is driven by a register (control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0/ADDRARDADDR[14] (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/wWrPtr[9]) which is driven by a register (control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_7 has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_7/ENARDEN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_0_i_1__0_n_0) which is driven by a register (control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[10] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[5]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[10] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[5]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[10] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[5]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[10] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[5]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[11] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[6]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[11] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[6]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[11] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[6]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[11] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[6]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[12] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[7]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[12] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[7]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[12] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[7]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[12] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[7]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[13] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[8]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[13] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[8]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[13] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[8]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[13] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[8]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[9] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[4]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[9] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[4]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[9] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[4]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings, 4 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55093 ; free virtual = 125233
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55091 ; free virtual = 125231

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-139] Unroutable Placement! A GT / MMCM component pair is not placed in a routable site pair. The GT component can use the dedicated path between the GT and the MMCM if both are placed in the same clock region. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i (GTHE2_CHANNEL.TXOUTCLK) is locked to GTHE2_CHANNEL_X1Y23
	control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y0
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12150b737

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55091 ; free virtual = 125231

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 136a25fa3

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55085 ; free virtual = 125225

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 136a25fa3

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55085 ; free virtual = 125225
Phase 1 Placer Initialization | Checksum: 136a25fa3

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55085 ; free virtual = 125225

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bf368a3e

Time (s): cpu = 00:02:48 ; elapsed = 00:01:13 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55162 ; free virtual = 125302

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bf368a3e

Time (s): cpu = 00:02:50 ; elapsed = 00:01:13 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55162 ; free virtual = 125302

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c9ad7f6d

Time (s): cpu = 00:03:09 ; elapsed = 00:01:22 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55161 ; free virtual = 125301

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17140e59c

Time (s): cpu = 00:03:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55161 ; free virtual = 125301

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bbb21dd2

Time (s): cpu = 00:03:11 ; elapsed = 00:01:23 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55161 ; free virtual = 125301

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: f67086c7

Time (s): cpu = 00:03:17 ; elapsed = 00:01:25 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55161 ; free virtual = 125301

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: b5923494

Time (s): cpu = 00:03:19 ; elapsed = 00:01:26 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55161 ; free virtual = 125300

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 13692ba75

Time (s): cpu = 00:03:38 ; elapsed = 00:01:43 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55135 ; free virtual = 125275

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11336653d

Time (s): cpu = 00:03:40 ; elapsed = 00:01:45 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55135 ; free virtual = 125275

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 151e1e99a

Time (s): cpu = 00:03:41 ; elapsed = 00:01:46 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55135 ; free virtual = 125275

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 118be4e01

Time (s): cpu = 00:03:52 ; elapsed = 00:01:50 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55135 ; free virtual = 125275
Phase 3 Detail Placement | Checksum: 118be4e01

Time (s): cpu = 00:03:54 ; elapsed = 00:01:50 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55135 ; free virtual = 125275

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.557. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1de206dc7

Time (s): cpu = 00:05:59 ; elapsed = 00:03:39 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55095 ; free virtual = 125235
Phase 4.1 Post Commit Optimization | Checksum: 1de206dc7

Time (s): cpu = 00:06:00 ; elapsed = 00:03:40 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55095 ; free virtual = 125235

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1de206dc7

Time (s): cpu = 00:06:01 ; elapsed = 00:03:40 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55095 ; free virtual = 125235

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1de206dc7

Time (s): cpu = 00:06:02 ; elapsed = 00:03:41 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55095 ; free virtual = 125235

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a43fc22a

Time (s): cpu = 00:06:02 ; elapsed = 00:03:41 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55095 ; free virtual = 125235
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a43fc22a

Time (s): cpu = 00:06:02 ; elapsed = 00:03:41 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55095 ; free virtual = 125235
Ending Placer Task | Checksum: bfc26502

Time (s): cpu = 00:06:03 ; elapsed = 00:03:41 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55095 ; free virtual = 125235
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:14 ; elapsed = 00:03:48 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55095 ; free virtual = 125235
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 54968 ; free virtual = 125232
INFO: [Common 17-1381] The checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55064 ; free virtual = 125234
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55064 ; free virtual = 125235
report_utilization: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55065 ; free virtual = 125235
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55063 ; free virtual = 125234
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in -411 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55064 ; free virtual = 125235

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 23cb2456d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55064 ; free virtual = 125235
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.557 | TNS=-1140.008 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]. Replicated 4 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 4 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.557 | TNS=-1139.626 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55061 ; free virtual = 125232
Phase 2 Fanout Optimization | Checksum: 158624244

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55061 ; free virtual = 125232

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[15].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S16_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[15].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S16_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_5__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[14].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[8].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_8
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S20_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[3].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[5].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[12].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_4
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[14].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_26
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[14].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[3].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[4].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[14].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S24_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[5].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_5__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[12].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_4
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[4].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[3].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[8].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_8
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[5].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[10].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_6
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[9].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_7
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[10].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_6
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[4].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[9].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[9].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_7
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S20_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[3].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[5].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[5]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S18_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[2].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[4].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[7].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[17].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[17]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[5].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[21].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[21]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S18_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[2].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[7].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[7]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[19].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[19]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[6].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[16].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_24
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[16].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S24_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[5].CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[12].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[12].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_28
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.557 | TNS=-1139.705 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55061 ; free virtual = 125232
Phase 3 Placement Based Optimization | Checksum: 148f353dd

Time (s): cpu = 00:01:06 ; elapsed = 00:00:17 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55061 ; free virtual = 125232

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 32 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[4] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[6] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[9] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[14] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[21]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[21] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[19]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2_n_1. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/s_axis_a_tdata[2] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[13]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[13] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[21]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[5]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[5] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[8]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[17]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[8]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/mant_norm[12]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[20] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[17]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[17] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[14] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2_n_1. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/s_axis_a_tdata[3] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 13 nets. Created 11 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.557 | TNS=-1140.389 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232
Phase 4 Rewire | Checksum: 20a8265db

Time (s): cpu = 00:01:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]. Replicated 3 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9]. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[7]. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[2]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 12 nets. Created 23 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.422 | TNS=-1128.917 |
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125231
Phase 5 Critical Cell Optimization | Checksum: 23d93ab91

Time (s): cpu = 00:02:08 ; elapsed = 00:00:37 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125231

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 4 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.422 | TNS=-1139.404 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125231
Phase 6 Fanout Optimization | Checksum: 1cbff3767

Time (s): cpu = 00:02:14 ; elapsed = 00:00:40 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125231

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[15].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S16_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[18].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/Q[18].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[7].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_9
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S16_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[19].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[19]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[3].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_13
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[8].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_8
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[14].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_26
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/Q[14].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[5].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[5].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_35
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_5__0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[18].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[18].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[11].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_29
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[19].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_21
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[19].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/mant_norm[23].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[0].LSB_i_2
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].MSB__0.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].MSB
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_1.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_INST_0_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[15].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S16_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[16].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_24
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[2]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[5].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[14].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[18].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[19].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_21
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[19].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[13].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[13].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_27__0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[6].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_34
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_5__0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[21].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[21]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[12].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_4
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[10].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_30
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]_repN_1.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD_replica_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[15].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_25
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[17].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_23
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[12].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_28
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_5__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[2].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_38
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[14].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_2
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[3].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_37
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[22].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_18
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/Q[22].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/Q[5].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[17].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_27__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[16].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_24
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[5].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[5].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_35
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[8].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_8
INFO: [Physopt 32-661] Optimized 35 nets.  Re-placed 35 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.410 | TNS=-1136.851 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55059 ; free virtual = 125231
Phase 7 Placement Based Optimization | Checksum: 1c37662fd

Time (s): cpu = 00:02:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55059 ; free virtual = 125231

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 27 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10]_repN_1. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[10] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[6] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[19]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[21]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[8]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[8]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[8] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[17]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[7]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[7] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[7]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[19]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[19] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 5 nets. Created 4 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125231
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.410 | TNS=-1137.220 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125231
Phase 8 Rewire | Checksum: 1cc73264f

Time (s): cpu = 00:03:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125231

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[18]. Net driver nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22 was replaced.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/Q[18]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[16]. Net driver nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_24 was replaced.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/Q[10]. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[4]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[7]. Net driver nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] was replaced.
INFO: [Physopt 32-601] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/Q[12]. Net driver nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] was replaced.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[11]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 12 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.410 | TNS=-1137.248 |
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125231
Phase 9 Critical Cell Optimization | Checksum: 1c08e9607

Time (s): cpu = 00:03:29 ; elapsed = 00:01:02 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125231

Phase 10 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]_repN_5. Replicated 2 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 4 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.410 | TNS=-1137.248 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125231
Phase 10 Fanout Optimization | Checksum: 13032f24a

Time (s): cpu = 00:03:35 ; elapsed = 00:01:04 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125231

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[15].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S16_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_INST_0_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[15].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S16_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN_1.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_replica_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[11].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_29
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[2]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]_INST_0_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[5].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[14].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_5__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[12].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_4
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_5__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[3].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_37
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[14].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_39
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[8].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_8
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[17].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_23
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[17].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S20_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[3].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10]_INST_0_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[22].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[22]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[11].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[8].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_8
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[5].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[10].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_6
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[9].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_7
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[16].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_24
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[16].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[22].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_18
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[21].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_19
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[21].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15]_INST_0_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[4].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[0].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/Q[11].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_40
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16]_INST_0_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/Q[0].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[9].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[4].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_36
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[4].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[12].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_4
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[11].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_29
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[11].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[22].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[11].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[0]_repN.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_replica
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[12].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[12].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_28
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[19].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_21
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/Q[19].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9]_INST_0_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[4].di_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0_rewire
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[9].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1_rewire
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]_INST_0_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S20_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[3].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[5].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[5]_INST_0
INFO: [Physopt 32-661] Optimized 16 nets.  Re-placed 16 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.410 | TNS=-1137.248 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232
Phase 11 Placement Based Optimization | Checksum: 199bdf463

Time (s): cpu = 00:04:04 ; elapsed = 00:01:11 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 9 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18]. Rewired (signal push) nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/P[18] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[19]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1]_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 1 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.410 | TNS=-1137.422 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232
Phase 12 Rewire | Checksum: 21139da38

Time (s): cpu = 00:04:15 ; elapsed = 00:01:15 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[22]. Net driver nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_18 was replaced.
INFO: [Physopt 32-601] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/Q[22]. Net driver nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22] was replaced.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[2]. Replicated 4 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[27]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[29]. Replicated 1 times.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[13]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 11 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.410 | TNS=-1137.299 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232
Phase 13 Critical Cell Optimization | Checksum: 1fcf0cbad

Time (s): cpu = 00:04:49 ; elapsed = 00:01:26 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 1fcf0cbad

Time (s): cpu = 00:04:49 ; elapsed = 00:01:26 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232

Phase 15 BRAM Register Optimization
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_input/posRam/rRAM_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rams[2].ram/rRAM_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rams[3].ram/rRAM_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_3 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_4 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_5 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_6 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_7 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/u_ram port B has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip packing
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 15 BRAM Register Optimization | Checksum: 1fcf0cbad

Time (s): cpu = 00:04:50 ; elapsed = 00:01:26 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: 1fcf0cbad

Time (s): cpu = 00:04:50 ; elapsed = 00:01:27 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 1fcf0cbad

Time (s): cpu = 00:04:50 ; elapsed = 00:01:27 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232

Phase 18 BRAM Register Optimization
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_input/posRam/rRAM_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rams[2].ram/rRAM_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rams[3].ram/rRAM_reg port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_0 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_1 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_2 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_3 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_4 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_5 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_6 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_7 port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/u_ram port B has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip packing
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: 1fcf0cbad

Time (s): cpu = 00:04:50 ; elapsed = 00:01:27 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: 1fcf0cbad

Time (s): cpu = 00:04:50 ; elapsed = 00:01:27 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 51 nets.  Swapped 1086 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.175 | TNS=-1112.170 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232
Phase 20 Critical Pin Optimization | Checksum: 1fcf0cbad

Time (s): cpu = 00:04:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55060 ; free virtual = 125232

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst. Replicated 1 times.
INFO: [Physopt 32-81] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst. Replicated 1 times.
INFO: [Physopt 32-81] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset. Replicated 2 times.
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/queues[0].input_fifo/fifo/SR[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset. Replicated 5 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 6 nets. Created 17 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.175 | TNS=-1112.839 |
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55059 ; free virtual = 125231
Phase 21 Very High Fanout Optimization | Checksum: 1bdec3a0c

Time (s): cpu = 00:05:18 ; elapsed = 00:01:36 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55059 ; free virtual = 125231

Phase 22 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[21].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_19
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[21].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_5__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[19].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[19]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[15].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[7].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_9
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[10].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[10].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_30
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[10].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_6
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[18]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[4]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[19].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_21
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[19].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[21].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[21]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[13].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[13]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S24_out.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[5].CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[22].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[22]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/mant_norm[14].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[2].LSB_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[2].LSB__0.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[2].LSB
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6_n_1.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[8].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_8
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S20_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[3].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S18_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[2].CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[7].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[7]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S16_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[7].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[7]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/mant_norm[16].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[2].LSB_i_3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S24_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[5].CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[9]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_5__0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[2].MSB__0.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[2].MSB
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_1.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[26].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[26]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[15].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S18_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[2].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0_n_1.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[12].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_4
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[12].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_4
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN_1.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_replica_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[15].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S22_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[4].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]_INST_0_replica
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[2].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[8].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[8]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[0]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[15].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[9].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_7
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_13
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[28].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[28]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[5]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[5]_INST_0_replica
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S22_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[4].CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[10].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_6
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[1]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[2].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_2[1].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[0].LSB_i_3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].MSB__0.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].MSB
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_1.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[3].sub_lut__0.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[3].sub_lut
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/A[17].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_23
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S22_out.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[4].CARRY_MUX_i_1
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20]_INST_0
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[10].lut_op_reg.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[10].C_MUX.CARRY_MUX_i_1
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/mant_norm[23].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[0].LSB_i_2
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[21].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[21]_INST_0
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].MSB__0.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].MSB
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S[1].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5_n_1.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_5
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0_rewire
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/mant_norm[16].  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DIST_ENC[2].LSB_i_3
INFO: [Physopt 32-661] Optimized 43 nets.  Re-placed 43 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.087 | TNS=-1110.360 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55059 ; free virtual = 125231
Phase 22 Placement Based Optimization | Checksum: 1ad90fbd6

Time (s): cpu = 00:05:49 ; elapsed = 00:01:43 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55059 ; free virtual = 125231

Phase 23 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.087 | TNS=-1110.360 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CARRY_OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_replica
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16]_INST_0
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.084 | TNS=-1110.094 |
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.079 | TNS=-1110.089 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]_INST_0
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.076 | TNS=-1110.079 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[3].sub_lut__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[26].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[26]_INST_0
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[26]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.075 | TNS=-1109.953 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_replica
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/carry_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[10].lut_op_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20]_INST_0
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20]. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.074 | TNS=-1109.761 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CARRY_OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.070 | TNS=-1109.732 |
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]_repN_1.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD_replica_1
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/carry_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/carry_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/carry_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[3].di_reg.  Re-placed instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2_rewire_rewire
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[3].di_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.064 | TNS=-1109.714 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[12].lut_op_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[25].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[25]_INST_0
INFO: [Physopt 32-81] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[25]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.064 | TNS=-1109.675 |
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]_INST_0_replica
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.060 | TNS=-1109.668 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]_INST_0
INFO: [Physopt 32-134] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.060 | TNS=-1109.413 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/result_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/D[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3] was not replicated.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
INFO: [Physopt 32-572] Net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/queue_reg_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S20_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1109.320 |
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[11].lut_op_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1109.318 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1109.198 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1109.078 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][48]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.958 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][49]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.838 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][50]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.718 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.598 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][64]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.535 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][65]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.472 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][66]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.422 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][67]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.372 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][68]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.322 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][69]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.272 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][82]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.228 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][83]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.184 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][84]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.140 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][85]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-1108.096 |
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]_repN_1.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD_replica_1
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_replica
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[13].lut_op_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.057 | TNS=-1108.045 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_replica
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[12].lut_op_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.057 | TNS=-1108.042 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[3].sub_lut__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[26]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.057 | TNS=-1108.011 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CARRY_OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/chunk_det[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]_repN.  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]_INST_0_replica
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[6]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.057 | TNS=-1107.998 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/result_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/D[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/queue_reg_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S18_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.056 | TNS=-1107.657 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[24].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[24]_INST_0
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.054 | TNS=-1107.281 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[7].lut_op_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15]_INST_0
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.054 | TNS=-1107.021 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/result_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/D[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/queue_reg_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.049 | TNS=-1106.866 |
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[7].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_9
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1104.870 |
INFO: [Physopt 32-702] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[17].  Did not re-place instance nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[17]_INST_0
INFO: [Physopt 32-735] Processed net nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1104.676 |
INFO: [Physopt 32-662] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][86].  Did not re-place instance control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/rDataOut_reg[94]
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1100.322 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][94]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1100.275 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][95]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1100.228 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][96]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1100.181 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][97]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1100.134 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][98]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1100.087 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][99]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1100.040 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][66]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1100.023 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][67]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1100.021 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][68]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1100.019 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][69]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1100.017 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][82]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1099.992 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][83]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1099.967 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][84]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1099.942 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][85]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1099.917 |
INFO: [Physopt 32-662] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][67].  Did not re-place instance control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/rDataOut_reg[75]
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][157][67]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0].  Did not re-place instance control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/rDataOut[157]_i_1
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/hdr_input_reg/pipeline_inst/wRdTxHdrReady.  Did not re-place instance control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/hdr_input_reg/pipeline_inst/gen_stages[1].rData[1][157]_i_1
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/hdr_input_reg/pipeline_inst/wRdTxHdrReady. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/pktctr_inst/__wTxHdrReady.  Did not re-place instance control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/pktctr_inst/gen_stages[1].rData[1][173]_i_1
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/pktctr_inst/__wTxHdrReady. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1080.935 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/rPacketCounter_reg__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1080.896 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/rPacketCounter_reg__0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1080.857 |
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1077.401 |
INFO: [Physopt 32-662] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/rPacketCounter_reg__0[0].  Did not re-place instance control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/rPacketCounter_reg[0]
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/rPacketCounter_reg__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/E[0].  Did not re-place instance control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/rPacketCounter[3]_i_1
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/p_5_in.  Did not re-place instance control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rPacketCounter[3]_i_4
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rPacketCounter_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1077.121 |
INFO: [Physopt 32-662] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/pktctr_inst/__wTxHdrReady.  Did not re-place instance control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/pktctr_inst/gen_stages[1].rData[1][173]_i_1
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/pktctr_inst/__wTxHdrReady. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/wTxPktReady. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1058.842 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][125][36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1058.725 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][125][37]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1058.608 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][125][38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1058.491 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][125][39]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1058.374 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][125][40]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1058.257 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][125][41]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1058.140 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][125][42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1058.136 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][125][43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1058.131 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][125][44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1058.128 |
INFO: [Physopt 32-662] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][125][45].  Did not re-place instance control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/rDataOut_reg[81]
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/gen_stages[1].rData_reg[1][125][45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.795 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rPacketCounter_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.719 |
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.702 |
INFO: [Physopt 32-662] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rPacketCounter_reg[0].  Did not re-place instance control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rPacketCounter[3]_i_7
INFO: [Physopt 32-702] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rPacketCounter_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][33]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.657 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][125][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.650 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][125][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.643 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][125][10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.636 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][125][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.629 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][125][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.621 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][125][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.614 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][125][35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.607 |
INFO: [Physopt 32-735] Processed net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/wReadyMux[2]__0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.600 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-1057.600 |
Phase 23 Critical Path Optimization | Checksum: 122c60840

Time (s): cpu = 00:08:01 ; elapsed = 00:02:09 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55059 ; free virtual = 125231

Phase 24 BRAM Enable Optimization
Phase 24 BRAM Enable Optimization | Checksum: 122c60840

Time (s): cpu = 00:08:02 ; elapsed = 00:02:09 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55059 ; free virtual = 125231
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55059 ; free virtual = 125231
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.046 | TNS=-1057.600 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |         -0.000  |        -10.105  |           12  |              0  |                     5  |           0  |           3  |  00:00:07  |
|  Placement Based    |          0.099  |          4.953  |            0  |              0  |                    99  |           0  |           4  |  00:00:27  |
|  Rewire             |          0.000  |         -1.227  |           16  |              0  |                    19  |           0  |           3  |  00:00:20  |
|  Critical Cell      |          0.135  |         11.567  |           46  |              0  |                    33  |           0  |           3  |  00:00:28  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Very High Fanout   |          0.000  |         -0.669  |           17  |              0  |                     6  |           0  |           1  |  00:00:08  |
|  Critical Pin       |          0.236  |         25.129  |            0  |              0  |                    51  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.042  |         52.760  |            4  |              0  |                    80  |           0  |           0  |  00:00:26  |
|  Total              |          0.512  |         82.408  |           95  |              0  |                   293  |           0  |          22  |  00:01:55  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 15fb196b6

Time (s): cpu = 00:08:05 ; elapsed = 00:02:11 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55059 ; free virtual = 125231
INFO: [Common 17-83] Releasing license: Implementation
1043 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:08:06 ; elapsed = 00:02:13 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55059 ; free virtual = 125231
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 54946 ; free virtual = 125229
INFO: [Common 17-1381] The checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 55029 ; free virtual = 125231
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in -411 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLCK-18) Clock Placer Checks - Unroutable Placement! A GT / MMCM component pair is not placed in a routable site pair. The GT component can use the dedicated path between the GT and the MMCM if both are placed in the same clock region. 
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i (GTHE2_CHANNEL.TXOUTCLK) is locked to GTHE2_CHANNEL_X1Y23
	control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y0

INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e020374d ConstDB: 0 ShapeSum: 1cb1e1c1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f3bb2714

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 54977 ; free virtual = 125179

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f3bb2714

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 54969 ; free virtual = 125171

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f3bb2714

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 54917 ; free virtual = 125118

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f3bb2714

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 3575.266 ; gain = 0.000 ; free physical = 54917 ; free virtual = 125118
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26b1e1346

Time (s): cpu = 00:01:32 ; elapsed = 00:00:43 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54839 ; free virtual = 125040
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.170 | TNS=-1005.535| WHS=-0.426 | THS=-5644.834|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2d2986428

Time (s): cpu = 00:02:00 ; elapsed = 00:00:49 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54839 ; free virtual = 125041
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.170 | TNS=-945.901| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2b9a01487

Time (s): cpu = 00:02:01 ; elapsed = 00:00:49 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54841 ; free virtual = 125042
Phase 2 Router Initialization | Checksum: 23622947f

Time (s): cpu = 00:02:01 ; elapsed = 00:00:49 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54841 ; free virtual = 125042

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16d30b2b5

Time (s): cpu = 00:02:42 ; elapsed = 00:00:55 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54841 ; free virtual = 125043

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6800
 Number of Nodes with overlaps = 664
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1dcd9a8c6

Time (s): cpu = 00:04:20 ; elapsed = 00:01:14 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54846 ; free virtual = 125056
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.456 | TNS=-5440.333| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 2ba0b8724

Time (s): cpu = 00:04:22 ; elapsed = 00:01:15 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54846 ; free virtual = 125056

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 21650126a

Time (s): cpu = 00:04:25 ; elapsed = 00:01:17 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54838 ; free virtual = 125047
Phase 4.1.2 GlobIterForTiming | Checksum: 1ed25653a

Time (s): cpu = 00:04:26 ; elapsed = 00:01:18 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54838 ; free virtual = 125047
Phase 4.1 Global Iteration 0 | Checksum: 1ed25653a

Time (s): cpu = 00:04:26 ; elapsed = 00:01:18 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54838 ; free virtual = 125047

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 837
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1fd54c04e

Time (s): cpu = 00:04:47 ; elapsed = 00:01:26 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54851 ; free virtual = 125060
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.717 | TNS=-5362.956| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1edbe3a0f

Time (s): cpu = 00:04:47 ; elapsed = 00:01:26 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54851 ; free virtual = 125060
Phase 4 Rip-up And Reroute | Checksum: 1edbe3a0f

Time (s): cpu = 00:04:48 ; elapsed = 00:01:26 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54851 ; free virtual = 125060

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14ac727c1

Time (s): cpu = 00:04:54 ; elapsed = 00:01:27 . Memory (MB): peak = 3603.320 ; gain = 28.055 ; free physical = 54851 ; free virtual = 125060
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.157 | TNS=-5189.186| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: be99af79

Time (s): cpu = 00:04:58 ; elapsed = 00:01:29 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54793 ; free virtual = 125003

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: be99af79

Time (s): cpu = 00:04:58 ; elapsed = 00:01:30 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54793 ; free virtual = 125003
Phase 5 Delay and Skew Optimization | Checksum: be99af79

Time (s): cpu = 00:04:58 ; elapsed = 00:01:30 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54793 ; free virtual = 125003

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d81335e3

Time (s): cpu = 00:05:06 ; elapsed = 00:01:32 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54793 ; free virtual = 125003
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.156 | TNS=-2450.720| WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bd493ccc

Time (s): cpu = 00:05:06 ; elapsed = 00:01:32 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54793 ; free virtual = 125002
Phase 6 Post Hold Fix | Checksum: bd493ccc

Time (s): cpu = 00:05:06 ; elapsed = 00:01:32 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54793 ; free virtual = 125002

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 18d51c87e

Time (s): cpu = 00:05:18 ; elapsed = 00:01:34 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54792 ; free virtual = 125002
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.156 | TNS=-2450.720| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 18d51c87e

Time (s): cpu = 00:05:18 ; elapsed = 00:01:35 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54792 ; free virtual = 125002

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.13323 %
  Global Horizontal Routing Utilization  = 2.54654 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
Phase 8 Route finalize | Checksum: 18d51c87e

Time (s): cpu = 00:05:19 ; elapsed = 00:01:35 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54792 ; free virtual = 125002

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18d51c87e

Time (s): cpu = 00:05:19 ; elapsed = 00:01:35 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54792 ; free virtual = 125002

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0 to physical pin GTHE2_COMMON_X1Y9/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y23/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0 to physical pin GTHE2_COMMON_X1Y5/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y22/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y21/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y20/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y19/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0 to physical pin GTHE2_COMMON_X1Y4/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y18/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y17/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y16/GTSOUTHREFCLK0
Phase 10 Depositing Routes | Checksum: 17e6ecdd6

Time (s): cpu = 00:05:23 ; elapsed = 00:01:38 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54792 ; free virtual = 125001

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3621.180 ; gain = 0.000 ; free physical = 54791 ; free virtual = 125001
WARNING: [Place 30-568] A LUT 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.086. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: a04cc3c9

Time (s): cpu = 00:01:13 ; elapsed = 00:00:39 . Memory (MB): peak = 3621.180 ; gain = 0.000 ; free physical = 54782 ; free virtual = 124992
Phase 11 Incr Placement Change | Checksum: 17e6ecdd6

Time (s): cpu = 00:06:41 ; elapsed = 00:02:19 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54782 ; free virtual = 124992

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: b028562a

Time (s): cpu = 00:06:48 ; elapsed = 00:02:26 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54782 ; free virtual = 124992

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: ab50c530

Time (s): cpu = 00:06:51 ; elapsed = 00:02:28 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54782 ; free virtual = 124992

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: ab50c530

Time (s): cpu = 00:06:52 ; elapsed = 00:02:29 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54782 ; free virtual = 124992

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 98b4d981

Time (s): cpu = 00:06:52 ; elapsed = 00:02:29 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54782 ; free virtual = 124992
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 8eea32cb

Time (s): cpu = 00:07:33 ; elapsed = 00:02:41 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54782 ; free virtual = 124992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.346 | TNS=-2619.012| WHS=-0.426 | THS=-5632.255|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 154ddbe0c

Time (s): cpu = 00:08:02 ; elapsed = 00:02:47 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54782 ; free virtual = 124991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.346 | TNS=-2436.923| WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: f85ebae3

Time (s): cpu = 00:08:02 ; elapsed = 00:02:47 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54782 ; free virtual = 124991
Phase 13 Router Initialization | Checksum: f98b76af

Time (s): cpu = 00:08:02 ; elapsed = 00:02:48 . Memory (MB): peak = 3621.180 ; gain = 45.914 ; free physical = 54782 ; free virtual = 124991

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1ccc240c1

Time (s): cpu = 00:08:04 ; elapsed = 00:02:48 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54782 ; free virtual = 124991

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 949
 Number of Nodes with overlaps = 321
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 15.1.1 Update Timing
Phase 15.1.1 Update Timing | Checksum: 1493f34d2

Time (s): cpu = 00:08:52 ; elapsed = 00:02:58 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54788 ; free virtual = 124998
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.690 | TNS=-1813.542| WHS=N/A    | THS=N/A    |


Phase 15.1.2 GlobIterForTiming

Phase 15.1.2.1 Update Timing
Phase 15.1.2.1 Update Timing | Checksum: 191789332

Time (s): cpu = 00:08:55 ; elapsed = 00:03:00 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54788 ; free virtual = 124998

Phase 15.1.2.2 Fast Budgeting
Phase 15.1.2.2 Fast Budgeting | Checksum: 16a6f48cb

Time (s): cpu = 00:08:57 ; elapsed = 00:03:02 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54782 ; free virtual = 124991
Phase 15.1.2 GlobIterForTiming | Checksum: 1d716de17

Time (s): cpu = 00:08:58 ; elapsed = 00:03:03 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54782 ; free virtual = 124991
Phase 15.1 Global Iteration 0 | Checksum: 1d716de17

Time (s): cpu = 00:08:58 ; elapsed = 00:03:03 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54782 ; free virtual = 124991

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 690
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 15.2.1 Update Timing
Phase 15.2.1 Update Timing | Checksum: 1755d0ad7

Time (s): cpu = 00:09:23 ; elapsed = 00:03:11 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54799 ; free virtual = 125009
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.598 | TNS=-1805.475| WHS=N/A    | THS=N/A    |


Phase 15.2.2 GlobIterForTiming

Phase 15.2.2.1 Update Timing
Phase 15.2.2.1 Update Timing | Checksum: 28ecf5c72

Time (s): cpu = 00:09:25 ; elapsed = 00:03:12 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54799 ; free virtual = 125008

Phase 15.2.2.2 Fast Budgeting
Phase 15.2.2.2 Fast Budgeting | Checksum: 1fed18beb

Time (s): cpu = 00:09:28 ; elapsed = 00:03:15 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54786 ; free virtual = 124995
Phase 15.2.2 GlobIterForTiming | Checksum: 1f5292410

Time (s): cpu = 00:09:29 ; elapsed = 00:03:16 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54785 ; free virtual = 124995
Phase 15.2 Global Iteration 1 | Checksum: 1f5292410

Time (s): cpu = 00:09:29 ; elapsed = 00:03:16 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54785 ; free virtual = 124995

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 957
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 15.3.1 Update Timing
Phase 15.3.1 Update Timing | Checksum: 18099cd68

Time (s): cpu = 00:09:57 ; elapsed = 00:03:24 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54801 ; free virtual = 125011
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.509 | TNS=-1803.099| WHS=N/A    | THS=N/A    |


Phase 15.3.2 GlobIterForTiming

Phase 15.3.2.1 Update Timing
Phase 15.3.2.1 Update Timing | Checksum: 1c2b18bd0

Time (s): cpu = 00:10:00 ; elapsed = 00:03:26 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54801 ; free virtual = 125011

Phase 15.3.2.2 Fast Budgeting
Phase 15.3.2.2 Fast Budgeting | Checksum: 22bd39e51

Time (s): cpu = 00:10:02 ; elapsed = 00:03:28 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54787 ; free virtual = 124997
Phase 15.3.2 GlobIterForTiming | Checksum: 2117da6b1

Time (s): cpu = 00:10:03 ; elapsed = 00:03:29 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54795 ; free virtual = 125005
Phase 15.3 Global Iteration 2 | Checksum: 2117da6b1

Time (s): cpu = 00:10:03 ; elapsed = 00:03:29 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54795 ; free virtual = 125005

Phase 15.4 Global Iteration 3
 Number of Nodes with overlaps = 865
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 15.4.1 Update Timing
Phase 15.4.1 Update Timing | Checksum: 1264eb672

Time (s): cpu = 00:10:25 ; elapsed = 00:03:36 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54787 ; free virtual = 124997
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.528 | TNS=-1816.857| WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 1a03fdeec

Time (s): cpu = 00:10:25 ; elapsed = 00:03:36 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54787 ; free virtual = 124997
Phase 15 Rip-up And Reroute | Checksum: 1a03fdeec

Time (s): cpu = 00:10:25 ; elapsed = 00:03:36 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54787 ; free virtual = 124997

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1f45a3660

Time (s): cpu = 00:10:32 ; elapsed = 00:03:37 . Memory (MB): peak = 3637.180 ; gain = 61.914 ; free physical = 54787 ; free virtual = 124997
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.237 | TNS=-1701.310| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 216714427

Time (s): cpu = 00:10:36 ; elapsed = 00:03:40 . Memory (MB): peak = 3678.180 ; gain = 102.914 ; free physical = 54725 ; free virtual = 124934

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 216714427

Time (s): cpu = 00:10:36 ; elapsed = 00:03:40 . Memory (MB): peak = 3678.180 ; gain = 102.914 ; free physical = 54725 ; free virtual = 124934
Phase 16 Delay and Skew Optimization | Checksum: 216714427

Time (s): cpu = 00:10:36 ; elapsed = 00:03:40 . Memory (MB): peak = 3678.180 ; gain = 102.914 ; free physical = 54725 ; free virtual = 124934

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 2df8cb4e4

Time (s): cpu = 00:10:43 ; elapsed = 00:03:42 . Memory (MB): peak = 3678.180 ; gain = 102.914 ; free physical = 54725 ; free virtual = 124934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.237 | TNS=-1531.184| WHS=0.025  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 2b4af3f40

Time (s): cpu = 00:10:43 ; elapsed = 00:03:42 . Memory (MB): peak = 3678.180 ; gain = 102.914 ; free physical = 54725 ; free virtual = 124934
Phase 17 Post Hold Fix | Checksum: 2b4af3f40

Time (s): cpu = 00:10:43 ; elapsed = 00:03:42 . Memory (MB): peak = 3678.180 ; gain = 102.914 ; free physical = 54725 ; free virtual = 124934

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 27c6351e3

Time (s): cpu = 00:10:55 ; elapsed = 00:03:44 . Memory (MB): peak = 3678.180 ; gain = 102.914 ; free physical = 54724 ; free virtual = 124934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.237 | TNS=-1531.184| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 27c6351e3

Time (s): cpu = 00:10:55 ; elapsed = 00:03:45 . Memory (MB): peak = 3678.180 ; gain = 102.914 ; free physical = 54724 ; free virtual = 124934

Phase 19 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-5.151 | TNS=-2444.530| WHS=0.027  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 19 Post Router Timing | Checksum: 238d64bb6

Time (s): cpu = 00:11:27 ; elapsed = 00:03:52 . Memory (MB): peak = 3678.180 ; gain = 102.914 ; free physical = 54724 ; free virtual = 124934
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:28 ; elapsed = 00:03:52 . Memory (MB): peak = 3678.180 ; gain = 102.914 ; free physical = 54725 ; free virtual = 124934

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1086 Infos, 147 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:38 ; elapsed = 00:03:59 . Memory (MB): peak = 3678.180 ; gain = 102.914 ; free physical = 54725 ; free virtual = 124934
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3702.191 ; gain = 0.000 ; free physical = 54571 ; free virtual = 124931
INFO: [Common 17-1381] The checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3702.191 ; gain = 24.012 ; free physical = 54687 ; free virtual = 124934
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/impl_1/top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3742.211 ; gain = 40.020 ; free physical = 54687 ; free virtual = 124933
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:01:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3742.211 ; gain = 0.000 ; free physical = 54683 ; free virtual = 124931
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3742.211 ; gain = 0.000 ; free physical = 54677 ; free virtual = 124932
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1096 Infos, 149 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3766.223 ; gain = 24.012 ; free physical = 54658 ; free virtual = 124932
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3766.223 ; gain = 0.000 ; free physical = 54661 ; free virtual = 124931
Command: write_bitstream -force -no_partial_bitfile top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in -411 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'axi_10g_ethernet_nonshared' (bd_7ad4) was generated with multiple features:
        IP feature 'ten_gig_eth_mac' was enabled using a design_linking license.
        IP feature 'ten_gig_eth_pcs_pma_basekr' was enabled using a design_linking license.
    IP core 'axi_10g_ethernet_shared' (bd_a1aa) was generated with multiple features:
        IP feature 'ten_gig_eth_mac' was enabled using a design_linking license.
        IP feature 'ten_gig_eth_pcs_pma_basekr' was enabled using a design_linking license.
    IP core 'axi_10g_ethernet_nonshared' (bd_7ad4) was generated with multiple features:
        IP feature 'ten_gig_eth_mac@2016.04' was enabled using a design_linking license.
        IP feature 'ten_gig_eth_pcs_pma_basekr@2015.04' was enabled using a design_linking license.
    IP core 'bd_7ad4_xmac_0' (ten_gig_eth_mac_v15_1_2) was generated using a design_linking license.
    IP core 'bd_7ad4_xpcs_0' (ten_gig_eth_pcs_pma_wrapper) was generated using a design_linking license.
    IP core 'axi_10g_ethernet_shared' (bd_a1aa) was generated with multiple features:
        IP feature 'ten_gig_eth_mac@2016.04' was enabled using a design_linking license.
        IP feature 'ten_gig_eth_pcs_pma_basekr@2015.04' was enabled using a design_linking license.
    IP core 'bd_a1aa_xmac_0' (ten_gig_eth_mac_v15_1_2) was generated using a design_linking license.
    IP core 'bd_a1aa_xpcs_0' (ten_gig_eth_pcs_pma_wrapper) was generated using a design_linking license.

Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPREG-4) DSP48E1_PregDynOpmodeZmuxP: - The DSP48E1 cell nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-4) DSP48E1_PregDynOpmodeZmuxP: - The DSP48E1 cell nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-4) DSP48E1_PregDynOpmodeZmuxP: - The DSP48E1 cell nf_datapath_0/fp_datapath_0/inst/fp_unit[0].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-4) DSP48E1_PregDynOpmodeZmuxP: - The DSP48E1 cell nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-4) DSP48E1_PregDynOpmodeZmuxP: - The DSP48E1 cell nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-4) DSP48E1_PregDynOpmodeZmuxP: - The DSP48E1 cell nf_datapath_0/fp_datapath_0/inst/fp_unit[1].fp_adder_j/inst/fp_unit_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_reg is a gated clock net sourced by a combinational pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1/O, cell control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg is a gated clock net sourced by a combinational pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__0/O, cell control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_reg is a gated clock net sourced by a combinational pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__1/O, cell control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg is a gated clock net sourced by a combinational pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__2/O, cell control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__0 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__2 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg/ENBWREN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg_0[0]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0/ADDRARDADDR[11] (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/wWrPtr[6]) which is driven by a register (control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0/ADDRARDADDR[12] (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/wWrPtr[7]) which is driven by a register (control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0/ADDRARDADDR[13] (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/wWrPtr[8]) which is driven by a register (control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0/ADDRARDADDR[14] (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/wWrPtr[9]) which is driven by a register (control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_7 has an input control pin control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_7/ENARDEN (net: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_0_i_1__0_n_0) which is driven by a register (control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[10] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[5]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[10] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[5]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[10] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[5]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[10] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[5]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[11] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[6]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[11] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[6]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[11] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[6]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[11] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[6]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo has an input control pin control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/ADDRARDADDR[12] (net: control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/raddr0_i[7]) which is driven by a register (control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 111 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/ip/control_sub_microblaze_0_0/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 159263168 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov 15 15:18:17 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
1107 Infos, 250 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:39 ; elapsed = 00:01:35 . Memory (MB): peak = 4333.609 ; gain = 567.387 ; free physical = 54045 ; free virtual = 124324
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 15:18:18 2018...
