$date
	Thu Oct 27 08:49:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q_tb $end
$var wire 1 ! f $end
$var reg 1 " En $end
$var reg 4 # i [3:0] $end
$var integer 32 $ j [31:0] $end
$scope module f1 $end
$var wire 1 " En $end
$var wire 1 ! f $end
$var wire 4 % i [3:0] $end
$var wire 16 & c [15:0] $end
$scope module s0 $end
$var wire 1 " En $end
$var wire 4 ' i [3:0] $end
$var reg 16 ( f [15:0] $end
$var integer 32 ) j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 )
b1 (
b0 '
b1 &
b0 %
b0 $
b0 #
1"
0!
$end
#20
1!
b10 &
b10 (
b10000 )
b1 #
b1 %
b1 '
b1 $
#40
0!
b100 &
b100 (
b10000 )
b10 #
b10 %
b10 '
b10 $
#60
1!
b1000 &
b1000 (
b10000 )
b11 #
b11 %
b11 '
b11 $
#80
0!
b10000 &
b10000 (
b10000 )
b100 #
b100 %
b100 '
b100 $
#100
b100000 &
b100000 (
b10000 )
b101 #
b101 %
b101 '
b101 $
#120
1!
b1000000 &
b1000000 (
b10000 )
b110 #
b110 %
b110 '
b110 $
#140
b10000000 &
b10000000 (
b10000 )
b111 #
b111 %
b111 '
b111 $
#160
0!
b100000000 &
b100000000 (
b10000 )
b1000 #
b1000 %
b1000 '
b1000 $
#180
1!
b1000000000 &
b1000000000 (
b10000 )
b1001 #
b1001 %
b1001 '
b1001 $
#200
0!
b10000000000 &
b10000000000 (
b10000 )
b1010 #
b1010 %
b1010 '
b1010 $
#220
b100000000000 &
b100000000000 (
b10000 )
b1011 #
b1011 %
b1011 '
b1011 $
#240
b1000000000000 &
b1000000000000 (
b10000 )
b1100 #
b1100 %
b1100 '
b1100 $
#260
b10000000000000 &
b10000000000000 (
b10000 )
b1101 #
b1101 %
b1101 '
b1101 $
#280
1!
b100000000000000 &
b100000000000000 (
b10000 )
b1110 #
b1110 %
b1110 '
b1110 $
#300
b1000000000000000 &
b1000000000000000 (
b10000 )
b1111 #
b1111 %
b1111 '
b1111 $
#320
b10000 $
