
ECU_Transmit_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005960  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08005b38  08005b38  00006b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b78  08005b78  0000701c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005b78  08005b78  00006b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b80  08005b80  0000701c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b80  08005b80  00006b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005b84  08005b84  00006b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08005b88  00007000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  20000020  08005ba4  00007020  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08005ba4  00007370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000701c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001453a  00000000  00000000  0000704c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002627  00000000  00000000  0001b586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a8  00000000  00000000  0001dbb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cca  00000000  00000000  0001ec58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fc5b  00000000  00000000  0001f922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000120bd  00000000  00000000  0003f57d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1cd7  00000000  00000000  0005163a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00123311  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000473c  00000000  00000000  00123354  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00127a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000020 	.word	0x20000020
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005b20 	.word	0x08005b20

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000024 	.word	0x20000024
 8000214:	08005b20 	.word	0x08005b20

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <convert_float_display>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void convert_float_display(can_message_four* msg_in, can_message_four* msg_out, int decimal_points) {
 8000544:	b480      	push	{r7}
 8000546:	b085      	sub	sp, #20
 8000548:	af00      	add	r7, sp, #0
 800054a:	60f8      	str	r0, [r7, #12]
 800054c:	60b9      	str	r1, [r7, #8]
 800054e:	607a      	str	r2, [r7, #4]
    // Used for MoTeC
	msg_out->sensor_int = (uint32_t) (msg_in->sensor_float * decimal_points);
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	ed93 7a00 	vldr	s14, [r3]
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	ee07 3a90 	vmov	s15, r3
 800055c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000560:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000564:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000568:	ee17 2a90 	vmov	r2, s15
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	601a      	str	r2, [r3, #0]
}
 8000570:	bf00      	nop
 8000572:	3714      	adds	r7, #20
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr

0800057c <send_CAN_message>:


void send_CAN_message(uint16_t address, can_message_eight* msg) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	6039      	str	r1, [r7, #0]
 8000586:	80fb      	strh	r3, [r7, #6]
    // Update ID of the transmit header
    tx_header.Identifier = address;
 8000588:	88fb      	ldrh	r3, [r7, #6]
 800058a:	4a0b      	ldr	r2, [pc, #44]	@ (80005b8 <send_CAN_message+0x3c>)
 800058c:	6013      	str	r3, [r2, #0]

    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);  // Toggle LED
 800058e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000592:	480a      	ldr	r0, [pc, #40]	@ (80005bc <send_CAN_message+0x40>)
 8000594:	f003 fd66 	bl	8004064 <HAL_GPIO_TogglePin>

    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &tx_header, msg->bytes) != HAL_OK) {
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	461a      	mov	r2, r3
 800059c:	4906      	ldr	r1, [pc, #24]	@ (80005b8 <send_CAN_message+0x3c>)
 800059e:	4808      	ldr	r0, [pc, #32]	@ (80005c0 <send_CAN_message+0x44>)
 80005a0:	f003 f822 	bl	80035e8 <HAL_FDCAN_AddMessageToTxFifoQ>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <send_CAN_message+0x32>
        Error_Handler();
 80005aa:	f000 fc13 	bl	8000dd4 <Error_Handler>
    }
}
 80005ae:	bf00      	nop
 80005b0:	3708      	adds	r7, #8
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	200002a4 	.word	0x200002a4
 80005bc:	48000400 	.word	0x48000400
 80005c0:	20000118 	.word	0x20000118

080005c4 <send_turn_on_inverter>:

void send_turn_on_inverter(void) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	// Sends a ON message to the inverter
	send_CAN_message(0x201, &inverter_on_msg);
 80005c8:	4903      	ldr	r1, [pc, #12]	@ (80005d8 <send_turn_on_inverter+0x14>)
 80005ca:	f240 2001 	movw	r0, #513	@ 0x201
 80005ce:	f7ff ffd5 	bl	800057c <send_CAN_message>
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	20000000 	.word	0x20000000

080005dc <send_velocity_ref_inverter>:

void send_velocity_ref_inverter(struct Throttle* th) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	// Check for safe throttle (and RPM) values
	if (throttle_sensor.throttle_value.sensor_float <= 100.0f) {
 80005e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <send_velocity_ref_inverter+0x44>)
 80005e6:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 80005ea:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000624 <send_velocity_ref_inverter+0x48>
 80005ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005f6:	d900      	bls.n	80005fa <send_velocity_ref_inverter+0x1e>
		tx_data.second.sensor_float = 1*throttle_sensor.throttle_value.sensor_float;
		send_CAN_message(0x301, &tx_data);

		send_turn_on_inverter();
	}
}
 80005f8:	e00e      	b.n	8000618 <send_velocity_ref_inverter+0x3c>
		tx_data.first.sensor_int = 0;
 80005fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000628 <send_velocity_ref_inverter+0x4c>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
		tx_data.second.sensor_float = 1*throttle_sensor.throttle_value.sensor_float;
 8000600:	4b07      	ldr	r3, [pc, #28]	@ (8000620 <send_velocity_ref_inverter+0x44>)
 8000602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000606:	4a08      	ldr	r2, [pc, #32]	@ (8000628 <send_velocity_ref_inverter+0x4c>)
 8000608:	6053      	str	r3, [r2, #4]
		send_CAN_message(0x301, &tx_data);
 800060a:	4907      	ldr	r1, [pc, #28]	@ (8000628 <send_velocity_ref_inverter+0x4c>)
 800060c:	f240 3001 	movw	r0, #769	@ 0x301
 8000610:	f7ff ffb4 	bl	800057c <send_CAN_message>
		send_turn_on_inverter();
 8000614:	f7ff ffd6 	bl	80005c4 <send_turn_on_inverter>
}
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	2000017c 	.word	0x2000017c
 8000624:	42c80000 	.word	0x42c80000
 8000628:	200002c8 	.word	0x200002c8

0800062c <send_throttle_steering_display>:

void send_throttle_steering_display(struct Throttle* th, struct SteeringAngle* sa) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	6039      	str	r1, [r7, #0]
	 // Send throttle in the first 4 bytes
	 convert_float_display(&th->throttle_value, &tx_data.first, DECIMAL_POINT_2);
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	3388      	adds	r3, #136	@ 0x88
 800063a:	2264      	movs	r2, #100	@ 0x64
 800063c:	4918      	ldr	r1, [pc, #96]	@ (80006a0 <send_throttle_steering_display+0x74>)
 800063e:	4618      	mov	r0, r3
 8000640:	f7ff ff80 	bl	8000544 <convert_float_display>

	 // Send steering angle in the last 4 bytes
	 // todo: REMOVE THE IF STATEMENTS HERELATER, THIS IS JUST FOR ROLLOUT

	 if (sa->steering_value.sensor_float < 0) {
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	edd3 7a00 	vldr	s15, [r3]
 800064a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800064e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000652:	d515      	bpl.n	8000680 <send_throttle_steering_display+0x54>
		 if (sa->steering_value.sensor_float < -24.0f) {
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	edd3 7a00 	vldr	s15, [r3]
 800065a:	eebb 7a08 	vmov.f32	s14, #184	@ 0xc1c00000 -24.0
 800065e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000666:	d503      	bpl.n	8000670 <send_throttle_steering_display+0x44>
			 sa->steering_value.sensor_float = 24.0f;
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <send_throttle_steering_display+0x78>)
 800066c:	601a      	str	r2, [r3, #0]
 800066e:	e007      	b.n	8000680 <send_throttle_steering_display+0x54>
		 } else {
			 sa->steering_value.sensor_float = -sa->steering_value.sensor_float;
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	edd3 7a00 	vldr	s15, [r3]
 8000676:	eef1 7a67 	vneg.f32	s15, s15
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	edc3 7a00 	vstr	s15, [r3]
		 }
	 }
	 convert_float_display(&sa->steering_value, &tx_data.second, DECIMAL_POINT_2);
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	2264      	movs	r2, #100	@ 0x64
 8000684:	4908      	ldr	r1, [pc, #32]	@ (80006a8 <send_throttle_steering_display+0x7c>)
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff ff5c 	bl	8000544 <convert_float_display>

	 send_CAN_message(0x102, &tx_data);
 800068c:	4904      	ldr	r1, [pc, #16]	@ (80006a0 <send_throttle_steering_display+0x74>)
 800068e:	f44f 7081 	mov.w	r0, #258	@ 0x102
 8000692:	f7ff ff73 	bl	800057c <send_CAN_message>
}
 8000696:	bf00      	nop
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	200002c8 	.word	0x200002c8
 80006a4:	41c00000 	.word	0x41c00000
 80006a8:	200002cc 	.word	0x200002cc

080006ac <throttle_init>:

// Throttle functions
void throttle_init(struct Throttle* thr) {
 80006ac:	b480      	push	{r7}
 80006ae:	b085      	sub	sp, #20
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
	thr->adc_sum = 0;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f04f 0200 	mov.w	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
	thr->buffer_index = 0;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2200      	movs	r2, #0
 80006c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
	thr->hysteresis = 2.0f;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	thr->hysteresis_min = 5.0f;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	4a11      	ldr	r2, [pc, #68]	@ (8000718 <throttle_init+0x6c>)
 80006d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	thr->throttle_activated = 0;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2200      	movs	r2, #0
 80006da:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
	// Init buffer with zeroes
	// maybe this can also be done at initialization
	for (int i = 0; i < THROTTLE_BUFFER_SIZE; i++) {
 80006de:	2300      	movs	r3, #0
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	e00a      	b.n	80006fa <throttle_init+0x4e>
		thr->buffer[i] = 0;
 80006e4:	687a      	ldr	r2, [r7, #4]
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	4413      	add	r3, r2
 80006ec:	3304      	adds	r3, #4
 80006ee:	f04f 0200 	mov.w	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < THROTTLE_BUFFER_SIZE; i++) {
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	3301      	adds	r3, #1
 80006f8:	60fb      	str	r3, [r7, #12]
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	2b1f      	cmp	r3, #31
 80006fe:	ddf1      	ble.n	80006e4 <throttle_init+0x38>
	}

	thr->throttle_value.sensor_float = 0.0f;  // init with 0 for safety
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	f04f 0200 	mov.w	r2, #0
 8000706:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800070a:	bf00      	nop
 800070c:	3714      	adds	r7, #20
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	40a00000 	.word	0x40a00000

0800071c <convert_adc_throttle>:

void convert_adc_throttle(struct Throttle* th, uint16_t adc_value) {
 800071c:	b480      	push	{r7}
 800071e:	b087      	sub	sp, #28
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	460b      	mov	r3, r1
 8000726:	807b      	strh	r3, [r7, #2]
	 // Calibration
	 float volt = 3.3f*((float) adc_value) / 4096.0f;  // TODO: we should always get 0 ?
 8000728:	887b      	ldrh	r3, [r7, #2]
 800072a:	ee07 3a90 	vmov	s15, r3
 800072e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000732:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8000870 <convert_adc_throttle+0x154>
 8000736:	ee27 7a87 	vmul.f32	s14, s15, s14
 800073a:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8000874 <convert_adc_throttle+0x158>
 800073e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000742:	edc7 7a04 	vstr	s15, [r7, #16]
	 float calc = ((float) volt-0.42f)*100.0f/1.65f;
 8000746:	edd7 7a04 	vldr	s15, [r7, #16]
 800074a:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8000878 <convert_adc_throttle+0x15c>
 800074e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000752:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800087c <convert_adc_throttle+0x160>
 8000756:	ee27 7a87 	vmul.f32	s14, s15, s14
 800075a:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8000880 <convert_adc_throttle+0x164>
 800075e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000762:	edc7 7a03 	vstr	s15, [r7, #12]

	 th->adc_sum -= th->buffer[th->buffer_index];
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	ed93 7a00 	vldr	s14, [r3]
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	4413      	add	r3, r2
 8000778:	3304      	adds	r3, #4
 800077a:	edd3 7a00 	vldr	s15, [r3]
 800077e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	edc3 7a00 	vstr	s15, [r3]

	 // Add new sample
	 th->buffer[th->buffer_index] = calc;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	009b      	lsls	r3, r3, #2
 8000792:	4413      	add	r3, r2
 8000794:	3304      	adds	r3, #4
 8000796:	68fa      	ldr	r2, [r7, #12]
 8000798:	601a      	str	r2, [r3, #0]
	 th->adc_sum += calc;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	ed93 7a00 	vldr	s14, [r3]
 80007a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80007a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	edc3 7a00 	vstr	s15, [r3]

	 // Increment index
	 th->buffer_index++;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80007b4:	3301      	adds	r3, #1
 80007b6:	b2da      	uxtb	r2, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
	 if (th->buffer_index >= THROTTLE_BUFFER_SIZE) {
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80007c4:	2b1f      	cmp	r3, #31
 80007c6:	d903      	bls.n	80007d0 <convert_adc_throttle+0xb4>
		 th->buffer_index = 0;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2200      	movs	r2, #0
 80007cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
	 }


	 float output_value = th->adc_sum / THROTTLE_BUFFER_SIZE;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	ed93 7a00 	vldr	s14, [r3]
 80007d6:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8000884 <convert_adc_throttle+0x168>
 80007da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80007de:	edc7 7a05 	vstr	s15, [r7, #20]

	 if (output_value > 100.0f){
 80007e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80007e6:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800087c <convert_adc_throttle+0x160>
 80007ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007f2:	dd01      	ble.n	80007f8 <convert_adc_throttle+0xdc>
		 output_value = 100.0f;
 80007f4:	4b24      	ldr	r3, [pc, #144]	@ (8000888 <convert_adc_throttle+0x16c>)
 80007f6:	617b      	str	r3, [r7, #20]
	 }

	 // Hysteresis -- TODO: This could be cleaned up?
	 if (output_value > th->hysteresis_min){
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80007fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8000802:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800080a:	dd03      	ble.n	8000814 <convert_adc_throttle+0xf8>
		 th->throttle_activated = 1;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2201      	movs	r2, #1
 8000810:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
	 }
	 if (th->throttle_activated == 1 && output_value < (th->hysteresis_min - th->hysteresis)){
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	f893 3094 	ldrb.w	r3, [r3, #148]	@ 0x94
 800081a:	2b01      	cmp	r3, #1
 800081c:	d112      	bne.n	8000844 <convert_adc_throttle+0x128>
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800082a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800082e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000832:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800083a:	d503      	bpl.n	8000844 <convert_adc_throttle+0x128>
		 th->throttle_activated = 0;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2200      	movs	r2, #0
 8000840:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
	 }

	 // Write output value
	 if (th->throttle_activated == 1) {
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	f893 3094 	ldrb.w	r3, [r3, #148]	@ 0x94
 800084a:	2b01      	cmp	r3, #1
 800084c:	d104      	bne.n	8000858 <convert_adc_throttle+0x13c>
		 th->throttle_value.sensor_float = output_value;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	697a      	ldr	r2, [r7, #20]
 8000852:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	 } else {
		 th->throttle_value.sensor_float = 0.0f;
	 }
}
 8000856:	e004      	b.n	8000862 <convert_adc_throttle+0x146>
		 th->throttle_value.sensor_float = 0.0f;
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	f04f 0200 	mov.w	r2, #0
 800085e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8000862:	bf00      	nop
 8000864:	371c      	adds	r7, #28
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	40533333 	.word	0x40533333
 8000874:	45800000 	.word	0x45800000
 8000878:	3ed70a3d 	.word	0x3ed70a3d
 800087c:	42c80000 	.word	0x42c80000
 8000880:	3fd33333 	.word	0x3fd33333
 8000884:	42000000 	.word	0x42000000
 8000888:	42c80000 	.word	0x42c80000

0800088c <steering_angle_init>:

// Steering angle functions
void steering_angle_init(struct SteeringAngle* sa) {
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
	sa->adc_sum = 0;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	f04f 0200 	mov.w	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
	sa->buffer_index = 0;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2200      	movs	r2, #0
 80008a0:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

	// Init buffer with zeroes
	// maybe this can also be done at initialization
	for (int i = 0; i < THROTTLE_BUFFER_SIZE; i++) {
 80008a4:	2300      	movs	r3, #0
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	e00b      	b.n	80008c2 <steering_angle_init+0x36>
		sa->buffer[i] = 0;
 80008aa:	687a      	ldr	r2, [r7, #4]
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	3302      	adds	r3, #2
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	4413      	add	r3, r2
 80008b4:	3304      	adds	r3, #4
 80008b6:	f04f 0200 	mov.w	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < THROTTLE_BUFFER_SIZE; i++) {
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	3301      	adds	r3, #1
 80008c0:	60fb      	str	r3, [r7, #12]
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	2b1f      	cmp	r3, #31
 80008c6:	ddf0      	ble.n	80008aa <steering_angle_init+0x1e>
	}

	sa->steering_value.sensor_float = 0.0f;  // init with 0 for safety
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	f04f 0200 	mov.w	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
}
 80008d0:	bf00      	nop
 80008d2:	3714      	adds	r7, #20
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr

080008dc <steering_angle_avg>:

void steering_angle_avg(struct SteeringAngle* sa, float steering_value) {
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	ed87 0a00 	vstr	s0, [r7]
	sa->adc_sum -= sa->buffer[sa->buffer_index];
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	ed93 7a02 	vldr	s14, [r3, #8]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	3302      	adds	r3, #2
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	4413      	add	r3, r2
 80008fc:	3304      	adds	r3, #4
 80008fe:	edd3 7a00 	vldr	s15, [r3]
 8000902:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	edc3 7a02 	vstr	s15, [r3, #8]

	// Add new sample
	sa->buffer[sa->buffer_index] = steering_value;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8000912:	687a      	ldr	r2, [r7, #4]
 8000914:	3302      	adds	r3, #2
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	4413      	add	r3, r2
 800091a:	3304      	adds	r3, #4
 800091c:	683a      	ldr	r2, [r7, #0]
 800091e:	601a      	str	r2, [r3, #0]
	sa->adc_sum += steering_value;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	ed93 7a02 	vldr	s14, [r3, #8]
 8000926:	edd7 7a00 	vldr	s15, [r7]
 800092a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	edc3 7a02 	vstr	s15, [r3, #8]

	// Increment index
	sa->buffer_index++;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800093a:	3301      	adds	r3, #1
 800093c:	b2da      	uxtb	r2, r3
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	if (sa->buffer_index >= 32) {
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800094a:	2b1f      	cmp	r3, #31
 800094c:	d903      	bls.n	8000956 <steering_angle_avg+0x7a>
		sa->buffer_index = 0;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2200      	movs	r2, #0
 8000952:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	}

	// Write average value
	sa->steering_value.sensor_float = sa->adc_sum / 32.0f;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	ed93 7a02 	vldr	s14, [r3, #8]
 800095c:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8000978 <steering_angle_avg+0x9c>
 8000960:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	edc3 7a00 	vstr	s15, [r3]
}
 800096a:	bf00      	nop
 800096c:	370c      	adds	r7, #12
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	42000000 	.word	0x42000000

0800097c <HAL_ADC_ConvCpltCallback>:

// ADC functions
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
	adc_complete_flag = 1;
 8000984:	4b04      	ldr	r3, [pc, #16]	@ (8000998 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000986:	2201      	movs	r2, #1
 8000988:	701a      	strb	r2, [r3, #0]
}
 800098a:	bf00      	nop
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	200002d0 	.word	0x200002d0

0800099c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a2:	f000 fc9f 	bl	80012e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a6:	f000 f8ad 	bl	8000b04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009aa:	f000 f9fb 	bl	8000da4 <MX_GPIO_Init>
  MX_DMA_Init();
 80009ae:	f000 f9cf 	bl	8000d50 <MX_DMA_Init>
  MX_ADC2_Init();
 80009b2:	f000 f8f3 	bl	8000b9c <MX_ADC2_Init>
  MX_FDCAN1_Init();
 80009b6:	f000 f967 	bl	8000c88 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  // Start ADC2
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*) raw_adc_values, 2);
 80009ba:	2202      	movs	r2, #2
 80009bc:	4948      	ldr	r1, [pc, #288]	@ (8000ae0 <main+0x144>)
 80009be:	4849      	ldr	r0, [pc, #292]	@ (8000ae4 <main+0x148>)
 80009c0:	f001 f8e6 	bl	8001b90 <HAL_ADC_Start_DMA>

  // Start FDCAN1
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 80009c4:	4848      	ldr	r0, [pc, #288]	@ (8000ae8 <main+0x14c>)
 80009c6:	f002 fde7 	bl	8003598 <HAL_FDCAN_Start>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <main+0x38>
    {
      Error_Handler();
 80009d0:	f000 fa00 	bl	8000dd4 <Error_Handler>
    }
    if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80009d4:	2200      	movs	r2, #0
 80009d6:	2101      	movs	r1, #1
 80009d8:	4843      	ldr	r0, [pc, #268]	@ (8000ae8 <main+0x14c>)
 80009da:	f002 fe49 	bl	8003670 <HAL_FDCAN_ActivateNotification>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <main+0x4c>
    {
      /* Notification Error */
      Error_Handler();
 80009e4:	f000 f9f6 	bl	8000dd4 <Error_Handler>
    }

  // Init sensor structs
  throttle_init(&throttle_sensor);
 80009e8:	4840      	ldr	r0, [pc, #256]	@ (8000aec <main+0x150>)
 80009ea:	f7ff fe5f 	bl	80006ac <throttle_init>
  steering_angle_init(&steering_sensor);
 80009ee:	4840      	ldr	r0, [pc, #256]	@ (8000af0 <main+0x154>)
 80009f0:	f7ff ff4c 	bl	800088c <steering_angle_init>

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80009f4:	2000      	movs	r0, #0
 80009f6:	f000 fb91 	bl	800111c <BSP_LED_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80009fa:	4b3e      	ldr	r3, [pc, #248]	@ (8000af4 <main+0x158>)
 80009fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a00:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000a02:	4b3c      	ldr	r3, [pc, #240]	@ (8000af4 <main+0x158>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000a08:	4b3a      	ldr	r3, [pc, #232]	@ (8000af4 <main+0x158>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000a0e:	4b39      	ldr	r3, [pc, #228]	@ (8000af4 <main+0x158>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000a14:	4b37      	ldr	r3, [pc, #220]	@ (8000af4 <main+0x158>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000a1a:	4936      	ldr	r1, [pc, #216]	@ (8000af4 <main+0x158>)
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	f000 fbb3 	bl	8001188 <BSP_COM_Init>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <main+0x90>
  {
    Error_Handler();
 8000a28:	f000 f9d4 	bl	8000dd4 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // Turn on the inverter


  int time_sum = 0;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	617b      	str	r3, [r7, #20]
  while (time_sum < 5000) {
 8000a30:	e007      	b.n	8000a42 <main+0xa6>
	 send_turn_on_inverter();
 8000a32:	f7ff fdc7 	bl	80005c4 <send_turn_on_inverter>

	 // CAN messages at 50 ms interval
	 time_sum += 50;
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	3332      	adds	r3, #50	@ 0x32
 8000a3a:	617b      	str	r3, [r7, #20]
	 HAL_Delay(50);
 8000a3c:	2032      	movs	r0, #50	@ 0x32
 8000a3e:	f000 fcc1 	bl	80013c4 <HAL_Delay>
  while (time_sum < 5000) {
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	ddf2      	ble.n	8000a32 <main+0x96>
  }

  uint32_t time_last_5ms = HAL_GetTick();
 8000a4c:	f000 fcae 	bl	80013ac <HAL_GetTick>
 8000a50:	6138      	str	r0, [r7, #16]
  uint32_t time_last_50ms = HAL_GetTick();
 8000a52:	f000 fcab 	bl	80013ac <HAL_GetTick>
 8000a56:	60f8      	str	r0, [r7, #12]
  uint32_t time_now;
  while (1)
  {
	 time_now = HAL_GetTick();
 8000a58:	f000 fca8 	bl	80013ac <HAL_GetTick>
 8000a5c:	60b8      	str	r0, [r7, #8]

	 // Display
	 if (time_now - time_last_5ms > 5) {
 8000a5e:	68ba      	ldr	r2, [r7, #8]
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	1ad3      	subs	r3, r2, r3
 8000a64:	2b05      	cmp	r3, #5
 8000a66:	d905      	bls.n	8000a74 <main+0xd8>
		 send_throttle_steering_display(&throttle_sensor, &steering_sensor);
 8000a68:	4921      	ldr	r1, [pc, #132]	@ (8000af0 <main+0x154>)
 8000a6a:	4820      	ldr	r0, [pc, #128]	@ (8000aec <main+0x150>)
 8000a6c:	f7ff fdde 	bl	800062c <send_throttle_steering_display>
		 time_last_5ms = time_now;  // update last time
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	613b      	str	r3, [r7, #16]
	 }

	 // Inverter
	 if (time_now - time_last_50ms > 50) {
 8000a74:	68ba      	ldr	r2, [r7, #8]
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	1ad3      	subs	r3, r2, r3
 8000a7a:	2b32      	cmp	r3, #50	@ 0x32
 8000a7c:	d904      	bls.n	8000a88 <main+0xec>
		 send_velocity_ref_inverter(&throttle_sensor);
 8000a7e:	481b      	ldr	r0, [pc, #108]	@ (8000aec <main+0x150>)
 8000a80:	f7ff fdac 	bl	80005dc <send_velocity_ref_inverter>
		 time_last_50ms = time_now;  // update last time
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	60fb      	str	r3, [r7, #12]
	 }

	 // Other tasks
	 if (adc_complete_flag) {
 8000a88:	4b1b      	ldr	r3, [pc, #108]	@ (8000af8 <main+0x15c>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d0e2      	beq.n	8000a58 <main+0xbc>
		 // Get throttle
		 convert_adc_throttle(&throttle_sensor, raw_adc_values[0]);
 8000a92:	4b13      	ldr	r3, [pc, #76]	@ (8000ae0 <main+0x144>)
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	4619      	mov	r1, r3
 8000a98:	4814      	ldr	r0, [pc, #80]	@ (8000aec <main+0x150>)
 8000a9a:	f7ff fe3f 	bl	800071c <convert_adc_throttle>
//	     SpeedReference = ThrottleValue*MaxRPM/100.0;  // TODO: remove

		 // Get steering angle
		 float steering_value = (raw_adc_values[1]-3200)/4095.0f*110.0f;
 8000a9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ae0 <main+0x144>)
 8000aa0:	885b      	ldrh	r3, [r3, #2]
 8000aa2:	f5a3 6348 	sub.w	r3, r3, #3200	@ 0xc80
 8000aa6:	ee07 3a90 	vmov	s15, r3
 8000aaa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000aae:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8000afc <main+0x160>
 8000ab2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ab6:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000b00 <main+0x164>
 8000aba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000abe:	edc7 7a01 	vstr	s15, [r7, #4]
		 steering_angle_avg(&steering_sensor, steering_value);
 8000ac2:	ed97 0a01 	vldr	s0, [r7, #4]
 8000ac6:	480a      	ldr	r0, [pc, #40]	@ (8000af0 <main+0x154>)
 8000ac8:	f7ff ff08 	bl	80008dc <steering_angle_avg>

		 // Reset ADC input
		 HAL_ADC_Start_DMA(&hadc2, (uint32_t*) raw_adc_values, 2);
 8000acc:	2202      	movs	r2, #2
 8000ace:	4904      	ldr	r1, [pc, #16]	@ (8000ae0 <main+0x144>)
 8000ad0:	4804      	ldr	r0, [pc, #16]	@ (8000ae4 <main+0x148>)
 8000ad2:	f001 f85d 	bl	8001b90 <HAL_ADC_Start_DMA>
		 adc_complete_flag = 0;
 8000ad6:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <main+0x15c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	701a      	strb	r2, [r3, #0]
	 time_now = HAL_GetTick();
 8000adc:	e7bc      	b.n	8000a58 <main+0xbc>
 8000ade:	bf00      	nop
 8000ae0:	200002d4 	.word	0x200002d4
 8000ae4:	2000004c 	.word	0x2000004c
 8000ae8:	20000118 	.word	0x20000118
 8000aec:	2000017c 	.word	0x2000017c
 8000af0:	20000214 	.word	0x20000214
 8000af4:	2000003c 	.word	0x2000003c
 8000af8:	200002d0 	.word	0x200002d0
 8000afc:	457ff000 	.word	0x457ff000
 8000b00:	42dc0000 	.word	0x42dc0000

08000b04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b094      	sub	sp, #80	@ 0x50
 8000b08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0a:	f107 0318 	add.w	r3, r7, #24
 8000b0e:	2238      	movs	r2, #56	@ 0x38
 8000b10:	2100      	movs	r1, #0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f004 ffd7 	bl	8005ac6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	601a      	str	r2, [r3, #0]
 8000b1e:	605a      	str	r2, [r3, #4]
 8000b20:	609a      	str	r2, [r3, #8]
 8000b22:	60da      	str	r2, [r3, #12]
 8000b24:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b26:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b2a:	f003 fab5 	bl	8004098 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b36:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b38:	2340      	movs	r3, #64	@ 0x40
 8000b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b40:	2302      	movs	r3, #2
 8000b42:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000b44:	2301      	movs	r3, #1
 8000b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000b48:	2308      	movs	r3, #8
 8000b4a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000b4c:	2308      	movs	r3, #8
 8000b4e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b50:	2302      	movs	r3, #2
 8000b52:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b54:	2302      	movs	r3, #2
 8000b56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b58:	f107 0318 	add.w	r3, r7, #24
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f003 fb4f 	bl	8004200 <HAL_RCC_OscConfig>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000b68:	f000 f934 	bl	8000dd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b6c:	230f      	movs	r3, #15
 8000b6e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b70:	2303      	movs	r3, #3
 8000b72:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b74:	2300      	movs	r3, #0
 8000b76:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	2102      	movs	r1, #2
 8000b84:	4618      	mov	r0, r3
 8000b86:	f003 fe4d 	bl	8004824 <HAL_RCC_ClockConfig>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000b90:	f000 f920 	bl	8000dd4 <Error_Handler>
  }
}
 8000b94:	bf00      	nop
 8000b96:	3750      	adds	r7, #80	@ 0x50
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b088      	sub	sp, #32
 8000ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ba2:	463b      	mov	r3, r7
 8000ba4:	2220      	movs	r2, #32
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f004 ff8c 	bl	8005ac6 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000bae:	4b32      	ldr	r3, [pc, #200]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000bb0:	4a32      	ldr	r2, [pc, #200]	@ (8000c7c <MX_ADC2_Init+0xe0>)
 8000bb2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000bb4:	4b30      	ldr	r3, [pc, #192]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000bb6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000bba:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000bbc:	4b2e      	ldr	r3, [pc, #184]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bc2:	4b2d      	ldr	r3, [pc, #180]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000bc8:	4b2b      	ldr	r3, [pc, #172]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bce:	4b2a      	ldr	r3, [pc, #168]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000bd4:	4b28      	ldr	r3, [pc, #160]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000bd6:	2208      	movs	r2, #8
 8000bd8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = ENABLE;
 8000bda:	4b27      	ldr	r3, [pc, #156]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000be0:	4b25      	ldr	r3, [pc, #148]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8000be6:	4b24      	ldr	r3, [pc, #144]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000be8:	2202      	movs	r2, #2
 8000bea:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000bec:	4b22      	ldr	r3, [pc, #136]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bf4:	4b20      	ldr	r3, [pc, #128]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000c00:	4b1d      	ldr	r3, [pc, #116]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c08:	4b1b      	ldr	r3, [pc, #108]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c16:	4818      	ldr	r0, [pc, #96]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000c18:	f000 fe36 	bl	8001888 <HAL_ADC_Init>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000c22:	f000 f8d7 	bl	8000dd4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c26:	4b16      	ldr	r3, [pc, #88]	@ (8000c80 <MX_ADC2_Init+0xe4>)
 8000c28:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c2a:	2306      	movs	r3, #6
 8000c2c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c32:	237f      	movs	r3, #127	@ 0x7f
 8000c34:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c36:	2304      	movs	r3, #4
 8000c38:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c3e:	463b      	mov	r3, r7
 8000c40:	4619      	mov	r1, r3
 8000c42:	480d      	ldr	r0, [pc, #52]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000c44:	f001 fa90 	bl	8002168 <HAL_ADC_ConfigChannel>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000c4e:	f000 f8c1 	bl	8000dd4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c52:	4b0c      	ldr	r3, [pc, #48]	@ (8000c84 <MX_ADC2_Init+0xe8>)
 8000c54:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c56:	230c      	movs	r3, #12
 8000c58:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c5a:	463b      	mov	r3, r7
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4806      	ldr	r0, [pc, #24]	@ (8000c78 <MX_ADC2_Init+0xdc>)
 8000c60:	f001 fa82 	bl	8002168 <HAL_ADC_ConfigChannel>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 8000c6a:	f000 f8b3 	bl	8000dd4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c6e:	bf00      	nop
 8000c70:	3720      	adds	r7, #32
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	2000004c 	.word	0x2000004c
 8000c7c:	50000100 	.word	0x50000100
 8000c80:	10c00010 	.word	0x10c00010
 8000c84:	04300002 	.word	0x04300002

08000c88 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000c8c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000c8e:	4a2e      	ldr	r2, [pc, #184]	@ (8000d48 <MX_FDCAN1_Init+0xc0>)
 8000c90:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000c92:	4b2c      	ldr	r3, [pc, #176]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c98:	4b2a      	ldr	r3, [pc, #168]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c9e:	4b29      	ldr	r3, [pc, #164]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000ca4:	4b27      	ldr	r3, [pc, #156]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000caa:	4b26      	ldr	r3, [pc, #152]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000cb0:	4b24      	ldr	r3, [pc, #144]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 8;
 8000cb6:	4b23      	ldr	r3, [pc, #140]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cb8:	2208      	movs	r2, #8
 8000cba:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000cbc:	4b21      	ldr	r3, [pc, #132]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8000cc2:	4b20      	ldr	r3, [pc, #128]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cc4:	220d      	movs	r2, #13
 8000cc6:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000cc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cca:	2202      	movs	r2, #2
 8000ccc:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000cce:	4b1d      	ldr	r3, [pc, #116]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000cda:	4b1a      	ldr	r3, [pc, #104]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cdc:	2201      	movs	r2, #1
 8000cde:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000ce0:	4b18      	ldr	r3, [pc, #96]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000ce6:	4b17      	ldr	r3, [pc, #92]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000cec:	4b15      	ldr	r3, [pc, #84]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000cf2:	4b14      	ldr	r3, [pc, #80]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000cf8:	4812      	ldr	r0, [pc, #72]	@ (8000d44 <MX_FDCAN1_Init+0xbc>)
 8000cfa:	f002 faf3 	bl	80032e4 <HAL_FDCAN_Init>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000d04:	f000 f866 	bl	8000dd4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  tx_header.Identifier = 0x301;  // no need to init address yet
 8000d08:	4b10      	ldr	r3, [pc, #64]	@ (8000d4c <MX_FDCAN1_Init+0xc4>)
 8000d0a:	f240 3201 	movw	r2, #769	@ 0x301
 8000d0e:	601a      	str	r2, [r3, #0]
    tx_header.IdType = FDCAN_STANDARD_ID;
 8000d10:	4b0e      	ldr	r3, [pc, #56]	@ (8000d4c <MX_FDCAN1_Init+0xc4>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	605a      	str	r2, [r3, #4]
    tx_header.TxFrameType = FDCAN_DATA_FRAME;
 8000d16:	4b0d      	ldr	r3, [pc, #52]	@ (8000d4c <MX_FDCAN1_Init+0xc4>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	609a      	str	r2, [r3, #8]
    tx_header.DataLength = FDCAN_DLC_BYTES_8;
 8000d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d4c <MX_FDCAN1_Init+0xc4>)
 8000d1e:	2208      	movs	r2, #8
 8000d20:	60da      	str	r2, [r3, #12]
    tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000d22:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <MX_FDCAN1_Init+0xc4>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	611a      	str	r2, [r3, #16]
    tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 8000d28:	4b08      	ldr	r3, [pc, #32]	@ (8000d4c <MX_FDCAN1_Init+0xc4>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	615a      	str	r2, [r3, #20]
    tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 8000d2e:	4b07      	ldr	r3, [pc, #28]	@ (8000d4c <MX_FDCAN1_Init+0xc4>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	619a      	str	r2, [r3, #24]
    tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000d34:	4b05      	ldr	r3, [pc, #20]	@ (8000d4c <MX_FDCAN1_Init+0xc4>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	61da      	str	r2, [r3, #28]
    tx_header.MessageMarker = 0;
 8000d3a:	4b04      	ldr	r3, [pc, #16]	@ (8000d4c <MX_FDCAN1_Init+0xc4>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	621a      	str	r2, [r3, #32]
  /* USER CODE END FDCAN1_Init 2 */

}
 8000d40:	bf00      	nop
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	20000118 	.word	0x20000118
 8000d48:	40006400 	.word	0x40006400
 8000d4c:	200002a4 	.word	0x200002a4

08000d50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d56:	4b12      	ldr	r3, [pc, #72]	@ (8000da0 <MX_DMA_Init+0x50>)
 8000d58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d5a:	4a11      	ldr	r2, [pc, #68]	@ (8000da0 <MX_DMA_Init+0x50>)
 8000d5c:	f043 0304 	orr.w	r3, r3, #4
 8000d60:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d62:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <MX_DMA_Init+0x50>)
 8000d64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d66:	f003 0304 	and.w	r3, r3, #4
 8000d6a:	607b      	str	r3, [r7, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000da0 <MX_DMA_Init+0x50>)
 8000d70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d72:	4a0b      	ldr	r2, [pc, #44]	@ (8000da0 <MX_DMA_Init+0x50>)
 8000d74:	f043 0301 	orr.w	r3, r3, #1
 8000d78:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d7a:	4b09      	ldr	r3, [pc, #36]	@ (8000da0 <MX_DMA_Init+0x50>)
 8000d7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d7e:	f003 0301 	and.w	r3, r3, #1
 8000d82:	603b      	str	r3, [r7, #0]
 8000d84:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2100      	movs	r1, #0
 8000d8a:	200b      	movs	r0, #11
 8000d8c:	f002 f803 	bl	8002d96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d90:	200b      	movs	r0, #11
 8000d92:	f002 f81a 	bl	8002dca <HAL_NVIC_EnableIRQ>

}
 8000d96:	bf00      	nop
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40021000 	.word	0x40021000

08000da4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000daa:	4b09      	ldr	r3, [pc, #36]	@ (8000dd0 <MX_GPIO_Init+0x2c>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dae:	4a08      	ldr	r2, [pc, #32]	@ (8000dd0 <MX_GPIO_Init+0x2c>)
 8000db0:	f043 0301 	orr.w	r3, r3, #1
 8000db4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000db6:	4b06      	ldr	r3, [pc, #24]	@ (8000dd0 <MX_GPIO_Init+0x2c>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	607b      	str	r3, [r7, #4]
 8000dc0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dc2:	bf00      	nop
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	40021000 	.word	0x40021000

08000dd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dd8:	b672      	cpsid	i
}
 8000dda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <Error_Handler+0x8>

08000de0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000de6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e24 <HAL_MspInit+0x44>)
 8000de8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dea:	4a0e      	ldr	r2, [pc, #56]	@ (8000e24 <HAL_MspInit+0x44>)
 8000dec:	f043 0301 	orr.w	r3, r3, #1
 8000df0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000df2:	4b0c      	ldr	r3, [pc, #48]	@ (8000e24 <HAL_MspInit+0x44>)
 8000df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	607b      	str	r3, [r7, #4]
 8000dfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dfe:	4b09      	ldr	r3, [pc, #36]	@ (8000e24 <HAL_MspInit+0x44>)
 8000e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e02:	4a08      	ldr	r2, [pc, #32]	@ (8000e24 <HAL_MspInit+0x44>)
 8000e04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e08:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e0a:	4b06      	ldr	r3, [pc, #24]	@ (8000e24 <HAL_MspInit+0x44>)
 8000e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e12:	603b      	str	r3, [r7, #0]
 8000e14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000e16:	f003 f9e3 	bl	80041e0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40021000 	.word	0x40021000

08000e28 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b09a      	sub	sp, #104	@ 0x68
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e30:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	605a      	str	r2, [r3, #4]
 8000e3a:	609a      	str	r2, [r3, #8]
 8000e3c:	60da      	str	r2, [r3, #12]
 8000e3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e40:	f107 0310 	add.w	r3, r7, #16
 8000e44:	2244      	movs	r2, #68	@ 0x44
 8000e46:	2100      	movs	r1, #0
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f004 fe3c 	bl	8005ac6 <memset>
  if(hadc->Instance==ADC2)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a38      	ldr	r2, [pc, #224]	@ (8000f34 <HAL_ADC_MspInit+0x10c>)
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d168      	bne.n	8000f2a <HAL_ADC_MspInit+0x102>

    /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000e58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e5c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8000e5e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e64:	f107 0310 	add.w	r3, r7, #16
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f003 fef7 	bl	8004c5c <HAL_RCCEx_PeriphCLKConfig>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000e74:	f7ff ffae 	bl	8000dd4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000e78:	4b2f      	ldr	r3, [pc, #188]	@ (8000f38 <HAL_ADC_MspInit+0x110>)
 8000e7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e7c:	4a2e      	ldr	r2, [pc, #184]	@ (8000f38 <HAL_ADC_MspInit+0x110>)
 8000e7e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e84:	4b2c      	ldr	r3, [pc, #176]	@ (8000f38 <HAL_ADC_MspInit+0x110>)
 8000e86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e90:	4b29      	ldr	r3, [pc, #164]	@ (8000f38 <HAL_ADC_MspInit+0x110>)
 8000e92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e94:	4a28      	ldr	r2, [pc, #160]	@ (8000f38 <HAL_ADC_MspInit+0x110>)
 8000e96:	f043 0301 	orr.w	r3, r3, #1
 8000e9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e9c:	4b26      	ldr	r3, [pc, #152]	@ (8000f38 <HAL_ADC_MspInit+0x110>)
 8000e9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea0:	f003 0301 	and.w	r3, r3, #1
 8000ea4:	60bb      	str	r3, [r7, #8]
 8000ea6:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA0     ------> ADC2_IN1
    PA7     ------> ADC2_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_7;
 8000ea8:	2381      	movs	r3, #129	@ 0x81
 8000eaa:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eac:	2303      	movs	r3, #3
 8000eae:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ebe:	f002 ff37 	bl	8003d30 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 8000ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000ec4:	4a1e      	ldr	r2, [pc, #120]	@ (8000f40 <HAL_ADC_MspInit+0x118>)
 8000ec6:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000ec8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000eca:	2224      	movs	r2, #36	@ 0x24
 8000ecc:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ece:	4b1b      	ldr	r3, [pc, #108]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ed4:	4b19      	ldr	r3, [pc, #100]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000eda:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000edc:	2280      	movs	r2, #128	@ 0x80
 8000ede:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ee0:	4b16      	ldr	r3, [pc, #88]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000ee2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ee6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ee8:	4b14      	ldr	r3, [pc, #80]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000eea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000eee:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 8000ef0:	4b12      	ldr	r3, [pc, #72]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8000ef6:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000ef8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000efc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000efe:	480f      	ldr	r0, [pc, #60]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000f00:	f001 ff7e 	bl	8002e00 <HAL_DMA_Init>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <HAL_ADC_MspInit+0xe6>
    {
      Error_Handler();
 8000f0a:	f7ff ff63 	bl	8000dd4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a0a      	ldr	r2, [pc, #40]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000f12:	655a      	str	r2, [r3, #84]	@ 0x54
 8000f14:	4a09      	ldr	r2, [pc, #36]	@ (8000f3c <HAL_ADC_MspInit+0x114>)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	2012      	movs	r0, #18
 8000f20:	f001 ff39 	bl	8002d96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000f24:	2012      	movs	r0, #18
 8000f26:	f001 ff50 	bl	8002dca <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC2_MspInit 1 */

  }

}
 8000f2a:	bf00      	nop
 8000f2c:	3768      	adds	r7, #104	@ 0x68
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	50000100 	.word	0x50000100
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	200000b8 	.word	0x200000b8
 8000f40:	40020008 	.word	0x40020008

08000f44 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b09a      	sub	sp, #104	@ 0x68
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
 8000f5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f5c:	f107 0310 	add.w	r3, r7, #16
 8000f60:	2244      	movs	r2, #68	@ 0x44
 8000f62:	2100      	movs	r1, #0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f004 fdae 	bl	8005ac6 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a24      	ldr	r2, [pc, #144]	@ (8001000 <HAL_FDCAN_MspInit+0xbc>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d141      	bne.n	8000ff8 <HAL_FDCAN_MspInit+0xb4>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000f74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f78:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000f7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000f7e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f80:	f107 0310 	add.w	r3, r7, #16
 8000f84:	4618      	mov	r0, r3
 8000f86:	f003 fe69 	bl	8004c5c <HAL_RCCEx_PeriphCLKConfig>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000f90:	f7ff ff20 	bl	8000dd4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000f94:	4b1b      	ldr	r3, [pc, #108]	@ (8001004 <HAL_FDCAN_MspInit+0xc0>)
 8000f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f98:	4a1a      	ldr	r2, [pc, #104]	@ (8001004 <HAL_FDCAN_MspInit+0xc0>)
 8000f9a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fa0:	4b18      	ldr	r3, [pc, #96]	@ (8001004 <HAL_FDCAN_MspInit+0xc0>)
 8000fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fac:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <HAL_FDCAN_MspInit+0xc0>)
 8000fae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb0:	4a14      	ldr	r2, [pc, #80]	@ (8001004 <HAL_FDCAN_MspInit+0xc0>)
 8000fb2:	f043 0301 	orr.w	r3, r3, #1
 8000fb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb8:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <HAL_FDCAN_MspInit+0xc0>)
 8000fba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fbc:	f003 0301 	and.w	r3, r3, #1
 8000fc0:	60bb      	str	r3, [r7, #8]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000fc4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000fc8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000fd6:	2309      	movs	r3, #9
 8000fd8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fda:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fde:	4619      	mov	r1, r3
 8000fe0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe4:	f002 fea4 	bl	8003d30 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2100      	movs	r1, #0
 8000fec:	2015      	movs	r0, #21
 8000fee:	f001 fed2 	bl	8002d96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000ff2:	2015      	movs	r0, #21
 8000ff4:	f001 fee9 	bl	8002dca <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000ff8:	bf00      	nop
 8000ffa:	3768      	adds	r7, #104	@ 0x68
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40006400 	.word	0x40006400
 8001004:	40021000 	.word	0x40021000

08001008 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <NMI_Handler+0x4>

08001010 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <HardFault_Handler+0x4>

08001018 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <MemManage_Handler+0x4>

08001020 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <BusFault_Handler+0x4>

08001028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <UsageFault_Handler+0x4>

08001030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr

0800103e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800103e:	b480      	push	{r7}
 8001040:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001042:	bf00      	nop
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800105e:	f000 f993 	bl	8001388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <DMA1_Channel1_IRQHandler+0x10>)
 800106e:	f001 ffea 	bl	8003046 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	200000b8 	.word	0x200000b8

0800107c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <ADC1_2_IRQHandler+0x10>)
 8001082:	f000 fe39 	bl	8001cf8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	2000004c 	.word	0x2000004c

08001090 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001094:	4802      	ldr	r0, [pc, #8]	@ (80010a0 <FDCAN1_IT0_IRQHandler+0x10>)
 8001096:	f002 fbd1 	bl	800383c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000118 	.word	0x20000118

080010a4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <SystemInit+0x20>)
 80010aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010ae:	4a05      	ldr	r2, [pc, #20]	@ (80010c4 <SystemInit+0x20>)
 80010b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010c8:	480d      	ldr	r0, [pc, #52]	@ (8001100 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010ca:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80010cc:	f7ff ffea 	bl	80010a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010d0:	480c      	ldr	r0, [pc, #48]	@ (8001104 <LoopForever+0x6>)
  ldr r1, =_edata
 80010d2:	490d      	ldr	r1, [pc, #52]	@ (8001108 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010d4:	4a0d      	ldr	r2, [pc, #52]	@ (800110c <LoopForever+0xe>)
  movs r3, #0
 80010d6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80010d8:	e002      	b.n	80010e0 <LoopCopyDataInit>

080010da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010de:	3304      	adds	r3, #4

080010e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010e4:	d3f9      	bcc.n	80010da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001110 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001114 <LoopForever+0x16>)
  movs r3, #0
 80010ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010ec:	e001      	b.n	80010f2 <LoopFillZerobss>

080010ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010f0:	3204      	adds	r2, #4

080010f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010f4:	d3fb      	bcc.n	80010ee <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80010f6:	f004 fcef 	bl	8005ad8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010fa:	f7ff fc4f 	bl	800099c <main>

080010fe <LoopForever>:

LoopForever:
    b LoopForever
 80010fe:	e7fe      	b.n	80010fe <LoopForever>
  ldr   r0, =_estack
 8001100:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001104:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001108:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 800110c:	08005b88 	.word	0x08005b88
  ldr r2, =_sbss
 8001110:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001114:	20000370 	.word	0x20000370

08001118 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001118:	e7fe      	b.n	8001118 <COMP1_2_3_IRQHandler>
	...

0800111c <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b088      	sub	sp, #32
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8001126:	4b16      	ldr	r3, [pc, #88]	@ (8001180 <BSP_LED_Init+0x64>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	4a15      	ldr	r2, [pc, #84]	@ (8001180 <BSP_LED_Init+0x64>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001132:	4b13      	ldr	r3, [pc, #76]	@ (8001180 <BSP_LED_Init+0x64>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 800113e:	2320      	movs	r3, #32
 8001140:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001142:	2301      	movs	r3, #1
 8001144:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800114a:	2303      	movs	r3, #3
 800114c:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	4a0c      	ldr	r2, [pc, #48]	@ (8001184 <BSP_LED_Init+0x68>)
 8001152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001156:	f107 020c 	add.w	r2, r7, #12
 800115a:	4611      	mov	r1, r2
 800115c:	4618      	mov	r0, r3
 800115e:	f002 fde7 	bl	8003d30 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	4a07      	ldr	r2, [pc, #28]	@ (8001184 <BSP_LED_Init+0x68>)
 8001166:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800116a:	2120      	movs	r1, #32
 800116c:	2200      	movs	r2, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f002 ff60 	bl	8004034 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	3720      	adds	r7, #32
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40021000 	.word	0x40021000
 8001184:	2000000c 	.word	0x2000000c

08001188 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	6039      	str	r1, [r7, #0]
 8001192:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	2b01      	cmp	r3, #1
 800119c:	d903      	bls.n	80011a6 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800119e:	f06f 0301 	mvn.w	r3, #1
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	e018      	b.n	80011d8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	2294      	movs	r2, #148	@ 0x94
 80011aa:	fb02 f303 	mul.w	r3, r2, r3
 80011ae:	4a0d      	ldr	r2, [pc, #52]	@ (80011e4 <BSP_COM_Init+0x5c>)
 80011b0:	4413      	add	r3, r2
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 f84a 	bl	800124c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	2294      	movs	r2, #148	@ 0x94
 80011bc:	fb02 f303 	mul.w	r3, r2, r3
 80011c0:	4a08      	ldr	r2, [pc, #32]	@ (80011e4 <BSP_COM_Init+0x5c>)
 80011c2:	4413      	add	r3, r2
 80011c4:	6839      	ldr	r1, [r7, #0]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 f80e 	bl	80011e8 <MX_LPUART1_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d002      	beq.n	80011d8 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 80011d2:	f06f 0303 	mvn.w	r3, #3
 80011d6:	e000      	b.n	80011da <BSP_COM_Init+0x52>
    }
  }

  return ret;
 80011d8:	68fb      	ldr	r3, [r7, #12]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200002d8 	.word	0x200002d8

080011e8 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <MX_LPUART1_Init+0x60>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	220c      	movs	r2, #12
 8001206:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	895b      	ldrh	r3, [r3, #10]
 800120c:	461a      	mov	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685a      	ldr	r2, [r3, #4]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	891b      	ldrh	r3, [r3, #8]
 800121e:	461a      	mov	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	899b      	ldrh	r3, [r3, #12]
 8001228:	461a      	mov	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001234:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f003 ff00 	bl	800503c <HAL_UART_Init>
 800123c:	4603      	mov	r3, r0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000010 	.word	0x20000010

0800124c <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08a      	sub	sp, #40	@ 0x28
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001254:	4b22      	ldr	r3, [pc, #136]	@ (80012e0 <COM1_MspInit+0x94>)
 8001256:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001258:	4a21      	ldr	r2, [pc, #132]	@ (80012e0 <COM1_MspInit+0x94>)
 800125a:	f043 0301 	orr.w	r3, r3, #1
 800125e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001260:	4b1f      	ldr	r3, [pc, #124]	@ (80012e0 <COM1_MspInit+0x94>)
 8001262:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001264:	f003 0301 	and.w	r3, r3, #1
 8001268:	613b      	str	r3, [r7, #16]
 800126a:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800126c:	4b1c      	ldr	r3, [pc, #112]	@ (80012e0 <COM1_MspInit+0x94>)
 800126e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001270:	4a1b      	ldr	r2, [pc, #108]	@ (80012e0 <COM1_MspInit+0x94>)
 8001272:	f043 0301 	orr.w	r3, r3, #1
 8001276:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001278:	4b19      	ldr	r3, [pc, #100]	@ (80012e0 <COM1_MspInit+0x94>)
 800127a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001284:	4b16      	ldr	r3, [pc, #88]	@ (80012e0 <COM1_MspInit+0x94>)
 8001286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001288:	4a15      	ldr	r2, [pc, #84]	@ (80012e0 <COM1_MspInit+0x94>)
 800128a:	f043 0301 	orr.w	r3, r3, #1
 800128e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001290:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <COM1_MspInit+0x94>)
 8001292:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001294:	f003 0301 	and.w	r3, r3, #1
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 800129c:	2304      	movs	r3, #4
 800129e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80012a0:	2302      	movs	r3, #2
 80012a2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80012a4:	2302      	movs	r3, #2
 80012a6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80012a8:	2301      	movs	r3, #1
 80012aa:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80012ac:	230c      	movs	r3, #12
 80012ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4619      	mov	r1, r3
 80012b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ba:	f002 fd39 	bl	8003d30 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80012be:	2308      	movs	r3, #8
 80012c0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80012c2:	2302      	movs	r3, #2
 80012c4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80012c6:	230c      	movs	r3, #12
 80012c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80012ca:	f107 0314 	add.w	r3, r7, #20
 80012ce:	4619      	mov	r1, r3
 80012d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012d4:	f002 fd2c 	bl	8003d30 <HAL_GPIO_Init>
}
 80012d8:	bf00      	nop
 80012da:	3728      	adds	r7, #40	@ 0x28
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	40021000 	.word	0x40021000

080012e4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012ea:	2300      	movs	r3, #0
 80012ec:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ee:	2003      	movs	r0, #3
 80012f0:	f001 fd46 	bl	8002d80 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012f4:	2000      	movs	r0, #0
 80012f6:	f000 f80d 	bl	8001314 <HAL_InitTick>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d002      	beq.n	8001306 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	e001      	b.n	800130a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001306:	f7ff fd6b 	bl	8000de0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800130a:	79fb      	ldrb	r3, [r7, #7]

}
 800130c:	4618      	mov	r0, r3
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800131c:	2300      	movs	r3, #0
 800131e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001320:	4b16      	ldr	r3, [pc, #88]	@ (800137c <HAL_InitTick+0x68>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d022      	beq.n	800136e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001328:	4b15      	ldr	r3, [pc, #84]	@ (8001380 <HAL_InitTick+0x6c>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4b13      	ldr	r3, [pc, #76]	@ (800137c <HAL_InitTick+0x68>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001334:	fbb1 f3f3 	udiv	r3, r1, r3
 8001338:	fbb2 f3f3 	udiv	r3, r2, r3
 800133c:	4618      	mov	r0, r3
 800133e:	f001 fd52 	bl	8002de6 <HAL_SYSTICK_Config>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d10f      	bne.n	8001368 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2b0f      	cmp	r3, #15
 800134c:	d809      	bhi.n	8001362 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800134e:	2200      	movs	r2, #0
 8001350:	6879      	ldr	r1, [r7, #4]
 8001352:	f04f 30ff 	mov.w	r0, #4294967295
 8001356:	f001 fd1e 	bl	8002d96 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800135a:	4a0a      	ldr	r2, [pc, #40]	@ (8001384 <HAL_InitTick+0x70>)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6013      	str	r3, [r2, #0]
 8001360:	e007      	b.n	8001372 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	73fb      	strb	r3, [r7, #15]
 8001366:	e004      	b.n	8001372 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	73fb      	strb	r3, [r7, #15]
 800136c:	e001      	b.n	8001372 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001372:	7bfb      	ldrb	r3, [r7, #15]
}
 8001374:	4618      	mov	r0, r3
 8001376:	3710      	adds	r7, #16
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20000018 	.word	0x20000018
 8001380:	20000008 	.word	0x20000008
 8001384:	20000014 	.word	0x20000014

08001388 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800138c:	4b05      	ldr	r3, [pc, #20]	@ (80013a4 <HAL_IncTick+0x1c>)
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	4b05      	ldr	r3, [pc, #20]	@ (80013a8 <HAL_IncTick+0x20>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4413      	add	r3, r2
 8001396:	4a03      	ldr	r2, [pc, #12]	@ (80013a4 <HAL_IncTick+0x1c>)
 8001398:	6013      	str	r3, [r2, #0]
}
 800139a:	bf00      	nop
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	2000036c 	.word	0x2000036c
 80013a8:	20000018 	.word	0x20000018

080013ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  return uwTick;
 80013b0:	4b03      	ldr	r3, [pc, #12]	@ (80013c0 <HAL_GetTick+0x14>)
 80013b2:	681b      	ldr	r3, [r3, #0]
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	2000036c 	.word	0x2000036c

080013c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013cc:	f7ff ffee 	bl	80013ac <HAL_GetTick>
 80013d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013dc:	d004      	beq.n	80013e8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80013de:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <HAL_Delay+0x40>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	68fa      	ldr	r2, [r7, #12]
 80013e4:	4413      	add	r3, r2
 80013e6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013e8:	bf00      	nop
 80013ea:	f7ff ffdf 	bl	80013ac <HAL_GetTick>
 80013ee:	4602      	mov	r2, r0
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d8f7      	bhi.n	80013ea <HAL_Delay+0x26>
  {
  }
}
 80013fa:	bf00      	nop
 80013fc:	bf00      	nop
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20000018 	.word	0x20000018

08001408 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	431a      	orrs	r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	609a      	str	r2, [r3, #8]
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800142e:	b480      	push	{r7}
 8001430:	b083      	sub	sp, #12
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
 8001436:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	431a      	orrs	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	609a      	str	r2, [r3, #8]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001470:	b480      	push	{r7}
 8001472:	b087      	sub	sp, #28
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
 800147c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	3360      	adds	r3, #96	@ 0x60
 8001482:	461a      	mov	r2, r3
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4b08      	ldr	r3, [pc, #32]	@ (80014b4 <LL_ADC_SetOffset+0x44>)
 8001492:	4013      	ands	r3, r2
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800149a:	683a      	ldr	r2, [r7, #0]
 800149c:	430a      	orrs	r2, r1
 800149e:	4313      	orrs	r3, r2
 80014a0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80014a8:	bf00      	nop
 80014aa:	371c      	adds	r7, #28
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	03fff000 	.word	0x03fff000

080014b8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	3360      	adds	r3, #96	@ 0x60
 80014c6:	461a      	mov	r2, r3
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4413      	add	r3, r2
 80014ce:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3714      	adds	r7, #20
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b087      	sub	sp, #28
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	3360      	adds	r3, #96	@ 0x60
 80014f4:	461a      	mov	r2, r3
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	4413      	add	r3, r2
 80014fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	431a      	orrs	r2, r3
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800150e:	bf00      	nop
 8001510:	371c      	adds	r7, #28
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800151a:	b480      	push	{r7}
 800151c:	b087      	sub	sp, #28
 800151e:	af00      	add	r7, sp, #0
 8001520:	60f8      	str	r0, [r7, #12]
 8001522:	60b9      	str	r1, [r7, #8]
 8001524:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	3360      	adds	r3, #96	@ 0x60
 800152a:	461a      	mov	r2, r3
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4413      	add	r3, r2
 8001532:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	431a      	orrs	r2, r3
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001544:	bf00      	nop
 8001546:	371c      	adds	r7, #28
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001550:	b480      	push	{r7}
 8001552:	b087      	sub	sp, #28
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	3360      	adds	r3, #96	@ 0x60
 8001560:	461a      	mov	r2, r3
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	4413      	add	r3, r2
 8001568:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	431a      	orrs	r2, r3
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800157a:	bf00      	nop
 800157c:	371c      	adds	r7, #28
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
 800158e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	695b      	ldr	r3, [r3, #20]
 8001594:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	431a      	orrs	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	615a      	str	r2, [r3, #20]
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d101      	bne.n	80015c4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80015c0:	2301      	movs	r3, #1
 80015c2:	e000      	b.n	80015c6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr

080015d2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80015d2:	b480      	push	{r7}
 80015d4:	b087      	sub	sp, #28
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	60f8      	str	r0, [r7, #12]
 80015da:	60b9      	str	r1, [r7, #8]
 80015dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	3330      	adds	r3, #48	@ 0x30
 80015e2:	461a      	mov	r2, r3
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	0a1b      	lsrs	r3, r3, #8
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	f003 030c 	and.w	r3, r3, #12
 80015ee:	4413      	add	r3, r2
 80015f0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	f003 031f 	and.w	r3, r3, #31
 80015fc:	211f      	movs	r1, #31
 80015fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001602:	43db      	mvns	r3, r3
 8001604:	401a      	ands	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	0e9b      	lsrs	r3, r3, #26
 800160a:	f003 011f 	and.w	r1, r3, #31
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	f003 031f 	and.w	r3, r3, #31
 8001614:	fa01 f303 	lsl.w	r3, r1, r3
 8001618:	431a      	orrs	r2, r3
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800161e:	bf00      	nop
 8001620:	371c      	adds	r7, #28
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001636:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800163a:	2b00      	cmp	r3, #0
 800163c:	d101      	bne.n	8001642 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800163e:	2301      	movs	r3, #1
 8001640:	e000      	b.n	8001644 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001642:	2300      	movs	r3, #0
}
 8001644:	4618      	mov	r0, r3
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001650:	b480      	push	{r7}
 8001652:	b087      	sub	sp, #28
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	3314      	adds	r3, #20
 8001660:	461a      	mov	r2, r3
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	0e5b      	lsrs	r3, r3, #25
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	4413      	add	r3, r2
 800166e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	0d1b      	lsrs	r3, r3, #20
 8001678:	f003 031f 	and.w	r3, r3, #31
 800167c:	2107      	movs	r1, #7
 800167e:	fa01 f303 	lsl.w	r3, r1, r3
 8001682:	43db      	mvns	r3, r3
 8001684:	401a      	ands	r2, r3
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	0d1b      	lsrs	r3, r3, #20
 800168a:	f003 031f 	and.w	r3, r3, #31
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	fa01 f303 	lsl.w	r3, r1, r3
 8001694:	431a      	orrs	r2, r3
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800169a:	bf00      	nop
 800169c:	371c      	adds	r7, #28
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016c0:	43db      	mvns	r3, r3
 80016c2:	401a      	ands	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f003 0318 	and.w	r3, r3, #24
 80016ca:	4908      	ldr	r1, [pc, #32]	@ (80016ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80016cc:	40d9      	lsrs	r1, r3
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	400b      	ands	r3, r1
 80016d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016d6:	431a      	orrs	r2, r3
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	0007ffff 	.word	0x0007ffff

080016f0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	f003 031f 	and.w	r3, r3, #31
}
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800171c:	4618      	mov	r0, r3
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001738:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6093      	str	r3, [r2, #8]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800175c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001760:	d101      	bne.n	8001766 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001762:	2301      	movs	r3, #1
 8001764:	e000      	b.n	8001768 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001766:	2300      	movs	r3, #0
}
 8001768:	4618      	mov	r0, r3
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001784:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001788:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80017b0:	d101      	bne.n	80017b6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80017b2:	2301      	movs	r3, #1
 80017b4:	e000      	b.n	80017b8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80017b6:	2300      	movs	r3, #0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80017d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80017d8:	f043 0201 	orr.w	r2, r3, #1
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f003 0301 	and.w	r3, r3, #1
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d101      	bne.n	8001804 <LL_ADC_IsEnabled+0x18>
 8001800:	2301      	movs	r3, #1
 8001802:	e000      	b.n	8001806 <LL_ADC_IsEnabled+0x1a>
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001812:	b480      	push	{r7}
 8001814:	b083      	sub	sp, #12
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001822:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001826:	f043 0204 	orr.w	r2, r3, #4
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800183a:	b480      	push	{r7}
 800183c:	b083      	sub	sp, #12
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f003 0304 	and.w	r3, r3, #4
 800184a:	2b04      	cmp	r3, #4
 800184c:	d101      	bne.n	8001852 <LL_ADC_REG_IsConversionOngoing+0x18>
 800184e:	2301      	movs	r3, #1
 8001850:	e000      	b.n	8001854 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001852:	2300      	movs	r3, #0
}
 8001854:	4618      	mov	r0, r3
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f003 0308 	and.w	r3, r3, #8
 8001870:	2b08      	cmp	r3, #8
 8001872:	d101      	bne.n	8001878 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001874:	2301      	movs	r3, #1
 8001876:	e000      	b.n	800187a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
	...

08001888 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001888:	b590      	push	{r4, r7, lr}
 800188a:	b089      	sub	sp, #36	@ 0x24
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001890:	2300      	movs	r3, #0
 8001892:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d101      	bne.n	80018a2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e167      	b.n	8001b72 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d109      	bne.n	80018c4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f7ff fab9 	bl	8000e28 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff3f 	bl	800174c <LL_ADC_IsDeepPowerDownEnabled>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d004      	beq.n	80018de <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff ff25 	bl	8001728 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff ff5a 	bl	800179c <LL_ADC_IsInternalRegulatorEnabled>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d115      	bne.n	800191a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff ff3e 	bl	8001774 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80018f8:	4ba0      	ldr	r3, [pc, #640]	@ (8001b7c <HAL_ADC_Init+0x2f4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	099b      	lsrs	r3, r3, #6
 80018fe:	4aa0      	ldr	r2, [pc, #640]	@ (8001b80 <HAL_ADC_Init+0x2f8>)
 8001900:	fba2 2303 	umull	r2, r3, r2, r3
 8001904:	099b      	lsrs	r3, r3, #6
 8001906:	3301      	adds	r3, #1
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800190c:	e002      	b.n	8001914 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	3b01      	subs	r3, #1
 8001912:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d1f9      	bne.n	800190e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff ff3c 	bl	800179c <LL_ADC_IsInternalRegulatorEnabled>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d10d      	bne.n	8001946 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800192e:	f043 0210 	orr.w	r2, r3, #16
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800193a:	f043 0201 	orr.w	r2, r3, #1
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff ff75 	bl	800183a <LL_ADC_REG_IsConversionOngoing>
 8001950:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001956:	f003 0310 	and.w	r3, r3, #16
 800195a:	2b00      	cmp	r3, #0
 800195c:	f040 8100 	bne.w	8001b60 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	2b00      	cmp	r3, #0
 8001964:	f040 80fc 	bne.w	8001b60 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800196c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001970:	f043 0202 	orr.w	r2, r3, #2
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff ff35 	bl	80017ec <LL_ADC_IsEnabled>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d111      	bne.n	80019ac <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001988:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800198c:	f7ff ff2e 	bl	80017ec <LL_ADC_IsEnabled>
 8001990:	4604      	mov	r4, r0
 8001992:	487c      	ldr	r0, [pc, #496]	@ (8001b84 <HAL_ADC_Init+0x2fc>)
 8001994:	f7ff ff2a 	bl	80017ec <LL_ADC_IsEnabled>
 8001998:	4603      	mov	r3, r0
 800199a:	4323      	orrs	r3, r4
 800199c:	2b00      	cmp	r3, #0
 800199e:	d105      	bne.n	80019ac <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	4619      	mov	r1, r3
 80019a6:	4878      	ldr	r0, [pc, #480]	@ (8001b88 <HAL_ADC_Init+0x300>)
 80019a8:	f7ff fd2e 	bl	8001408 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	7f5b      	ldrb	r3, [r3, #29]
 80019b0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019b6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80019bc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80019c2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80019ca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019cc:	4313      	orrs	r3, r2
 80019ce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d106      	bne.n	80019e8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019de:	3b01      	subs	r3, #1
 80019e0:	045b      	lsls	r3, r3, #17
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d009      	beq.n	8001a04 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019f4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68da      	ldr	r2, [r3, #12]
 8001a0a:	4b60      	ldr	r3, [pc, #384]	@ (8001b8c <HAL_ADC_Init+0x304>)
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	6812      	ldr	r2, [r2, #0]
 8001a12:	69b9      	ldr	r1, [r7, #24]
 8001a14:	430b      	orrs	r3, r1
 8001a16:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff ff14 	bl	8001860 <LL_ADC_INJ_IsConversionOngoing>
 8001a38:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d16d      	bne.n	8001b1c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d16a      	bne.n	8001b1c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a4a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001a52:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a54:	4313      	orrs	r3, r2
 8001a56:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001a62:	f023 0302 	bic.w	r3, r3, #2
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	6812      	ldr	r2, [r2, #0]
 8001a6a:	69b9      	ldr	r1, [r7, #24]
 8001a6c:	430b      	orrs	r3, r1
 8001a6e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	691b      	ldr	r3, [r3, #16]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d017      	beq.n	8001aa8 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	691a      	ldr	r2, [r3, #16]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001a86:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001a90:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001a94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	6911      	ldr	r1, [r2, #16]
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	6812      	ldr	r2, [r2, #0]
 8001aa0:	430b      	orrs	r3, r1
 8001aa2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001aa6:	e013      	b.n	8001ad0 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	691a      	ldr	r2, [r3, #16]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001ab6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	6812      	ldr	r2, [r2, #0]
 8001ac4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001ac8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001acc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	d118      	bne.n	8001b0c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001ae4:	f023 0304 	bic.w	r3, r3, #4
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001af0:	4311      	orrs	r1, r2
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001af6:	4311      	orrs	r1, r2
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001afc:	430a      	orrs	r2, r1
 8001afe:	431a      	orrs	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f042 0201 	orr.w	r2, r2, #1
 8001b08:	611a      	str	r2, [r3, #16]
 8001b0a:	e007      	b.n	8001b1c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	691a      	ldr	r2, [r3, #16]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f022 0201 	bic.w	r2, r2, #1
 8001b1a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	695b      	ldr	r3, [r3, #20]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d10c      	bne.n	8001b3e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	f023 010f 	bic.w	r1, r3, #15
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	1e5a      	subs	r2, r3, #1
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b3c:	e007      	b.n	8001b4e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f022 020f 	bic.w	r2, r2, #15
 8001b4c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b52:	f023 0303 	bic.w	r3, r3, #3
 8001b56:	f043 0201 	orr.w	r2, r3, #1
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001b5e:	e007      	b.n	8001b70 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b64:	f043 0210 	orr.w	r2, r3, #16
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001b70:	7ffb      	ldrb	r3, [r7, #31]
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3724      	adds	r7, #36	@ 0x24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd90      	pop	{r4, r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000008 	.word	0x20000008
 8001b80:	053e2d63 	.word	0x053e2d63
 8001b84:	50000100 	.word	0x50000100
 8001b88:	50000300 	.word	0x50000300
 8001b8c:	fff04007 	.word	0xfff04007

08001b90 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b9c:	4851      	ldr	r0, [pc, #324]	@ (8001ce4 <HAL_ADC_Start_DMA+0x154>)
 8001b9e:	f7ff fda7 	bl	80016f0 <LL_ADC_GetMultimode>
 8001ba2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff fe46 	bl	800183a <LL_ADC_REG_IsConversionOngoing>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f040 808f 	bne.w	8001cd4 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d101      	bne.n	8001bc4 <HAL_ADC_Start_DMA+0x34>
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	e08a      	b.n	8001cda <HAL_ADC_Start_DMA+0x14a>
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d005      	beq.n	8001bde <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	2b05      	cmp	r3, #5
 8001bd6:	d002      	beq.n	8001bde <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	2b09      	cmp	r3, #9
 8001bdc:	d173      	bne.n	8001cc6 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001bde:	68f8      	ldr	r0, [r7, #12]
 8001be0:	f000 feb2 	bl	8002948 <ADC_Enable>
 8001be4:	4603      	mov	r3, r0
 8001be6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001be8:	7dfb      	ldrb	r3, [r7, #23]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d166      	bne.n	8001cbc <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001bf6:	f023 0301 	bic.w	r3, r3, #1
 8001bfa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a38      	ldr	r2, [pc, #224]	@ (8001ce8 <HAL_ADC_Start_DMA+0x158>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d002      	beq.n	8001c12 <HAL_ADC_Start_DMA+0x82>
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	e001      	b.n	8001c16 <HAL_ADC_Start_DMA+0x86>
 8001c12:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	6812      	ldr	r2, [r2, #0]
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d002      	beq.n	8001c24 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d105      	bne.n	8001c30 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c28:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d006      	beq.n	8001c4a <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c40:	f023 0206 	bic.w	r2, r3, #6
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	661a      	str	r2, [r3, #96]	@ 0x60
 8001c48:	e002      	b.n	8001c50 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c54:	4a25      	ldr	r2, [pc, #148]	@ (8001cec <HAL_ADC_Start_DMA+0x15c>)
 8001c56:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c5c:	4a24      	ldr	r2, [pc, #144]	@ (8001cf0 <HAL_ADC_Start_DMA+0x160>)
 8001c5e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c64:	4a23      	ldr	r2, [pc, #140]	@ (8001cf4 <HAL_ADC_Start_DMA+0x164>)
 8001c66:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	221c      	movs	r2, #28
 8001c6e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	685a      	ldr	r2, [r3, #4]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 0210 	orr.w	r2, r2, #16
 8001c86:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	68da      	ldr	r2, [r3, #12]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f042 0201 	orr.w	r2, r2, #1
 8001c96:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	3340      	adds	r3, #64	@ 0x40
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	68ba      	ldr	r2, [r7, #8]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f001 f952 	bl	8002f50 <HAL_DMA_Start_IT>
 8001cac:	4603      	mov	r3, r0
 8001cae:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff fdac 	bl	8001812 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001cba:	e00d      	b.n	8001cd8 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8001cc4:	e008      	b.n	8001cd8 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001cd2:	e001      	b.n	8001cd8 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001cd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	50000300 	.word	0x50000300
 8001ce8:	50000100 	.word	0x50000100
 8001cec:	08002a55 	.word	0x08002a55
 8001cf0:	08002b2d 	.word	0x08002b2d
 8001cf4:	08002b49 	.word	0x08002b49

08001cf8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	@ 0x28
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001d00:	2300      	movs	r3, #0
 8001d02:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d14:	4883      	ldr	r0, [pc, #524]	@ (8001f24 <HAL_ADC_IRQHandler+0x22c>)
 8001d16:	f7ff fceb 	bl	80016f0 <LL_ADC_GetMultimode>
 8001d1a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d017      	beq.n	8001d56 <HAL_ADC_IRQHandler+0x5e>
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d012      	beq.n	8001d56 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d34:	f003 0310 	and.w	r3, r3, #16
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d105      	bne.n	8001d48 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d40:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 ff3f 	bl	8002bcc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2202      	movs	r2, #2
 8001d54:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	f003 0304 	and.w	r3, r3, #4
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d004      	beq.n	8001d6a <HAL_ADC_IRQHandler+0x72>
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	f003 0304 	and.w	r3, r3, #4
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d10a      	bne.n	8001d80 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	f000 8085 	beq.w	8001e80 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	f003 0308 	and.w	r3, r3, #8
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d07f      	beq.n	8001e80 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d84:	f003 0310 	and.w	r3, r3, #16
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d105      	bne.n	8001d98 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d90:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff fc05 	bl	80015ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d064      	beq.n	8001e72 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a5e      	ldr	r2, [pc, #376]	@ (8001f28 <HAL_ADC_IRQHandler+0x230>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d002      	beq.n	8001db8 <HAL_ADC_IRQHandler+0xc0>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	e001      	b.n	8001dbc <HAL_ADC_IRQHandler+0xc4>
 8001db8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	6812      	ldr	r2, [r2, #0]
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d008      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d005      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	2b05      	cmp	r3, #5
 8001dce:	d002      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	2b09      	cmp	r3, #9
 8001dd4:	d104      	bne.n	8001de0 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	623b      	str	r3, [r7, #32]
 8001dde:	e00d      	b.n	8001dfc <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a50      	ldr	r2, [pc, #320]	@ (8001f28 <HAL_ADC_IRQHandler+0x230>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d002      	beq.n	8001df0 <HAL_ADC_IRQHandler+0xf8>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	e001      	b.n	8001df4 <HAL_ADC_IRQHandler+0xfc>
 8001df0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001df4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001dfc:	6a3b      	ldr	r3, [r7, #32]
 8001dfe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d135      	bne.n	8001e72 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0308 	and.w	r3, r3, #8
 8001e10:	2b08      	cmp	r3, #8
 8001e12:	d12e      	bne.n	8001e72 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff fd0e 	bl	800183a <LL_ADC_REG_IsConversionOngoing>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d11a      	bne.n	8001e5a <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 020c 	bic.w	r2, r2, #12
 8001e32:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d112      	bne.n	8001e72 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e50:	f043 0201 	orr.w	r2, r3, #1
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e58:	e00b      	b.n	8001e72 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e5e:	f043 0210 	orr.w	r2, r3, #16
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e6a:	f043 0201 	orr.w	r2, r3, #1
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7fe fd82 	bl	800097c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	220c      	movs	r2, #12
 8001e7e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	f003 0320 	and.w	r3, r3, #32
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d004      	beq.n	8001e94 <HAL_ADC_IRQHandler+0x19c>
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	f003 0320 	and.w	r3, r3, #32
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d10b      	bne.n	8001eac <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	f000 809e 	beq.w	8001fdc <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	f000 8098 	beq.w	8001fdc <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eb0:	f003 0310 	and.w	r3, r3, #16
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d105      	bne.n	8001ec4 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ebc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff fbae 	bl	800162a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001ece:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff fb69 	bl	80015ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8001eda:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a11      	ldr	r2, [pc, #68]	@ (8001f28 <HAL_ADC_IRQHandler+0x230>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d002      	beq.n	8001eec <HAL_ADC_IRQHandler+0x1f4>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	e001      	b.n	8001ef0 <HAL_ADC_IRQHandler+0x1f8>
 8001eec:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	6812      	ldr	r2, [r2, #0]
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d008      	beq.n	8001f0a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d005      	beq.n	8001f0a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	2b06      	cmp	r3, #6
 8001f02:	d002      	beq.n	8001f0a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	2b07      	cmp	r3, #7
 8001f08:	d104      	bne.n	8001f14 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	623b      	str	r3, [r7, #32]
 8001f12:	e011      	b.n	8001f38 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a03      	ldr	r2, [pc, #12]	@ (8001f28 <HAL_ADC_IRQHandler+0x230>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d006      	beq.n	8001f2c <HAL_ADC_IRQHandler+0x234>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	e005      	b.n	8001f30 <HAL_ADC_IRQHandler+0x238>
 8001f24:	50000300 	.word	0x50000300
 8001f28:	50000100 	.word	0x50000100
 8001f2c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001f30:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d047      	beq.n	8001fce <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001f3e:	6a3b      	ldr	r3, [r7, #32]
 8001f40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d007      	beq.n	8001f58 <HAL_ADC_IRQHandler+0x260>
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d03f      	beq.n	8001fce <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001f4e:	6a3b      	ldr	r3, [r7, #32]
 8001f50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d13a      	bne.n	8001fce <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f62:	2b40      	cmp	r3, #64	@ 0x40
 8001f64:	d133      	bne.n	8001fce <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001f66:	6a3b      	ldr	r3, [r7, #32]
 8001f68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d12e      	bne.n	8001fce <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff fc73 	bl	8001860 <LL_ADC_INJ_IsConversionOngoing>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d11a      	bne.n	8001fb6 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001f8e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d112      	bne.n	8001fce <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fac:	f043 0201 	orr.w	r2, r3, #1
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001fb4:	e00b      	b.n	8001fce <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fba:	f043 0210 	orr.w	r2, r3, #16
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc6:	f043 0201 	orr.w	r2, r3, #1
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 fdd4 	bl	8002b7c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2260      	movs	r2, #96	@ 0x60
 8001fda:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d011      	beq.n	800200a <HAL_ADC_IRQHandler+0x312>
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00c      	beq.n	800200a <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f000 f89f 	bl	8002140 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2280      	movs	r2, #128	@ 0x80
 8002008:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002010:	2b00      	cmp	r3, #0
 8002012:	d012      	beq.n	800203a <HAL_ADC_IRQHandler+0x342>
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800201a:	2b00      	cmp	r3, #0
 800201c:	d00d      	beq.n	800203a <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002022:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 fdba 	bl	8002ba4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002038:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002040:	2b00      	cmp	r3, #0
 8002042:	d012      	beq.n	800206a <HAL_ADC_IRQHandler+0x372>
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800204a:	2b00      	cmp	r3, #0
 800204c:	d00d      	beq.n	800206a <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002052:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 fdac 	bl	8002bb8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002068:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	f003 0310 	and.w	r3, r3, #16
 8002070:	2b00      	cmp	r3, #0
 8002072:	d036      	beq.n	80020e2 <HAL_ADC_IRQHandler+0x3ea>
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	f003 0310 	and.w	r3, r3, #16
 800207a:	2b00      	cmp	r3, #0
 800207c:	d031      	beq.n	80020e2 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002082:	2b00      	cmp	r3, #0
 8002084:	d102      	bne.n	800208c <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8002086:	2301      	movs	r3, #1
 8002088:	627b      	str	r3, [r7, #36]	@ 0x24
 800208a:	e014      	b.n	80020b6 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d008      	beq.n	80020a4 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002092:	4825      	ldr	r0, [pc, #148]	@ (8002128 <HAL_ADC_IRQHandler+0x430>)
 8002094:	f7ff fb3a 	bl	800170c <LL_ADC_GetMultiDMATransfer>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d00b      	beq.n	80020b6 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800209e:	2301      	movs	r3, #1
 80020a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80020a2:	e008      	b.n	80020b6 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80020b2:	2301      	movs	r3, #1
 80020b4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80020b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d10e      	bne.n	80020da <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020c0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020cc:	f043 0202 	orr.w	r2, r3, #2
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 f83d 	bl	8002154 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2210      	movs	r2, #16
 80020e0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d018      	beq.n	800211e <HAL_ADC_IRQHandler+0x426>
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d013      	beq.n	800211e <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020fa:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002106:	f043 0208 	orr.w	r2, r3, #8
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002116:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f000 fd39 	bl	8002b90 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800211e:	bf00      	nop
 8002120:	3728      	adds	r7, #40	@ 0x28
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	50000300 	.word	0x50000300

0800212c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b0b6      	sub	sp, #216	@ 0xd8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002172:	2300      	movs	r3, #0
 8002174:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002178:	2300      	movs	r3, #0
 800217a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002182:	2b01      	cmp	r3, #1
 8002184:	d101      	bne.n	800218a <HAL_ADC_ConfigChannel+0x22>
 8002186:	2302      	movs	r3, #2
 8002188:	e3c8      	b.n	800291c <HAL_ADC_ConfigChannel+0x7b4>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2201      	movs	r2, #1
 800218e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff fb4f 	bl	800183a <LL_ADC_REG_IsConversionOngoing>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f040 83ad 	bne.w	80028fe <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6818      	ldr	r0, [r3, #0]
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	6859      	ldr	r1, [r3, #4]
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	461a      	mov	r2, r3
 80021b2:	f7ff fa0e 	bl	80015d2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff fb3d 	bl	800183a <LL_ADC_REG_IsConversionOngoing>
 80021c0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff fb49 	bl	8001860 <LL_ADC_INJ_IsConversionOngoing>
 80021ce:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021d2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	f040 81d9 	bne.w	800258e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	f040 81d4 	bne.w	800258e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80021ee:	d10f      	bne.n	8002210 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6818      	ldr	r0, [r3, #0]
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2200      	movs	r2, #0
 80021fa:	4619      	mov	r1, r3
 80021fc:	f7ff fa28 	bl	8001650 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff f9bc 	bl	8001586 <LL_ADC_SetSamplingTimeCommonConfig>
 800220e:	e00e      	b.n	800222e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6818      	ldr	r0, [r3, #0]
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	6819      	ldr	r1, [r3, #0]
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	461a      	mov	r2, r3
 800221e:	f7ff fa17 	bl	8001650 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2100      	movs	r1, #0
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff f9ac 	bl	8001586 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	695a      	ldr	r2, [r3, #20]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	08db      	lsrs	r3, r3, #3
 800223a:	f003 0303 	and.w	r3, r3, #3
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	2b04      	cmp	r3, #4
 800224e:	d022      	beq.n	8002296 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6818      	ldr	r0, [r3, #0]
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	6919      	ldr	r1, [r3, #16]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002260:	f7ff f906 	bl	8001470 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6818      	ldr	r0, [r3, #0]
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	6919      	ldr	r1, [r3, #16]
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	461a      	mov	r2, r3
 8002272:	f7ff f952 	bl	800151a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6818      	ldr	r0, [r3, #0]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002282:	2b01      	cmp	r3, #1
 8002284:	d102      	bne.n	800228c <HAL_ADC_ConfigChannel+0x124>
 8002286:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800228a:	e000      	b.n	800228e <HAL_ADC_ConfigChannel+0x126>
 800228c:	2300      	movs	r3, #0
 800228e:	461a      	mov	r2, r3
 8002290:	f7ff f95e 	bl	8001550 <LL_ADC_SetOffsetSaturation>
 8002294:	e17b      	b.n	800258e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2100      	movs	r1, #0
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff f90b 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 80022a2:	4603      	mov	r3, r0
 80022a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d10a      	bne.n	80022c2 <HAL_ADC_ConfigChannel+0x15a>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2100      	movs	r1, #0
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff f900 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 80022b8:	4603      	mov	r3, r0
 80022ba:	0e9b      	lsrs	r3, r3, #26
 80022bc:	f003 021f 	and.w	r2, r3, #31
 80022c0:	e01e      	b.n	8002300 <HAL_ADC_ConfigChannel+0x198>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2100      	movs	r1, #0
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff f8f5 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 80022ce:	4603      	mov	r3, r0
 80022d0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80022d8:	fa93 f3a3 	rbit	r3, r3
 80022dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80022e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80022e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80022f0:	2320      	movs	r3, #32
 80022f2:	e004      	b.n	80022fe <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80022f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80022f8:	fab3 f383 	clz	r3, r3
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002308:	2b00      	cmp	r3, #0
 800230a:	d105      	bne.n	8002318 <HAL_ADC_ConfigChannel+0x1b0>
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	0e9b      	lsrs	r3, r3, #26
 8002312:	f003 031f 	and.w	r3, r3, #31
 8002316:	e018      	b.n	800234a <HAL_ADC_ConfigChannel+0x1e2>
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002320:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002324:	fa93 f3a3 	rbit	r3, r3
 8002328:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800232c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002330:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002334:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002338:	2b00      	cmp	r3, #0
 800233a:	d101      	bne.n	8002340 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800233c:	2320      	movs	r3, #32
 800233e:	e004      	b.n	800234a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002340:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002344:	fab3 f383 	clz	r3, r3
 8002348:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800234a:	429a      	cmp	r2, r3
 800234c:	d106      	bne.n	800235c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2200      	movs	r2, #0
 8002354:	2100      	movs	r1, #0
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff f8c4 	bl	80014e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2101      	movs	r1, #1
 8002362:	4618      	mov	r0, r3
 8002364:	f7ff f8a8 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 8002368:	4603      	mov	r3, r0
 800236a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800236e:	2b00      	cmp	r3, #0
 8002370:	d10a      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x220>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2101      	movs	r1, #1
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff f89d 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 800237e:	4603      	mov	r3, r0
 8002380:	0e9b      	lsrs	r3, r3, #26
 8002382:	f003 021f 	and.w	r2, r3, #31
 8002386:	e01e      	b.n	80023c6 <HAL_ADC_ConfigChannel+0x25e>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2101      	movs	r1, #1
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff f892 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 8002394:	4603      	mov	r3, r0
 8002396:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800239e:	fa93 f3a3 	rbit	r3, r3
 80023a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80023a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80023aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80023ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d101      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80023b6:	2320      	movs	r3, #32
 80023b8:	e004      	b.n	80023c4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80023ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80023be:	fab3 f383 	clz	r3, r3
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d105      	bne.n	80023de <HAL_ADC_ConfigChannel+0x276>
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	0e9b      	lsrs	r3, r3, #26
 80023d8:	f003 031f 	and.w	r3, r3, #31
 80023dc:	e018      	b.n	8002410 <HAL_ADC_ConfigChannel+0x2a8>
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80023ea:	fa93 f3a3 	rbit	r3, r3
 80023ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80023f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80023f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80023fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d101      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002402:	2320      	movs	r3, #32
 8002404:	e004      	b.n	8002410 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002406:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800240a:	fab3 f383 	clz	r3, r3
 800240e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002410:	429a      	cmp	r2, r3
 8002412:	d106      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2200      	movs	r2, #0
 800241a:	2101      	movs	r1, #1
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff f861 	bl	80014e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2102      	movs	r1, #2
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff f845 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 800242e:	4603      	mov	r3, r0
 8002430:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002434:	2b00      	cmp	r3, #0
 8002436:	d10a      	bne.n	800244e <HAL_ADC_ConfigChannel+0x2e6>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2102      	movs	r1, #2
 800243e:	4618      	mov	r0, r3
 8002440:	f7ff f83a 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 8002444:	4603      	mov	r3, r0
 8002446:	0e9b      	lsrs	r3, r3, #26
 8002448:	f003 021f 	and.w	r2, r3, #31
 800244c:	e01e      	b.n	800248c <HAL_ADC_ConfigChannel+0x324>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2102      	movs	r1, #2
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff f82f 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 800245a:	4603      	mov	r3, r0
 800245c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002460:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002464:	fa93 f3a3 	rbit	r3, r3
 8002468:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800246c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002470:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002474:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002478:	2b00      	cmp	r3, #0
 800247a:	d101      	bne.n	8002480 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800247c:	2320      	movs	r3, #32
 800247e:	e004      	b.n	800248a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002480:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002484:	fab3 f383 	clz	r3, r3
 8002488:	b2db      	uxtb	r3, r3
 800248a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002494:	2b00      	cmp	r3, #0
 8002496:	d105      	bne.n	80024a4 <HAL_ADC_ConfigChannel+0x33c>
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	0e9b      	lsrs	r3, r3, #26
 800249e:	f003 031f 	and.w	r3, r3, #31
 80024a2:	e016      	b.n	80024d2 <HAL_ADC_ConfigChannel+0x36a>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80024b0:	fa93 f3a3 	rbit	r3, r3
 80024b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80024b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80024b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80024bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d101      	bne.n	80024c8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80024c4:	2320      	movs	r3, #32
 80024c6:	e004      	b.n	80024d2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80024c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80024cc:	fab3 f383 	clz	r3, r3
 80024d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d106      	bne.n	80024e4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2200      	movs	r2, #0
 80024dc:	2102      	movs	r1, #2
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff f800 	bl	80014e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2103      	movs	r1, #3
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7fe ffe4 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 80024f0:	4603      	mov	r3, r0
 80024f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10a      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x3a8>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2103      	movs	r1, #3
 8002500:	4618      	mov	r0, r3
 8002502:	f7fe ffd9 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 8002506:	4603      	mov	r3, r0
 8002508:	0e9b      	lsrs	r3, r3, #26
 800250a:	f003 021f 	and.w	r2, r3, #31
 800250e:	e017      	b.n	8002540 <HAL_ADC_ConfigChannel+0x3d8>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2103      	movs	r1, #3
 8002516:	4618      	mov	r0, r3
 8002518:	f7fe ffce 	bl	80014b8 <LL_ADC_GetOffsetChannel>
 800251c:	4603      	mov	r3, r0
 800251e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002520:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002522:	fa93 f3a3 	rbit	r3, r3
 8002526:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002528:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800252a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800252c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002532:	2320      	movs	r3, #32
 8002534:	e003      	b.n	800253e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002536:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002538:	fab3 f383 	clz	r3, r3
 800253c:	b2db      	uxtb	r3, r3
 800253e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002548:	2b00      	cmp	r3, #0
 800254a:	d105      	bne.n	8002558 <HAL_ADC_ConfigChannel+0x3f0>
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	0e9b      	lsrs	r3, r3, #26
 8002552:	f003 031f 	and.w	r3, r3, #31
 8002556:	e011      	b.n	800257c <HAL_ADC_ConfigChannel+0x414>
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002560:	fa93 f3a3 	rbit	r3, r3
 8002564:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002566:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002568:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800256a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800256c:	2b00      	cmp	r3, #0
 800256e:	d101      	bne.n	8002574 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002570:	2320      	movs	r3, #32
 8002572:	e003      	b.n	800257c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002574:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002576:	fab3 f383 	clz	r3, r3
 800257a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800257c:	429a      	cmp	r2, r3
 800257e:	d106      	bne.n	800258e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2200      	movs	r2, #0
 8002586:	2103      	movs	r1, #3
 8002588:	4618      	mov	r0, r3
 800258a:	f7fe ffab 	bl	80014e4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff f92a 	bl	80017ec <LL_ADC_IsEnabled>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	f040 8140 	bne.w	8002820 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6818      	ldr	r0, [r3, #0]
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	6819      	ldr	r1, [r3, #0]
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	461a      	mov	r2, r3
 80025ae:	f7ff f87b 	bl	80016a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	4a8f      	ldr	r2, [pc, #572]	@ (80027f4 <HAL_ADC_ConfigChannel+0x68c>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	f040 8131 	bne.w	8002820 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d10b      	bne.n	80025e6 <HAL_ADC_ConfigChannel+0x47e>
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	0e9b      	lsrs	r3, r3, #26
 80025d4:	3301      	adds	r3, #1
 80025d6:	f003 031f 	and.w	r3, r3, #31
 80025da:	2b09      	cmp	r3, #9
 80025dc:	bf94      	ite	ls
 80025de:	2301      	movls	r3, #1
 80025e0:	2300      	movhi	r3, #0
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	e019      	b.n	800261a <HAL_ADC_ConfigChannel+0x4b2>
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025ee:	fa93 f3a3 	rbit	r3, r3
 80025f2:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80025f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025f6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80025f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80025fe:	2320      	movs	r3, #32
 8002600:	e003      	b.n	800260a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002602:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002604:	fab3 f383 	clz	r3, r3
 8002608:	b2db      	uxtb	r3, r3
 800260a:	3301      	adds	r3, #1
 800260c:	f003 031f 	and.w	r3, r3, #31
 8002610:	2b09      	cmp	r3, #9
 8002612:	bf94      	ite	ls
 8002614:	2301      	movls	r3, #1
 8002616:	2300      	movhi	r3, #0
 8002618:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800261a:	2b00      	cmp	r3, #0
 800261c:	d079      	beq.n	8002712 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002626:	2b00      	cmp	r3, #0
 8002628:	d107      	bne.n	800263a <HAL_ADC_ConfigChannel+0x4d2>
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	0e9b      	lsrs	r3, r3, #26
 8002630:	3301      	adds	r3, #1
 8002632:	069b      	lsls	r3, r3, #26
 8002634:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002638:	e015      	b.n	8002666 <HAL_ADC_ConfigChannel+0x4fe>
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002640:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002642:	fa93 f3a3 	rbit	r3, r3
 8002646:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002648:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800264a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800264c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800264e:	2b00      	cmp	r3, #0
 8002650:	d101      	bne.n	8002656 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002652:	2320      	movs	r3, #32
 8002654:	e003      	b.n	800265e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002656:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002658:	fab3 f383 	clz	r3, r3
 800265c:	b2db      	uxtb	r3, r3
 800265e:	3301      	adds	r3, #1
 8002660:	069b      	lsls	r3, r3, #26
 8002662:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800266e:	2b00      	cmp	r3, #0
 8002670:	d109      	bne.n	8002686 <HAL_ADC_ConfigChannel+0x51e>
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	0e9b      	lsrs	r3, r3, #26
 8002678:	3301      	adds	r3, #1
 800267a:	f003 031f 	and.w	r3, r3, #31
 800267e:	2101      	movs	r1, #1
 8002680:	fa01 f303 	lsl.w	r3, r1, r3
 8002684:	e017      	b.n	80026b6 <HAL_ADC_ConfigChannel+0x54e>
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800268e:	fa93 f3a3 	rbit	r3, r3
 8002692:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002694:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002696:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800269e:	2320      	movs	r3, #32
 80026a0:	e003      	b.n	80026aa <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80026a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026a4:	fab3 f383 	clz	r3, r3
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	3301      	adds	r3, #1
 80026ac:	f003 031f 	and.w	r3, r3, #31
 80026b0:	2101      	movs	r1, #1
 80026b2:	fa01 f303 	lsl.w	r3, r1, r3
 80026b6:	ea42 0103 	orr.w	r1, r2, r3
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d10a      	bne.n	80026dc <HAL_ADC_ConfigChannel+0x574>
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	0e9b      	lsrs	r3, r3, #26
 80026cc:	3301      	adds	r3, #1
 80026ce:	f003 021f 	and.w	r2, r3, #31
 80026d2:	4613      	mov	r3, r2
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	4413      	add	r3, r2
 80026d8:	051b      	lsls	r3, r3, #20
 80026da:	e018      	b.n	800270e <HAL_ADC_ConfigChannel+0x5a6>
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026e4:	fa93 f3a3 	rbit	r3, r3
 80026e8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80026ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80026ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d101      	bne.n	80026f8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80026f4:	2320      	movs	r3, #32
 80026f6:	e003      	b.n	8002700 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80026f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026fa:	fab3 f383 	clz	r3, r3
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	3301      	adds	r3, #1
 8002702:	f003 021f 	and.w	r2, r3, #31
 8002706:	4613      	mov	r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	4413      	add	r3, r2
 800270c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800270e:	430b      	orrs	r3, r1
 8002710:	e081      	b.n	8002816 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800271a:	2b00      	cmp	r3, #0
 800271c:	d107      	bne.n	800272e <HAL_ADC_ConfigChannel+0x5c6>
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	0e9b      	lsrs	r3, r3, #26
 8002724:	3301      	adds	r3, #1
 8002726:	069b      	lsls	r3, r3, #26
 8002728:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800272c:	e015      	b.n	800275a <HAL_ADC_ConfigChannel+0x5f2>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002736:	fa93 f3a3 	rbit	r3, r3
 800273a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800273c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800273e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002746:	2320      	movs	r3, #32
 8002748:	e003      	b.n	8002752 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800274a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800274c:	fab3 f383 	clz	r3, r3
 8002750:	b2db      	uxtb	r3, r3
 8002752:	3301      	adds	r3, #1
 8002754:	069b      	lsls	r3, r3, #26
 8002756:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002762:	2b00      	cmp	r3, #0
 8002764:	d109      	bne.n	800277a <HAL_ADC_ConfigChannel+0x612>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	0e9b      	lsrs	r3, r3, #26
 800276c:	3301      	adds	r3, #1
 800276e:	f003 031f 	and.w	r3, r3, #31
 8002772:	2101      	movs	r1, #1
 8002774:	fa01 f303 	lsl.w	r3, r1, r3
 8002778:	e017      	b.n	80027aa <HAL_ADC_ConfigChannel+0x642>
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002780:	6a3b      	ldr	r3, [r7, #32]
 8002782:	fa93 f3a3 	rbit	r3, r3
 8002786:	61fb      	str	r3, [r7, #28]
  return result;
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800278c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002792:	2320      	movs	r3, #32
 8002794:	e003      	b.n	800279e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002798:	fab3 f383 	clz	r3, r3
 800279c:	b2db      	uxtb	r3, r3
 800279e:	3301      	adds	r3, #1
 80027a0:	f003 031f 	and.w	r3, r3, #31
 80027a4:	2101      	movs	r1, #1
 80027a6:	fa01 f303 	lsl.w	r3, r1, r3
 80027aa:	ea42 0103 	orr.w	r1, r2, r3
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d10d      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x66e>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	0e9b      	lsrs	r3, r3, #26
 80027c0:	3301      	adds	r3, #1
 80027c2:	f003 021f 	and.w	r2, r3, #31
 80027c6:	4613      	mov	r3, r2
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	4413      	add	r3, r2
 80027cc:	3b1e      	subs	r3, #30
 80027ce:	051b      	lsls	r3, r3, #20
 80027d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027d4:	e01e      	b.n	8002814 <HAL_ADC_ConfigChannel+0x6ac>
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	fa93 f3a3 	rbit	r3, r3
 80027e2:	613b      	str	r3, [r7, #16]
  return result;
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d104      	bne.n	80027f8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80027ee:	2320      	movs	r3, #32
 80027f0:	e006      	b.n	8002800 <HAL_ADC_ConfigChannel+0x698>
 80027f2:	bf00      	nop
 80027f4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	fab3 f383 	clz	r3, r3
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	3301      	adds	r3, #1
 8002802:	f003 021f 	and.w	r2, r3, #31
 8002806:	4613      	mov	r3, r2
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	4413      	add	r3, r2
 800280c:	3b1e      	subs	r3, #30
 800280e:	051b      	lsls	r3, r3, #20
 8002810:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002814:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800281a:	4619      	mov	r1, r3
 800281c:	f7fe ff18 	bl	8001650 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4b3f      	ldr	r3, [pc, #252]	@ (8002924 <HAL_ADC_ConfigChannel+0x7bc>)
 8002826:	4013      	ands	r3, r2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d071      	beq.n	8002910 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800282c:	483e      	ldr	r0, [pc, #248]	@ (8002928 <HAL_ADC_ConfigChannel+0x7c0>)
 800282e:	f7fe fe11 	bl	8001454 <LL_ADC_GetCommonPathInternalCh>
 8002832:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a3c      	ldr	r2, [pc, #240]	@ (800292c <HAL_ADC_ConfigChannel+0x7c4>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d004      	beq.n	800284a <HAL_ADC_ConfigChannel+0x6e2>
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a3a      	ldr	r2, [pc, #232]	@ (8002930 <HAL_ADC_ConfigChannel+0x7c8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d127      	bne.n	800289a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800284a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800284e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d121      	bne.n	800289a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800285e:	d157      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002860:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002864:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002868:	4619      	mov	r1, r3
 800286a:	482f      	ldr	r0, [pc, #188]	@ (8002928 <HAL_ADC_ConfigChannel+0x7c0>)
 800286c:	f7fe fddf 	bl	800142e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002870:	4b30      	ldr	r3, [pc, #192]	@ (8002934 <HAL_ADC_ConfigChannel+0x7cc>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	099b      	lsrs	r3, r3, #6
 8002876:	4a30      	ldr	r2, [pc, #192]	@ (8002938 <HAL_ADC_ConfigChannel+0x7d0>)
 8002878:	fba2 2303 	umull	r2, r3, r2, r3
 800287c:	099b      	lsrs	r3, r3, #6
 800287e:	1c5a      	adds	r2, r3, #1
 8002880:	4613      	mov	r3, r2
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	4413      	add	r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800288a:	e002      	b.n	8002892 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	3b01      	subs	r3, #1
 8002890:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1f9      	bne.n	800288c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002898:	e03a      	b.n	8002910 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a27      	ldr	r2, [pc, #156]	@ (800293c <HAL_ADC_ConfigChannel+0x7d4>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d113      	bne.n	80028cc <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80028a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80028a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d10d      	bne.n	80028cc <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a22      	ldr	r2, [pc, #136]	@ (8002940 <HAL_ADC_ConfigChannel+0x7d8>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d02a      	beq.n	8002910 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80028be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028c2:	4619      	mov	r1, r3
 80028c4:	4818      	ldr	r0, [pc, #96]	@ (8002928 <HAL_ADC_ConfigChannel+0x7c0>)
 80028c6:	f7fe fdb2 	bl	800142e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028ca:	e021      	b.n	8002910 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a1c      	ldr	r2, [pc, #112]	@ (8002944 <HAL_ADC_ConfigChannel+0x7dc>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d11c      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80028d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80028da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d116      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a16      	ldr	r2, [pc, #88]	@ (8002940 <HAL_ADC_ConfigChannel+0x7d8>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d011      	beq.n	8002910 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80028f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80028f4:	4619      	mov	r1, r3
 80028f6:	480c      	ldr	r0, [pc, #48]	@ (8002928 <HAL_ADC_ConfigChannel+0x7c0>)
 80028f8:	f7fe fd99 	bl	800142e <LL_ADC_SetCommonPathInternalCh>
 80028fc:	e008      	b.n	8002910 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002902:	f043 0220 	orr.w	r2, r3, #32
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002918:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800291c:	4618      	mov	r0, r3
 800291e:	37d8      	adds	r7, #216	@ 0xd8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	80080000 	.word	0x80080000
 8002928:	50000300 	.word	0x50000300
 800292c:	c3210000 	.word	0xc3210000
 8002930:	90c00010 	.word	0x90c00010
 8002934:	20000008 	.word	0x20000008
 8002938:	053e2d63 	.word	0x053e2d63
 800293c:	c7520000 	.word	0xc7520000
 8002940:	50000100 	.word	0x50000100
 8002944:	cb840000 	.word	0xcb840000

08002948 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002950:	2300      	movs	r3, #0
 8002952:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f7fe ff47 	bl	80017ec <LL_ADC_IsEnabled>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d169      	bne.n	8002a38 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689a      	ldr	r2, [r3, #8]
 800296a:	4b36      	ldr	r3, [pc, #216]	@ (8002a44 <ADC_Enable+0xfc>)
 800296c:	4013      	ands	r3, r2
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00d      	beq.n	800298e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002976:	f043 0210 	orr.w	r2, r3, #16
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002982:	f043 0201 	orr.w	r2, r3, #1
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e055      	b.n	8002a3a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4618      	mov	r0, r3
 8002994:	f7fe ff16 	bl	80017c4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002998:	482b      	ldr	r0, [pc, #172]	@ (8002a48 <ADC_Enable+0x100>)
 800299a:	f7fe fd5b 	bl	8001454 <LL_ADC_GetCommonPathInternalCh>
 800299e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80029a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d013      	beq.n	80029d0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029a8:	4b28      	ldr	r3, [pc, #160]	@ (8002a4c <ADC_Enable+0x104>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	099b      	lsrs	r3, r3, #6
 80029ae:	4a28      	ldr	r2, [pc, #160]	@ (8002a50 <ADC_Enable+0x108>)
 80029b0:	fba2 2303 	umull	r2, r3, r2, r3
 80029b4:	099b      	lsrs	r3, r3, #6
 80029b6:	1c5a      	adds	r2, r3, #1
 80029b8:	4613      	mov	r3, r2
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	4413      	add	r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80029c2:	e002      	b.n	80029ca <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	3b01      	subs	r3, #1
 80029c8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1f9      	bne.n	80029c4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80029d0:	f7fe fcec 	bl	80013ac <HAL_GetTick>
 80029d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029d6:	e028      	b.n	8002a2a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7fe ff05 	bl	80017ec <LL_ADC_IsEnabled>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d104      	bne.n	80029f2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7fe fee9 	bl	80017c4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029f2:	f7fe fcdb 	bl	80013ac <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d914      	bls.n	8002a2a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d00d      	beq.n	8002a2a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a12:	f043 0210 	orr.w	r2, r3, #16
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a1e:	f043 0201 	orr.w	r2, r3, #1
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e007      	b.n	8002a3a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d1cf      	bne.n	80029d8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	8000003f 	.word	0x8000003f
 8002a48:	50000300 	.word	0x50000300
 8002a4c:	20000008 	.word	0x20000008
 8002a50:	053e2d63 	.word	0x053e2d63

08002a54 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a60:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a66:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d14b      	bne.n	8002b06 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a72:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0308 	and.w	r3, r3, #8
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d021      	beq.n	8002acc <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7fe fd8d 	bl	80015ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d032      	beq.n	8002afe <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d12b      	bne.n	8002afe <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aaa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d11f      	bne.n	8002afe <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac2:	f043 0201 	orr.w	r2, r3, #1
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002aca:	e018      	b.n	8002afe <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d111      	bne.n	8002afe <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ade:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d105      	bne.n	8002afe <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002af6:	f043 0201 	orr.w	r2, r3, #1
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002afe:	68f8      	ldr	r0, [r7, #12]
 8002b00:	f7fd ff3c 	bl	800097c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b04:	e00e      	b.n	8002b24 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b0a:	f003 0310 	and.w	r3, r3, #16
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d003      	beq.n	8002b1a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002b12:	68f8      	ldr	r0, [r7, #12]
 8002b14:	f7ff fb1e 	bl	8002154 <HAL_ADC_ErrorCallback>
}
 8002b18:	e004      	b.n	8002b24 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	4798      	blx	r3
}
 8002b24:	bf00      	nop
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b38:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f7ff faf6 	bl	800212c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b40:	bf00      	nop
 8002b42:	3710      	adds	r7, #16
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b54:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b5a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b66:	f043 0204 	orr.w	r2, r3, #4
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f7ff faf0 	bl	8002154 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b74:	bf00      	nop
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8002c24 <__NVIC_SetPriorityGrouping+0x44>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c12:	4a04      	ldr	r2, [pc, #16]	@ (8002c24 <__NVIC_SetPriorityGrouping+0x44>)
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	60d3      	str	r3, [r2, #12]
}
 8002c18:	bf00      	nop
 8002c1a:	3714      	adds	r7, #20
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr
 8002c24:	e000ed00 	.word	0xe000ed00

08002c28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c2c:	4b04      	ldr	r3, [pc, #16]	@ (8002c40 <__NVIC_GetPriorityGrouping+0x18>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	0a1b      	lsrs	r3, r3, #8
 8002c32:	f003 0307 	and.w	r3, r3, #7
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	e000ed00 	.word	0xe000ed00

08002c44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	db0b      	blt.n	8002c6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c56:	79fb      	ldrb	r3, [r7, #7]
 8002c58:	f003 021f 	and.w	r2, r3, #31
 8002c5c:	4907      	ldr	r1, [pc, #28]	@ (8002c7c <__NVIC_EnableIRQ+0x38>)
 8002c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c62:	095b      	lsrs	r3, r3, #5
 8002c64:	2001      	movs	r0, #1
 8002c66:	fa00 f202 	lsl.w	r2, r0, r2
 8002c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000e100 	.word	0xe000e100

08002c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	6039      	str	r1, [r7, #0]
 8002c8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	db0a      	blt.n	8002caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	b2da      	uxtb	r2, r3
 8002c98:	490c      	ldr	r1, [pc, #48]	@ (8002ccc <__NVIC_SetPriority+0x4c>)
 8002c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9e:	0112      	lsls	r2, r2, #4
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	440b      	add	r3, r1
 8002ca4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ca8:	e00a      	b.n	8002cc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	4908      	ldr	r1, [pc, #32]	@ (8002cd0 <__NVIC_SetPriority+0x50>)
 8002cb0:	79fb      	ldrb	r3, [r7, #7]
 8002cb2:	f003 030f 	and.w	r3, r3, #15
 8002cb6:	3b04      	subs	r3, #4
 8002cb8:	0112      	lsls	r2, r2, #4
 8002cba:	b2d2      	uxtb	r2, r2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	761a      	strb	r2, [r3, #24]
}
 8002cc0:	bf00      	nop
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	e000e100 	.word	0xe000e100
 8002cd0:	e000ed00 	.word	0xe000ed00

08002cd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b089      	sub	sp, #36	@ 0x24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	f1c3 0307 	rsb	r3, r3, #7
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	bf28      	it	cs
 8002cf2:	2304      	movcs	r3, #4
 8002cf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	3304      	adds	r3, #4
 8002cfa:	2b06      	cmp	r3, #6
 8002cfc:	d902      	bls.n	8002d04 <NVIC_EncodePriority+0x30>
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	3b03      	subs	r3, #3
 8002d02:	e000      	b.n	8002d06 <NVIC_EncodePriority+0x32>
 8002d04:	2300      	movs	r3, #0
 8002d06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d08:	f04f 32ff 	mov.w	r2, #4294967295
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d12:	43da      	mvns	r2, r3
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	401a      	ands	r2, r3
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	fa01 f303 	lsl.w	r3, r1, r3
 8002d26:	43d9      	mvns	r1, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d2c:	4313      	orrs	r3, r2
         );
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3724      	adds	r7, #36	@ 0x24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
	...

08002d3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3b01      	subs	r3, #1
 8002d48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d4c:	d301      	bcc.n	8002d52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e00f      	b.n	8002d72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d52:	4a0a      	ldr	r2, [pc, #40]	@ (8002d7c <SysTick_Config+0x40>)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	3b01      	subs	r3, #1
 8002d58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d5a:	210f      	movs	r1, #15
 8002d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d60:	f7ff ff8e 	bl	8002c80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d64:	4b05      	ldr	r3, [pc, #20]	@ (8002d7c <SysTick_Config+0x40>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d6a:	4b04      	ldr	r3, [pc, #16]	@ (8002d7c <SysTick_Config+0x40>)
 8002d6c:	2207      	movs	r2, #7
 8002d6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3708      	adds	r7, #8
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	e000e010 	.word	0xe000e010

08002d80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f7ff ff29 	bl	8002be0 <__NVIC_SetPriorityGrouping>
}
 8002d8e:	bf00      	nop
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b086      	sub	sp, #24
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	60b9      	str	r1, [r7, #8]
 8002da0:	607a      	str	r2, [r7, #4]
 8002da2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002da4:	f7ff ff40 	bl	8002c28 <__NVIC_GetPriorityGrouping>
 8002da8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	68b9      	ldr	r1, [r7, #8]
 8002dae:	6978      	ldr	r0, [r7, #20]
 8002db0:	f7ff ff90 	bl	8002cd4 <NVIC_EncodePriority>
 8002db4:	4602      	mov	r2, r0
 8002db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dba:	4611      	mov	r1, r2
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff5f 	bl	8002c80 <__NVIC_SetPriority>
}
 8002dc2:	bf00      	nop
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff ff33 	bl	8002c44 <__NVIC_EnableIRQ>
}
 8002dde:	bf00      	nop
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff ffa4 	bl	8002d3c <SysTick_Config>
 8002df4:	4603      	mov	r3, r0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
	...

08002e00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e08d      	b.n	8002f2e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	461a      	mov	r2, r3
 8002e18:	4b47      	ldr	r3, [pc, #284]	@ (8002f38 <HAL_DMA_Init+0x138>)
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d80f      	bhi.n	8002e3e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	461a      	mov	r2, r3
 8002e24:	4b45      	ldr	r3, [pc, #276]	@ (8002f3c <HAL_DMA_Init+0x13c>)
 8002e26:	4413      	add	r3, r2
 8002e28:	4a45      	ldr	r2, [pc, #276]	@ (8002f40 <HAL_DMA_Init+0x140>)
 8002e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2e:	091b      	lsrs	r3, r3, #4
 8002e30:	009a      	lsls	r2, r3, #2
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a42      	ldr	r2, [pc, #264]	@ (8002f44 <HAL_DMA_Init+0x144>)
 8002e3a:	641a      	str	r2, [r3, #64]	@ 0x40
 8002e3c:	e00e      	b.n	8002e5c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	461a      	mov	r2, r3
 8002e44:	4b40      	ldr	r3, [pc, #256]	@ (8002f48 <HAL_DMA_Init+0x148>)
 8002e46:	4413      	add	r3, r2
 8002e48:	4a3d      	ldr	r2, [pc, #244]	@ (8002f40 <HAL_DMA_Init+0x140>)
 8002e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4e:	091b      	lsrs	r3, r3, #4
 8002e50:	009a      	lsls	r2, r3, #2
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a3c      	ldr	r2, [pc, #240]	@ (8002f4c <HAL_DMA_Init+0x14c>)
 8002e5a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2202      	movs	r2, #2
 8002e60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002e72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e76:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002e80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a1b      	ldr	r3, [r3, #32]
 8002e9e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	68fa      	ldr	r2, [r7, #12]
 8002eac:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 f9b6 	bl	8003220 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ebc:	d102      	bne.n	8002ec4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ed8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d010      	beq.n	8002f04 <HAL_DMA_Init+0x104>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	2b04      	cmp	r3, #4
 8002ee8:	d80c      	bhi.n	8002f04 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f000 f9d6 	bl	800329c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	e008      	b.n	8002f16 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40020407 	.word	0x40020407
 8002f3c:	bffdfff8 	.word	0xbffdfff8
 8002f40:	cccccccd 	.word	0xcccccccd
 8002f44:	40020000 	.word	0x40020000
 8002f48:	bffdfbf8 	.word	0xbffdfbf8
 8002f4c:	40020400 	.word	0x40020400

08002f50 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b086      	sub	sp, #24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
 8002f5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_DMA_Start_IT+0x20>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e066      	b.n	800303e <HAL_DMA_Start_IT+0xee>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d155      	bne.n	8003030 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2202      	movs	r2, #2
 8002f88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f022 0201 	bic.w	r2, r2, #1
 8002fa0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	68b9      	ldr	r1, [r7, #8]
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f000 f8fb 	bl	80031a4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d008      	beq.n	8002fc8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f042 020e 	orr.w	r2, r2, #14
 8002fc4:	601a      	str	r2, [r3, #0]
 8002fc6:	e00f      	b.n	8002fe8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 0204 	bic.w	r2, r2, #4
 8002fd6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f042 020a 	orr.w	r2, r2, #10
 8002fe6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d007      	beq.n	8003006 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003000:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003004:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800300a:	2b00      	cmp	r3, #0
 800300c:	d007      	beq.n	800301e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003018:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800301c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f042 0201 	orr.w	r2, r2, #1
 800302c:	601a      	str	r2, [r3, #0]
 800302e:	e005      	b.n	800303c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003038:	2302      	movs	r3, #2
 800303a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800303c:	7dfb      	ldrb	r3, [r7, #23]
}
 800303e:	4618      	mov	r0, r3
 8003040:	3718      	adds	r7, #24
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}

08003046 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b084      	sub	sp, #16
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003062:	f003 031f 	and.w	r3, r3, #31
 8003066:	2204      	movs	r2, #4
 8003068:	409a      	lsls	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	4013      	ands	r3, r2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d026      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x7a>
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	f003 0304 	and.w	r3, r3, #4
 8003078:	2b00      	cmp	r3, #0
 800307a:	d021      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0320 	and.w	r3, r3, #32
 8003086:	2b00      	cmp	r3, #0
 8003088:	d107      	bne.n	800309a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 0204 	bic.w	r2, r2, #4
 8003098:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800309e:	f003 021f 	and.w	r2, r3, #31
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a6:	2104      	movs	r1, #4
 80030a8:	fa01 f202 	lsl.w	r2, r1, r2
 80030ac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d071      	beq.n	800319a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80030be:	e06c      	b.n	800319a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c4:	f003 031f 	and.w	r3, r3, #31
 80030c8:	2202      	movs	r2, #2
 80030ca:	409a      	lsls	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4013      	ands	r3, r2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d02e      	beq.n	8003132 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d029      	beq.n	8003132 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0320 	and.w	r3, r3, #32
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d10b      	bne.n	8003104 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 020a 	bic.w	r2, r2, #10
 80030fa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003108:	f003 021f 	and.w	r2, r3, #31
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003110:	2102      	movs	r1, #2
 8003112:	fa01 f202 	lsl.w	r2, r1, r2
 8003116:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003124:	2b00      	cmp	r3, #0
 8003126:	d038      	beq.n	800319a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003130:	e033      	b.n	800319a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003136:	f003 031f 	and.w	r3, r3, #31
 800313a:	2208      	movs	r2, #8
 800313c:	409a      	lsls	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	4013      	ands	r3, r2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d02a      	beq.n	800319c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	f003 0308 	and.w	r3, r3, #8
 800314c:	2b00      	cmp	r3, #0
 800314e:	d025      	beq.n	800319c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 020e 	bic.w	r2, r2, #14
 800315e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003164:	f003 021f 	and.w	r2, r3, #31
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316c:	2101      	movs	r1, #1
 800316e:	fa01 f202 	lsl.w	r2, r1, r2
 8003172:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800318e:	2b00      	cmp	r3, #0
 8003190:	d004      	beq.n	800319c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800319a:	bf00      	nop
 800319c:	bf00      	nop
}
 800319e:	3710      	adds	r7, #16
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
 80031b0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031b6:	68fa      	ldr	r2, [r7, #12]
 80031b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80031ba:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d004      	beq.n	80031ce <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c8:	68fa      	ldr	r2, [r7, #12]
 80031ca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80031cc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d2:	f003 021f 	and.w	r2, r3, #31
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031da:	2101      	movs	r1, #1
 80031dc:	fa01 f202 	lsl.w	r2, r1, r2
 80031e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	2b10      	cmp	r3, #16
 80031f0:	d108      	bne.n	8003204 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68ba      	ldr	r2, [r7, #8]
 8003200:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003202:	e007      	b.n	8003214 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	60da      	str	r2, [r3, #12]
}
 8003214:	bf00      	nop
 8003216:	3714      	adds	r7, #20
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003220:	b480      	push	{r7}
 8003222:	b087      	sub	sp, #28
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	461a      	mov	r2, r3
 800322e:	4b16      	ldr	r3, [pc, #88]	@ (8003288 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003230:	429a      	cmp	r2, r3
 8003232:	d802      	bhi.n	800323a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003234:	4b15      	ldr	r3, [pc, #84]	@ (800328c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003236:	617b      	str	r3, [r7, #20]
 8003238:	e001      	b.n	800323e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800323a:	4b15      	ldr	r3, [pc, #84]	@ (8003290 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800323c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	b2db      	uxtb	r3, r3
 8003248:	3b08      	subs	r3, #8
 800324a:	4a12      	ldr	r2, [pc, #72]	@ (8003294 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800324c:	fba2 2303 	umull	r2, r3, r2, r3
 8003250:	091b      	lsrs	r3, r3, #4
 8003252:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003258:	089b      	lsrs	r3, r3, #2
 800325a:	009a      	lsls	r2, r3, #2
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	4413      	add	r3, r2
 8003260:	461a      	mov	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a0b      	ldr	r2, [pc, #44]	@ (8003298 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800326a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f003 031f 	and.w	r3, r3, #31
 8003272:	2201      	movs	r2, #1
 8003274:	409a      	lsls	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800327a:	bf00      	nop
 800327c:	371c      	adds	r7, #28
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	40020407 	.word	0x40020407
 800328c:	40020800 	.word	0x40020800
 8003290:	40020820 	.word	0x40020820
 8003294:	cccccccd 	.word	0xcccccccd
 8003298:	40020880 	.word	0x40020880

0800329c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800329c:	b480      	push	{r7}
 800329e:	b085      	sub	sp, #20
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	4b0b      	ldr	r3, [pc, #44]	@ (80032dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80032b0:	4413      	add	r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	461a      	mov	r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a08      	ldr	r2, [pc, #32]	@ (80032e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80032be:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	3b01      	subs	r3, #1
 80032c4:	f003 031f 	and.w	r3, r3, #31
 80032c8:	2201      	movs	r2, #1
 80032ca:	409a      	lsls	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80032d0:	bf00      	nop
 80032d2:	3714      	adds	r7, #20
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr
 80032dc:	1000823f 	.word	0x1000823f
 80032e0:	40020940 	.word	0x40020940

080032e4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e147      	b.n	8003586 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d106      	bne.n	8003310 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7fd fe1a 	bl	8000f44 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	699a      	ldr	r2, [r3, #24]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0210 	bic.w	r2, r2, #16
 800331e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003320:	f7fe f844 	bl	80013ac <HAL_GetTick>
 8003324:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003326:	e012      	b.n	800334e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003328:	f7fe f840 	bl	80013ac <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b0a      	cmp	r3, #10
 8003334:	d90b      	bls.n	800334e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800333a:	f043 0201 	orr.w	r2, r3, #1
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2203      	movs	r2, #3
 8003346:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e11b      	b.n	8003586 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	f003 0308 	and.w	r3, r3, #8
 8003358:	2b08      	cmp	r3, #8
 800335a:	d0e5      	beq.n	8003328 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	699a      	ldr	r2, [r3, #24]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f042 0201 	orr.w	r2, r2, #1
 800336a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800336c:	f7fe f81e 	bl	80013ac <HAL_GetTick>
 8003370:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003372:	e012      	b.n	800339a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003374:	f7fe f81a 	bl	80013ac <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b0a      	cmp	r3, #10
 8003380:	d90b      	bls.n	800339a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003386:	f043 0201 	orr.w	r2, r3, #1
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2203      	movs	r2, #3
 8003392:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e0f5      	b.n	8003586 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d0e5      	beq.n	8003374 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	699a      	ldr	r2, [r3, #24]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 0202 	orr.w	r2, r2, #2
 80033b6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a74      	ldr	r2, [pc, #464]	@ (8003590 <HAL_FDCAN_Init+0x2ac>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d103      	bne.n	80033ca <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80033c2:	4a74      	ldr	r2, [pc, #464]	@ (8003594 <HAL_FDCAN_Init+0x2b0>)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	7c1b      	ldrb	r3, [r3, #16]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d108      	bne.n	80033e4 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	699a      	ldr	r2, [r3, #24]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033e0:	619a      	str	r2, [r3, #24]
 80033e2:	e007      	b.n	80033f4 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	699a      	ldr	r2, [r3, #24]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033f2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	7c5b      	ldrb	r3, [r3, #17]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d108      	bne.n	800340e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	699a      	ldr	r2, [r3, #24]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800340a:	619a      	str	r2, [r3, #24]
 800340c:	e007      	b.n	800341e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699a      	ldr	r2, [r3, #24]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800341c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	7c9b      	ldrb	r3, [r3, #18]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d108      	bne.n	8003438 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	699a      	ldr	r2, [r3, #24]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003434:	619a      	str	r2, [r3, #24]
 8003436:	e007      	b.n	8003448 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	699a      	ldr	r2, [r3, #24]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003446:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689a      	ldr	r2, [r3, #8]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	430a      	orrs	r2, r1
 800345c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	699a      	ldr	r2, [r3, #24]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800346c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	691a      	ldr	r2, [r3, #16]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 0210 	bic.w	r2, r2, #16
 800347c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d108      	bne.n	8003498 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	699a      	ldr	r2, [r3, #24]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f042 0204 	orr.w	r2, r2, #4
 8003494:	619a      	str	r2, [r3, #24]
 8003496:	e02c      	b.n	80034f2 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d028      	beq.n	80034f2 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d01c      	beq.n	80034e2 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	699a      	ldr	r2, [r3, #24]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80034b6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	691a      	ldr	r2, [r3, #16]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0210 	orr.w	r2, r2, #16
 80034c6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	2b03      	cmp	r3, #3
 80034ce:	d110      	bne.n	80034f2 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	699a      	ldr	r2, [r3, #24]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f042 0220 	orr.w	r2, r2, #32
 80034de:	619a      	str	r2, [r3, #24]
 80034e0:	e007      	b.n	80034f2 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	699a      	ldr	r2, [r3, #24]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f042 0220 	orr.w	r2, r2, #32
 80034f0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	3b01      	subs	r3, #1
 80034f8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	69db      	ldr	r3, [r3, #28]
 80034fe:	3b01      	subs	r3, #1
 8003500:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003502:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a1b      	ldr	r3, [r3, #32]
 8003508:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800350a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	3b01      	subs	r3, #1
 8003514:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800351a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800351c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003526:	d115      	bne.n	8003554 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800352c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003532:	3b01      	subs	r3, #1
 8003534:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003536:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353c:	3b01      	subs	r3, #1
 800353e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003540:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003548:	3b01      	subs	r3, #1
 800354a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003550:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003552:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	430a      	orrs	r2, r1
 8003566:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f000 fb0e 	bl	8003b8c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	40006400 	.word	0x40006400
 8003594:	40006500 	.word	0x40006500

08003598 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d110      	bne.n	80035ce <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2202      	movs	r2, #2
 80035b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	699a      	ldr	r2, [r3, #24]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f022 0201 	bic.w	r2, r2, #1
 80035c2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80035ca:	2300      	movs	r3, #0
 80035cc:	e006      	b.n	80035dc <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035d2:	f043 0204 	orr.w	r2, r3, #4
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
  }
}
 80035dc:	4618      	mov	r0, r3
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d12c      	bne.n	800365a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003608:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d007      	beq.n	8003620 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003614:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e023      	b.n	8003668 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003628:	0c1b      	lsrs	r3, r3, #16
 800362a:	f003 0303 	and.w	r3, r3, #3
 800362e:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	68b9      	ldr	r1, [r7, #8]
 8003636:	68f8      	ldr	r0, [r7, #12]
 8003638:	f000 fafe 	bl	8003c38 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2101      	movs	r1, #1
 8003642:	697a      	ldr	r2, [r7, #20]
 8003644:	fa01 f202 	lsl.w	r2, r1, r2
 8003648:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800364c:	2201      	movs	r2, #1
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	409a      	lsls	r2, r3
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8003656:	2300      	movs	r3, #0
 8003658:	e006      	b.n	8003668 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800365e:	f043 0208 	orr.w	r2, r3, #8
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
  }
}
 8003668:	4618      	mov	r0, r3
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003670:	b480      	push	{r7}
 8003672:	b087      	sub	sp, #28
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003682:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003684:	7dfb      	ldrb	r3, [r7, #23]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d003      	beq.n	8003692 <HAL_FDCAN_ActivateNotification+0x22>
 800368a:	7dfb      	ldrb	r3, [r7, #23]
 800368c:	2b02      	cmp	r3, #2
 800368e:	f040 80c8 	bne.w	8003822 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003698:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d004      	beq.n	80036ae <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d03b      	beq.n	8003726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d004      	beq.n	80036c2 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d031      	beq.n	8003726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d004      	beq.n	80036d6 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	f003 0304 	and.w	r3, r3, #4
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d027      	beq.n	8003726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d004      	beq.n	80036ea <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	f003 0308 	and.w	r3, r3, #8
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d01d      	beq.n	8003726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d004      	beq.n	80036fe <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	f003 0310 	and.w	r3, r3, #16
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d013      	beq.n	8003726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003704:	2b00      	cmp	r3, #0
 8003706:	d004      	beq.n	8003712 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	f003 0320 	and.w	r3, r3, #32
 800370e:	2b00      	cmp	r3, #0
 8003710:	d009      	beq.n	8003726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00c      	beq.n	8003736 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003722:	2b00      	cmp	r3, #0
 8003724:	d107      	bne.n	8003736 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f042 0201 	orr.w	r2, r2, #1
 8003734:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	f003 0307 	and.w	r3, r3, #7
 800373c:	2b00      	cmp	r3, #0
 800373e:	d004      	beq.n	800374a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	f003 0301 	and.w	r3, r3, #1
 8003746:	2b00      	cmp	r3, #0
 8003748:	d13b      	bne.n	80037c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003750:	2b00      	cmp	r3, #0
 8003752:	d004      	beq.n	800375e <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	f003 0302 	and.w	r3, r3, #2
 800375a:	2b00      	cmp	r3, #0
 800375c:	d131      	bne.n	80037c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003764:	2b00      	cmp	r3, #0
 8003766:	d004      	beq.n	8003772 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	f003 0304 	and.w	r3, r3, #4
 800376e:	2b00      	cmp	r3, #0
 8003770:	d127      	bne.n	80037c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003778:	2b00      	cmp	r3, #0
 800377a:	d004      	beq.n	8003786 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	f003 0308 	and.w	r3, r3, #8
 8003782:	2b00      	cmp	r3, #0
 8003784:	d11d      	bne.n	80037c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800378c:	2b00      	cmp	r3, #0
 800378e:	d004      	beq.n	800379a <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	f003 0310 	and.w	r3, r3, #16
 8003796:	2b00      	cmp	r3, #0
 8003798:	d113      	bne.n	80037c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d004      	beq.n	80037ae <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	f003 0320 	and.w	r3, r3, #32
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d109      	bne.n	80037c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00c      	beq.n	80037d2 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d007      	beq.n	80037d2 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f042 0202 	orr.w	r2, r2, #2
 80037d0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d009      	beq.n	80037f0 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d009      	beq.n	800380e <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	430a      	orrs	r2, r1
 800380a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68ba      	ldr	r2, [r7, #8]
 800381a:	430a      	orrs	r2, r1
 800381c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 800381e:	2300      	movs	r3, #0
 8003820:	e006      	b.n	8003830 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003826:	f043 0202 	orr.w	r2, r3, #2
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
  }
}
 8003830:	4618      	mov	r0, r3
 8003832:	371c      	adds	r7, #28
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b08c      	sub	sp, #48	@ 0x30
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800384a:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800384e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003856:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003858:	4013      	ands	r3, r2
 800385a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800386e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003870:	4013      	ands	r3, r2
 8003872:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800387a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800387e:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003888:	4013      	ands	r3, r2
 800388a:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003892:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8003896:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800389e:	6a3a      	ldr	r2, [r7, #32]
 80038a0:	4013      	ands	r3, r2
 80038a2:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038aa:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80038ae:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b6:	69fa      	ldr	r2, [r7, #28]
 80038b8:	4013      	ands	r3, r2
 80038ba:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c2:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ca:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	099b      	lsrs	r3, r3, #6
 80038d0:	f003 0301 	and.w	r3, r3, #1
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00c      	beq.n	80038f2 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	099b      	lsrs	r3, r3, #6
 80038dc:	f003 0301 	and.w	r3, r3, #1
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d006      	beq.n	80038f2 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2240      	movs	r2, #64	@ 0x40
 80038ea:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f000 f92d 	bl	8003b4c <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	0a1b      	lsrs	r3, r3, #8
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d01a      	beq.n	8003934 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	0a1b      	lsrs	r3, r3, #8
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d014      	beq.n	8003934 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003912:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800391c:	693a      	ldr	r2, [r7, #16]
 800391e:	4013      	ands	r3, r2
 8003920:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800392a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800392c:	6939      	ldr	r1, [r7, #16]
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f000 f8ed 	bl	8003b0e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8003934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003936:	2b00      	cmp	r3, #0
 8003938:	d007      	beq.n	800394a <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003940:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8003942:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 f8ac 	bl	8003aa2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800394a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800394c:	2b00      	cmp	r3, #0
 800394e:	d007      	beq.n	8003960 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003956:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003958:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 f8ac 	bl	8003ab8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003962:	2b00      	cmp	r3, #0
 8003964:	d007      	beq.n	8003976 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800396c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800396e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f000 f8ac 	bl	8003ace <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	0a5b      	lsrs	r3, r3, #9
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00d      	beq.n	800399e <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	0a5b      	lsrs	r3, r3, #9
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	2b00      	cmp	r3, #0
 800398c:	d007      	beq.n	800399e <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003996:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 f8a3 	bl	8003ae4 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	09db      	lsrs	r3, r3, #7
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d019      	beq.n	80039de <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	09db      	lsrs	r3, r3, #7
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d013      	beq.n	80039de <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80039be:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80039c8:	68fa      	ldr	r2, [r7, #12]
 80039ca:	4013      	ands	r3, r2
 80039cc:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2280      	movs	r2, #128	@ 0x80
 80039d4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80039d6:	68f9      	ldr	r1, [r7, #12]
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 f88d 	bl	8003af8 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	0b5b      	lsrs	r3, r3, #13
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00d      	beq.n	8003a06 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	0b5b      	lsrs	r3, r3, #13
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d007      	beq.n	8003a06 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80039fe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 f88f 	bl	8003b24 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	0bdb      	lsrs	r3, r3, #15
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d00d      	beq.n	8003a2e <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	0bdb      	lsrs	r3, r3, #15
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d007      	beq.n	8003a2e <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003a26:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f000 f885 	bl	8003b38 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	0b9b      	lsrs	r3, r3, #14
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d010      	beq.n	8003a5c <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	0b9b      	lsrs	r3, r3, #14
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00a      	beq.n	8003a5c <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003a4e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a54:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d007      	beq.n	8003a72 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	69fa      	ldr	r2, [r7, #28]
 8003a68:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8003a6a:	69f9      	ldr	r1, [r7, #28]
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 f881 	bl	8003b74 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8003a72:	6a3b      	ldr	r3, [r7, #32]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d009      	beq.n	8003a8c <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	6a3a      	ldr	r2, [r7, #32]
 8003a7e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003a84:	6a3b      	ldr	r3, [r7, #32]
 8003a86:	431a      	orrs	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d002      	beq.n	8003a9a <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 f863 	bl	8003b60 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8003a9a:	bf00      	nop
 8003a9c:	3730      	adds	r7, #48	@ 0x30
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	b083      	sub	sp, #12
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
 8003aaa:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8003ac2:	bf00      	nop
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr

08003ace <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b083      	sub	sp, #12
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
 8003ad6:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8003ad8:	bf00      	nop
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8003b02:	bf00      	nop
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr

08003b0e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003b0e:	b480      	push	{r7}
 8003b10:	b083      	sub	sp, #12
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
 8003b16:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8003b2c:	bf00      	nop
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8003b7e:	bf00      	nop
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
	...

08003b8c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8003b94:	4b27      	ldr	r3, [pc, #156]	@ (8003c34 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8003b96:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	68ba      	ldr	r2, [r7, #8]
 8003b9c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ba6:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bae:	041a      	lsls	r2, r3, #16
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bcc:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bd4:	061a      	lsls	r2, r3, #24
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	430a      	orrs	r2, r1
 8003bdc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	60fb      	str	r3, [r7, #12]
 8003c0c:	e005      	b.n	8003c1a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	3304      	adds	r3, #4
 8003c18:	60fb      	str	r3, [r7, #12]
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d3f3      	bcc.n	8003c0e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8003c26:	bf00      	nop
 8003c28:	bf00      	nop
 8003c2a:	3714      	adds	r7, #20
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	4000a400 	.word	0x4000a400

08003c38 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b089      	sub	sp, #36	@ 0x24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
 8003c44:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10a      	bne.n	8003c64 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8003c56:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	61fb      	str	r3, [r7, #28]
 8003c62:	e00a      	b.n	8003c7a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003c6c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003c72:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003c74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003c78:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003c84:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8003c8a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003c90:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	00db      	lsls	r3, r3, #3
 8003caa:	440b      	add	r3, r1
 8003cac:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	69fa      	ldr	r2, [r7, #28]
 8003cb2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	3304      	adds	r3, #4
 8003cb8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	617b      	str	r3, [r7, #20]
 8003cca:	e020      	b.n	8003d0e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	3303      	adds	r3, #3
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	3302      	adds	r3, #2
 8003cdc:	6879      	ldr	r1, [r7, #4]
 8003cde:	440b      	add	r3, r1
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003ce4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	440b      	add	r3, r1
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003cf2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003cf4:	6879      	ldr	r1, [r7, #4]
 8003cf6:	697a      	ldr	r2, [r7, #20]
 8003cf8:	440a      	add	r2, r1
 8003cfa:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003cfc:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	3304      	adds	r3, #4
 8003d06:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	3304      	adds	r3, #4
 8003d0c:	617b      	str	r3, [r7, #20]
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	4a06      	ldr	r2, [pc, #24]	@ (8003d2c <FDCAN_CopyMessageToRAM+0xf4>)
 8003d14:	5cd3      	ldrb	r3, [r2, r3]
 8003d16:	461a      	mov	r2, r3
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d3d6      	bcc.n	8003ccc <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8003d1e:	bf00      	nop
 8003d20:	bf00      	nop
 8003d22:	3724      	adds	r7, #36	@ 0x24
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	08005b50 	.word	0x08005b50

08003d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b087      	sub	sp, #28
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003d3e:	e15a      	b.n	8003ff6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	2101      	movs	r1, #1
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	fa01 f303 	lsl.w	r3, r1, r3
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f000 814c 	beq.w	8003ff0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f003 0303 	and.w	r3, r3, #3
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d005      	beq.n	8003d70 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d130      	bne.n	8003dd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	005b      	lsls	r3, r3, #1
 8003d7a:	2203      	movs	r2, #3
 8003d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d80:	43db      	mvns	r3, r3
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	4013      	ands	r3, r2
 8003d86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	68da      	ldr	r2, [r3, #12]
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	693a      	ldr	r2, [r7, #16]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003da6:	2201      	movs	r2, #1
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dae:	43db      	mvns	r3, r3
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	4013      	ands	r3, r2
 8003db4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	091b      	lsrs	r3, r3, #4
 8003dbc:	f003 0201 	and.w	r2, r3, #1
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f003 0303 	and.w	r3, r3, #3
 8003dda:	2b03      	cmp	r3, #3
 8003ddc:	d017      	beq.n	8003e0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	005b      	lsls	r3, r3, #1
 8003de8:	2203      	movs	r2, #3
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	43db      	mvns	r3, r3
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	4013      	ands	r3, r2
 8003df4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	689a      	ldr	r2, [r3, #8]
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	693a      	ldr	r2, [r7, #16]
 8003e0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f003 0303 	and.w	r3, r3, #3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d123      	bne.n	8003e62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	08da      	lsrs	r2, r3, #3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	3208      	adds	r2, #8
 8003e22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	f003 0307 	and.w	r3, r3, #7
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	220f      	movs	r2, #15
 8003e32:	fa02 f303 	lsl.w	r3, r2, r3
 8003e36:	43db      	mvns	r3, r3
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	691a      	ldr	r2, [r3, #16]
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	08da      	lsrs	r2, r3, #3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	3208      	adds	r2, #8
 8003e5c:	6939      	ldr	r1, [r7, #16]
 8003e5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	2203      	movs	r2, #3
 8003e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e72:	43db      	mvns	r3, r3
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	4013      	ands	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f003 0203 	and.w	r2, r3, #3
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	005b      	lsls	r3, r3, #1
 8003e86:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8a:	693a      	ldr	r2, [r7, #16]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	f000 80a6 	beq.w	8003ff0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ea4:	4b5b      	ldr	r3, [pc, #364]	@ (8004014 <HAL_GPIO_Init+0x2e4>)
 8003ea6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ea8:	4a5a      	ldr	r2, [pc, #360]	@ (8004014 <HAL_GPIO_Init+0x2e4>)
 8003eaa:	f043 0301 	orr.w	r3, r3, #1
 8003eae:	6613      	str	r3, [r2, #96]	@ 0x60
 8003eb0:	4b58      	ldr	r3, [pc, #352]	@ (8004014 <HAL_GPIO_Init+0x2e4>)
 8003eb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	60bb      	str	r3, [r7, #8]
 8003eba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ebc:	4a56      	ldr	r2, [pc, #344]	@ (8004018 <HAL_GPIO_Init+0x2e8>)
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	089b      	lsrs	r3, r3, #2
 8003ec2:	3302      	adds	r3, #2
 8003ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	f003 0303 	and.w	r3, r3, #3
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	220f      	movs	r2, #15
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	4013      	ands	r3, r2
 8003ede:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ee6:	d01f      	beq.n	8003f28 <HAL_GPIO_Init+0x1f8>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a4c      	ldr	r2, [pc, #304]	@ (800401c <HAL_GPIO_Init+0x2ec>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d019      	beq.n	8003f24 <HAL_GPIO_Init+0x1f4>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a4b      	ldr	r2, [pc, #300]	@ (8004020 <HAL_GPIO_Init+0x2f0>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d013      	beq.n	8003f20 <HAL_GPIO_Init+0x1f0>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a4a      	ldr	r2, [pc, #296]	@ (8004024 <HAL_GPIO_Init+0x2f4>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d00d      	beq.n	8003f1c <HAL_GPIO_Init+0x1ec>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a49      	ldr	r2, [pc, #292]	@ (8004028 <HAL_GPIO_Init+0x2f8>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d007      	beq.n	8003f18 <HAL_GPIO_Init+0x1e8>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a48      	ldr	r2, [pc, #288]	@ (800402c <HAL_GPIO_Init+0x2fc>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d101      	bne.n	8003f14 <HAL_GPIO_Init+0x1e4>
 8003f10:	2305      	movs	r3, #5
 8003f12:	e00a      	b.n	8003f2a <HAL_GPIO_Init+0x1fa>
 8003f14:	2306      	movs	r3, #6
 8003f16:	e008      	b.n	8003f2a <HAL_GPIO_Init+0x1fa>
 8003f18:	2304      	movs	r3, #4
 8003f1a:	e006      	b.n	8003f2a <HAL_GPIO_Init+0x1fa>
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e004      	b.n	8003f2a <HAL_GPIO_Init+0x1fa>
 8003f20:	2302      	movs	r3, #2
 8003f22:	e002      	b.n	8003f2a <HAL_GPIO_Init+0x1fa>
 8003f24:	2301      	movs	r3, #1
 8003f26:	e000      	b.n	8003f2a <HAL_GPIO_Init+0x1fa>
 8003f28:	2300      	movs	r3, #0
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	f002 0203 	and.w	r2, r2, #3
 8003f30:	0092      	lsls	r2, r2, #2
 8003f32:	4093      	lsls	r3, r2
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f3a:	4937      	ldr	r1, [pc, #220]	@ (8004018 <HAL_GPIO_Init+0x2e8>)
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	089b      	lsrs	r3, r3, #2
 8003f40:	3302      	adds	r3, #2
 8003f42:	693a      	ldr	r2, [r7, #16]
 8003f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f48:	4b39      	ldr	r3, [pc, #228]	@ (8004030 <HAL_GPIO_Init+0x300>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	43db      	mvns	r3, r3
 8003f52:	693a      	ldr	r2, [r7, #16]
 8003f54:	4013      	ands	r3, r2
 8003f56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d003      	beq.n	8003f6c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f6c:	4a30      	ldr	r2, [pc, #192]	@ (8004030 <HAL_GPIO_Init+0x300>)
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003f72:	4b2f      	ldr	r3, [pc, #188]	@ (8004030 <HAL_GPIO_Init+0x300>)
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	43db      	mvns	r3, r3
 8003f7c:	693a      	ldr	r2, [r7, #16]
 8003f7e:	4013      	ands	r3, r2
 8003f80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d003      	beq.n	8003f96 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f96:	4a26      	ldr	r2, [pc, #152]	@ (8004030 <HAL_GPIO_Init+0x300>)
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003f9c:	4b24      	ldr	r3, [pc, #144]	@ (8004030 <HAL_GPIO_Init+0x300>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	43db      	mvns	r3, r3
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	4013      	ands	r3, r2
 8003faa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d003      	beq.n	8003fc0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003fb8:	693a      	ldr	r2, [r7, #16]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003fc0:	4a1b      	ldr	r2, [pc, #108]	@ (8004030 <HAL_GPIO_Init+0x300>)
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8004030 <HAL_GPIO_Init+0x300>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	43db      	mvns	r3, r3
 8003fd0:	693a      	ldr	r2, [r7, #16]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003fea:	4a11      	ldr	r2, [pc, #68]	@ (8004030 <HAL_GPIO_Init+0x300>)
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8004000:	2b00      	cmp	r3, #0
 8004002:	f47f ae9d 	bne.w	8003d40 <HAL_GPIO_Init+0x10>
  }
}
 8004006:	bf00      	nop
 8004008:	bf00      	nop
 800400a:	371c      	adds	r7, #28
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr
 8004014:	40021000 	.word	0x40021000
 8004018:	40010000 	.word	0x40010000
 800401c:	48000400 	.word	0x48000400
 8004020:	48000800 	.word	0x48000800
 8004024:	48000c00 	.word	0x48000c00
 8004028:	48001000 	.word	0x48001000
 800402c:	48001400 	.word	0x48001400
 8004030:	40010400 	.word	0x40010400

08004034 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	460b      	mov	r3, r1
 800403e:	807b      	strh	r3, [r7, #2]
 8004040:	4613      	mov	r3, r2
 8004042:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004044:	787b      	ldrb	r3, [r7, #1]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d003      	beq.n	8004052 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800404a:	887a      	ldrh	r2, [r7, #2]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004050:	e002      	b.n	8004058 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004052:	887a      	ldrh	r2, [r7, #2]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004058:	bf00      	nop
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr

08004064 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	460b      	mov	r3, r1
 800406e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004076:	887a      	ldrh	r2, [r7, #2]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4013      	ands	r3, r2
 800407c:	041a      	lsls	r2, r3, #16
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	43d9      	mvns	r1, r3
 8004082:	887b      	ldrh	r3, [r7, #2]
 8004084:	400b      	ands	r3, r1
 8004086:	431a      	orrs	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	619a      	str	r2, [r3, #24]
}
 800408c:	bf00      	nop
 800408e:	3714      	adds	r7, #20
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d141      	bne.n	800412a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80040a6:	4b4b      	ldr	r3, [pc, #300]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80040ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040b2:	d131      	bne.n	8004118 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80040b4:	4b47      	ldr	r3, [pc, #284]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040ba:	4a46      	ldr	r2, [pc, #280]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80040c4:	4b43      	ldr	r3, [pc, #268]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80040cc:	4a41      	ldr	r2, [pc, #260]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80040d2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80040d4:	4b40      	ldr	r3, [pc, #256]	@ (80041d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2232      	movs	r2, #50	@ 0x32
 80040da:	fb02 f303 	mul.w	r3, r2, r3
 80040de:	4a3f      	ldr	r2, [pc, #252]	@ (80041dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80040e0:	fba2 2303 	umull	r2, r3, r2, r3
 80040e4:	0c9b      	lsrs	r3, r3, #18
 80040e6:	3301      	adds	r3, #1
 80040e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040ea:	e002      	b.n	80040f2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	3b01      	subs	r3, #1
 80040f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040f2:	4b38      	ldr	r3, [pc, #224]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040fe:	d102      	bne.n	8004106 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1f2      	bne.n	80040ec <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004106:	4b33      	ldr	r3, [pc, #204]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800410e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004112:	d158      	bne.n	80041c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e057      	b.n	80041c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004118:	4b2e      	ldr	r3, [pc, #184]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800411a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800411e:	4a2d      	ldr	r2, [pc, #180]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004120:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004124:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004128:	e04d      	b.n	80041c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004130:	d141      	bne.n	80041b6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004132:	4b28      	ldr	r3, [pc, #160]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800413a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800413e:	d131      	bne.n	80041a4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004140:	4b24      	ldr	r3, [pc, #144]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004146:	4a23      	ldr	r2, [pc, #140]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004148:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800414c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004150:	4b20      	ldr	r3, [pc, #128]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004158:	4a1e      	ldr	r2, [pc, #120]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800415a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800415e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004160:	4b1d      	ldr	r3, [pc, #116]	@ (80041d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2232      	movs	r2, #50	@ 0x32
 8004166:	fb02 f303 	mul.w	r3, r2, r3
 800416a:	4a1c      	ldr	r2, [pc, #112]	@ (80041dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800416c:	fba2 2303 	umull	r2, r3, r2, r3
 8004170:	0c9b      	lsrs	r3, r3, #18
 8004172:	3301      	adds	r3, #1
 8004174:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004176:	e002      	b.n	800417e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	3b01      	subs	r3, #1
 800417c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800417e:	4b15      	ldr	r3, [pc, #84]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004186:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800418a:	d102      	bne.n	8004192 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1f2      	bne.n	8004178 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004192:	4b10      	ldr	r3, [pc, #64]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800419a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800419e:	d112      	bne.n	80041c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e011      	b.n	80041c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041a4:	4b0b      	ldr	r3, [pc, #44]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041aa:	4a0a      	ldr	r2, [pc, #40]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80041b4:	e007      	b.n	80041c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80041b6:	4b07      	ldr	r3, [pc, #28]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041be:	4a05      	ldr	r2, [pc, #20]	@ (80041d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041c4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3714      	adds	r7, #20
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	40007000 	.word	0x40007000
 80041d8:	20000008 	.word	0x20000008
 80041dc:	431bde83 	.word	0x431bde83

080041e0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80041e0:	b480      	push	{r7}
 80041e2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80041e4:	4b05      	ldr	r3, [pc, #20]	@ (80041fc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	4a04      	ldr	r2, [pc, #16]	@ (80041fc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80041ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041ee:	6093      	str	r3, [r2, #8]
}
 80041f0:	bf00      	nop
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	40007000 	.word	0x40007000

08004200 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b088      	sub	sp, #32
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e2fe      	b.n	8004810 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0301 	and.w	r3, r3, #1
 800421a:	2b00      	cmp	r3, #0
 800421c:	d075      	beq.n	800430a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800421e:	4b97      	ldr	r3, [pc, #604]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 030c 	and.w	r3, r3, #12
 8004226:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004228:	4b94      	ldr	r3, [pc, #592]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f003 0303 	and.w	r3, r3, #3
 8004230:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	2b0c      	cmp	r3, #12
 8004236:	d102      	bne.n	800423e <HAL_RCC_OscConfig+0x3e>
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	2b03      	cmp	r3, #3
 800423c:	d002      	beq.n	8004244 <HAL_RCC_OscConfig+0x44>
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	2b08      	cmp	r3, #8
 8004242:	d10b      	bne.n	800425c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004244:	4b8d      	ldr	r3, [pc, #564]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d05b      	beq.n	8004308 <HAL_RCC_OscConfig+0x108>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d157      	bne.n	8004308 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e2d9      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004264:	d106      	bne.n	8004274 <HAL_RCC_OscConfig+0x74>
 8004266:	4b85      	ldr	r3, [pc, #532]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a84      	ldr	r2, [pc, #528]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 800426c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004270:	6013      	str	r3, [r2, #0]
 8004272:	e01d      	b.n	80042b0 <HAL_RCC_OscConfig+0xb0>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800427c:	d10c      	bne.n	8004298 <HAL_RCC_OscConfig+0x98>
 800427e:	4b7f      	ldr	r3, [pc, #508]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a7e      	ldr	r2, [pc, #504]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004284:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004288:	6013      	str	r3, [r2, #0]
 800428a:	4b7c      	ldr	r3, [pc, #496]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a7b      	ldr	r2, [pc, #492]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004290:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004294:	6013      	str	r3, [r2, #0]
 8004296:	e00b      	b.n	80042b0 <HAL_RCC_OscConfig+0xb0>
 8004298:	4b78      	ldr	r3, [pc, #480]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a77      	ldr	r2, [pc, #476]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 800429e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042a2:	6013      	str	r3, [r2, #0]
 80042a4:	4b75      	ldr	r3, [pc, #468]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a74      	ldr	r2, [pc, #464]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 80042aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d013      	beq.n	80042e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b8:	f7fd f878 	bl	80013ac <HAL_GetTick>
 80042bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042be:	e008      	b.n	80042d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042c0:	f7fd f874 	bl	80013ac <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	2b64      	cmp	r3, #100	@ 0x64
 80042cc:	d901      	bls.n	80042d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e29e      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042d2:	4b6a      	ldr	r3, [pc, #424]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d0f0      	beq.n	80042c0 <HAL_RCC_OscConfig+0xc0>
 80042de:	e014      	b.n	800430a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e0:	f7fd f864 	bl	80013ac <HAL_GetTick>
 80042e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042e6:	e008      	b.n	80042fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042e8:	f7fd f860 	bl	80013ac <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b64      	cmp	r3, #100	@ 0x64
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e28a      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042fa:	4b60      	ldr	r3, [pc, #384]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1f0      	bne.n	80042e8 <HAL_RCC_OscConfig+0xe8>
 8004306:	e000      	b.n	800430a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004308:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d075      	beq.n	8004402 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004316:	4b59      	ldr	r3, [pc, #356]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 030c 	and.w	r3, r3, #12
 800431e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004320:	4b56      	ldr	r3, [pc, #344]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	f003 0303 	and.w	r3, r3, #3
 8004328:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	2b0c      	cmp	r3, #12
 800432e:	d102      	bne.n	8004336 <HAL_RCC_OscConfig+0x136>
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	2b02      	cmp	r3, #2
 8004334:	d002      	beq.n	800433c <HAL_RCC_OscConfig+0x13c>
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	2b04      	cmp	r3, #4
 800433a:	d11f      	bne.n	800437c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800433c:	4b4f      	ldr	r3, [pc, #316]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004344:	2b00      	cmp	r3, #0
 8004346:	d005      	beq.n	8004354 <HAL_RCC_OscConfig+0x154>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e25d      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004354:	4b49      	ldr	r3, [pc, #292]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	061b      	lsls	r3, r3, #24
 8004362:	4946      	ldr	r1, [pc, #280]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004364:	4313      	orrs	r3, r2
 8004366:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004368:	4b45      	ldr	r3, [pc, #276]	@ (8004480 <HAL_RCC_OscConfig+0x280>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4618      	mov	r0, r3
 800436e:	f7fc ffd1 	bl	8001314 <HAL_InitTick>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d043      	beq.n	8004400 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e249      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d023      	beq.n	80043cc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004384:	4b3d      	ldr	r3, [pc, #244]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a3c      	ldr	r2, [pc, #240]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 800438a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800438e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004390:	f7fd f80c 	bl	80013ac <HAL_GetTick>
 8004394:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004396:	e008      	b.n	80043aa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004398:	f7fd f808 	bl	80013ac <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e232      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043aa:	4b34      	ldr	r3, [pc, #208]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d0f0      	beq.n	8004398 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043b6:	4b31      	ldr	r3, [pc, #196]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	691b      	ldr	r3, [r3, #16]
 80043c2:	061b      	lsls	r3, r3, #24
 80043c4:	492d      	ldr	r1, [pc, #180]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	604b      	str	r3, [r1, #4]
 80043ca:	e01a      	b.n	8004402 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043cc:	4b2b      	ldr	r3, [pc, #172]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a2a      	ldr	r2, [pc, #168]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 80043d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d8:	f7fc ffe8 	bl	80013ac <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043e0:	f7fc ffe4 	bl	80013ac <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e20e      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043f2:	4b22      	ldr	r3, [pc, #136]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1f0      	bne.n	80043e0 <HAL_RCC_OscConfig+0x1e0>
 80043fe:	e000      	b.n	8004402 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004400:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	2b00      	cmp	r3, #0
 800440c:	d041      	beq.n	8004492 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d01c      	beq.n	8004450 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004416:	4b19      	ldr	r3, [pc, #100]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004418:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800441c:	4a17      	ldr	r2, [pc, #92]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 800441e:	f043 0301 	orr.w	r3, r3, #1
 8004422:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004426:	f7fc ffc1 	bl	80013ac <HAL_GetTick>
 800442a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800442c:	e008      	b.n	8004440 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800442e:	f7fc ffbd 	bl	80013ac <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	2b02      	cmp	r3, #2
 800443a:	d901      	bls.n	8004440 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e1e7      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004440:	4b0e      	ldr	r3, [pc, #56]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004442:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004446:	f003 0302 	and.w	r3, r3, #2
 800444a:	2b00      	cmp	r3, #0
 800444c:	d0ef      	beq.n	800442e <HAL_RCC_OscConfig+0x22e>
 800444e:	e020      	b.n	8004492 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004450:	4b0a      	ldr	r3, [pc, #40]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004452:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004456:	4a09      	ldr	r2, [pc, #36]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004458:	f023 0301 	bic.w	r3, r3, #1
 800445c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004460:	f7fc ffa4 	bl	80013ac <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004466:	e00d      	b.n	8004484 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004468:	f7fc ffa0 	bl	80013ac <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d906      	bls.n	8004484 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e1ca      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
 800447a:	bf00      	nop
 800447c:	40021000 	.word	0x40021000
 8004480:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004484:	4b8c      	ldr	r3, [pc, #560]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004486:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1ea      	bne.n	8004468 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0304 	and.w	r3, r3, #4
 800449a:	2b00      	cmp	r3, #0
 800449c:	f000 80a6 	beq.w	80045ec <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044a0:	2300      	movs	r3, #0
 80044a2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80044a4:	4b84      	ldr	r3, [pc, #528]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 80044a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d101      	bne.n	80044b4 <HAL_RCC_OscConfig+0x2b4>
 80044b0:	2301      	movs	r3, #1
 80044b2:	e000      	b.n	80044b6 <HAL_RCC_OscConfig+0x2b6>
 80044b4:	2300      	movs	r3, #0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00d      	beq.n	80044d6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ba:	4b7f      	ldr	r3, [pc, #508]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 80044bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044be:	4a7e      	ldr	r2, [pc, #504]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 80044c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80044c6:	4b7c      	ldr	r3, [pc, #496]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 80044c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80044d2:	2301      	movs	r3, #1
 80044d4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044d6:	4b79      	ldr	r3, [pc, #484]	@ (80046bc <HAL_RCC_OscConfig+0x4bc>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d118      	bne.n	8004514 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044e2:	4b76      	ldr	r3, [pc, #472]	@ (80046bc <HAL_RCC_OscConfig+0x4bc>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a75      	ldr	r2, [pc, #468]	@ (80046bc <HAL_RCC_OscConfig+0x4bc>)
 80044e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044ee:	f7fc ff5d 	bl	80013ac <HAL_GetTick>
 80044f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044f4:	e008      	b.n	8004508 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044f6:	f7fc ff59 	bl	80013ac <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d901      	bls.n	8004508 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004504:	2303      	movs	r3, #3
 8004506:	e183      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004508:	4b6c      	ldr	r3, [pc, #432]	@ (80046bc <HAL_RCC_OscConfig+0x4bc>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004510:	2b00      	cmp	r3, #0
 8004512:	d0f0      	beq.n	80044f6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	2b01      	cmp	r3, #1
 800451a:	d108      	bne.n	800452e <HAL_RCC_OscConfig+0x32e>
 800451c:	4b66      	ldr	r3, [pc, #408]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 800451e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004522:	4a65      	ldr	r2, [pc, #404]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004524:	f043 0301 	orr.w	r3, r3, #1
 8004528:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800452c:	e024      	b.n	8004578 <HAL_RCC_OscConfig+0x378>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	2b05      	cmp	r3, #5
 8004534:	d110      	bne.n	8004558 <HAL_RCC_OscConfig+0x358>
 8004536:	4b60      	ldr	r3, [pc, #384]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004538:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800453c:	4a5e      	ldr	r2, [pc, #376]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 800453e:	f043 0304 	orr.w	r3, r3, #4
 8004542:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004546:	4b5c      	ldr	r3, [pc, #368]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800454c:	4a5a      	ldr	r2, [pc, #360]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 800454e:	f043 0301 	orr.w	r3, r3, #1
 8004552:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004556:	e00f      	b.n	8004578 <HAL_RCC_OscConfig+0x378>
 8004558:	4b57      	ldr	r3, [pc, #348]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 800455a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800455e:	4a56      	ldr	r2, [pc, #344]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004560:	f023 0301 	bic.w	r3, r3, #1
 8004564:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004568:	4b53      	ldr	r3, [pc, #332]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 800456a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800456e:	4a52      	ldr	r2, [pc, #328]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004570:	f023 0304 	bic.w	r3, r3, #4
 8004574:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d016      	beq.n	80045ae <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004580:	f7fc ff14 	bl	80013ac <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004586:	e00a      	b.n	800459e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004588:	f7fc ff10 	bl	80013ac <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004596:	4293      	cmp	r3, r2
 8004598:	d901      	bls.n	800459e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e138      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800459e:	4b46      	ldr	r3, [pc, #280]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 80045a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a4:	f003 0302 	and.w	r3, r3, #2
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0ed      	beq.n	8004588 <HAL_RCC_OscConfig+0x388>
 80045ac:	e015      	b.n	80045da <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ae:	f7fc fefd 	bl	80013ac <HAL_GetTick>
 80045b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045b4:	e00a      	b.n	80045cc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045b6:	f7fc fef9 	bl	80013ac <HAL_GetTick>
 80045ba:	4602      	mov	r2, r0
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d901      	bls.n	80045cc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e121      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045cc:	4b3a      	ldr	r3, [pc, #232]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 80045ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1ed      	bne.n	80045b6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045da:	7ffb      	ldrb	r3, [r7, #31]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d105      	bne.n	80045ec <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045e0:	4b35      	ldr	r3, [pc, #212]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 80045e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e4:	4a34      	ldr	r2, [pc, #208]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 80045e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045ea:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0320 	and.w	r3, r3, #32
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d03c      	beq.n	8004672 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d01c      	beq.n	800463a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004600:	4b2d      	ldr	r3, [pc, #180]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004602:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004606:	4a2c      	ldr	r2, [pc, #176]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004608:	f043 0301 	orr.w	r3, r3, #1
 800460c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004610:	f7fc fecc 	bl	80013ac <HAL_GetTick>
 8004614:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004618:	f7fc fec8 	bl	80013ac <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e0f2      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800462a:	4b23      	ldr	r3, [pc, #140]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 800462c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004630:	f003 0302 	and.w	r3, r3, #2
 8004634:	2b00      	cmp	r3, #0
 8004636:	d0ef      	beq.n	8004618 <HAL_RCC_OscConfig+0x418>
 8004638:	e01b      	b.n	8004672 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800463a:	4b1f      	ldr	r3, [pc, #124]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 800463c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004640:	4a1d      	ldr	r2, [pc, #116]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004642:	f023 0301 	bic.w	r3, r3, #1
 8004646:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800464a:	f7fc feaf 	bl	80013ac <HAL_GetTick>
 800464e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004650:	e008      	b.n	8004664 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004652:	f7fc feab 	bl	80013ac <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d901      	bls.n	8004664 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e0d5      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004664:	4b14      	ldr	r3, [pc, #80]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004666:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1ef      	bne.n	8004652 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	69db      	ldr	r3, [r3, #28]
 8004676:	2b00      	cmp	r3, #0
 8004678:	f000 80c9 	beq.w	800480e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800467c:	4b0e      	ldr	r3, [pc, #56]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f003 030c 	and.w	r3, r3, #12
 8004684:	2b0c      	cmp	r3, #12
 8004686:	f000 8083 	beq.w	8004790 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	69db      	ldr	r3, [r3, #28]
 800468e:	2b02      	cmp	r3, #2
 8004690:	d15e      	bne.n	8004750 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004692:	4b09      	ldr	r3, [pc, #36]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a08      	ldr	r2, [pc, #32]	@ (80046b8 <HAL_RCC_OscConfig+0x4b8>)
 8004698:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800469c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800469e:	f7fc fe85 	bl	80013ac <HAL_GetTick>
 80046a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046a4:	e00c      	b.n	80046c0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a6:	f7fc fe81 	bl	80013ac <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d905      	bls.n	80046c0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e0ab      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
 80046b8:	40021000 	.word	0x40021000
 80046bc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046c0:	4b55      	ldr	r3, [pc, #340]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1ec      	bne.n	80046a6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046cc:	4b52      	ldr	r3, [pc, #328]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 80046ce:	68da      	ldr	r2, [r3, #12]
 80046d0:	4b52      	ldr	r3, [pc, #328]	@ (800481c <HAL_RCC_OscConfig+0x61c>)
 80046d2:	4013      	ands	r3, r2
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	6a11      	ldr	r1, [r2, #32]
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80046dc:	3a01      	subs	r2, #1
 80046de:	0112      	lsls	r2, r2, #4
 80046e0:	4311      	orrs	r1, r2
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80046e6:	0212      	lsls	r2, r2, #8
 80046e8:	4311      	orrs	r1, r2
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80046ee:	0852      	lsrs	r2, r2, #1
 80046f0:	3a01      	subs	r2, #1
 80046f2:	0552      	lsls	r2, r2, #21
 80046f4:	4311      	orrs	r1, r2
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80046fa:	0852      	lsrs	r2, r2, #1
 80046fc:	3a01      	subs	r2, #1
 80046fe:	0652      	lsls	r2, r2, #25
 8004700:	4311      	orrs	r1, r2
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004706:	06d2      	lsls	r2, r2, #27
 8004708:	430a      	orrs	r2, r1
 800470a:	4943      	ldr	r1, [pc, #268]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 800470c:	4313      	orrs	r3, r2
 800470e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004710:	4b41      	ldr	r3, [pc, #260]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a40      	ldr	r2, [pc, #256]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 8004716:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800471a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800471c:	4b3e      	ldr	r3, [pc, #248]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	4a3d      	ldr	r2, [pc, #244]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 8004722:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004726:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004728:	f7fc fe40 	bl	80013ac <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800472e:	e008      	b.n	8004742 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004730:	f7fc fe3c 	bl	80013ac <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b02      	cmp	r3, #2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e066      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004742:	4b35      	ldr	r3, [pc, #212]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d0f0      	beq.n	8004730 <HAL_RCC_OscConfig+0x530>
 800474e:	e05e      	b.n	800480e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004750:	4b31      	ldr	r3, [pc, #196]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a30      	ldr	r2, [pc, #192]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 8004756:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800475a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800475c:	f7fc fe26 	bl	80013ac <HAL_GetTick>
 8004760:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004762:	e008      	b.n	8004776 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004764:	f7fc fe22 	bl	80013ac <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	2b02      	cmp	r3, #2
 8004770:	d901      	bls.n	8004776 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e04c      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004776:	4b28      	ldr	r3, [pc, #160]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d1f0      	bne.n	8004764 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004782:	4b25      	ldr	r3, [pc, #148]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 8004784:	68da      	ldr	r2, [r3, #12]
 8004786:	4924      	ldr	r1, [pc, #144]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 8004788:	4b25      	ldr	r3, [pc, #148]	@ (8004820 <HAL_RCC_OscConfig+0x620>)
 800478a:	4013      	ands	r3, r2
 800478c:	60cb      	str	r3, [r1, #12]
 800478e:	e03e      	b.n	800480e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d101      	bne.n	800479c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e039      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800479c:	4b1e      	ldr	r3, [pc, #120]	@ (8004818 <HAL_RCC_OscConfig+0x618>)
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f003 0203 	and.w	r2, r3, #3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d12c      	bne.n	800480a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ba:	3b01      	subs	r3, #1
 80047bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047be:	429a      	cmp	r2, r3
 80047c0:	d123      	bne.n	800480a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d11b      	bne.n	800480a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047dc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80047de:	429a      	cmp	r2, r3
 80047e0:	d113      	bne.n	800480a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ec:	085b      	lsrs	r3, r3, #1
 80047ee:	3b01      	subs	r3, #1
 80047f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d109      	bne.n	800480a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004800:	085b      	lsrs	r3, r3, #1
 8004802:	3b01      	subs	r3, #1
 8004804:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004806:	429a      	cmp	r2, r3
 8004808:	d001      	beq.n	800480e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e000      	b.n	8004810 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800480e:	2300      	movs	r3, #0
}
 8004810:	4618      	mov	r0, r3
 8004812:	3720      	adds	r7, #32
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	40021000 	.word	0x40021000
 800481c:	019f800c 	.word	0x019f800c
 8004820:	feeefffc 	.word	0xfeeefffc

08004824 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b086      	sub	sp, #24
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800482e:	2300      	movs	r3, #0
 8004830:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d101      	bne.n	800483c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e11e      	b.n	8004a7a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800483c:	4b91      	ldr	r3, [pc, #580]	@ (8004a84 <HAL_RCC_ClockConfig+0x260>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 030f 	and.w	r3, r3, #15
 8004844:	683a      	ldr	r2, [r7, #0]
 8004846:	429a      	cmp	r2, r3
 8004848:	d910      	bls.n	800486c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800484a:	4b8e      	ldr	r3, [pc, #568]	@ (8004a84 <HAL_RCC_ClockConfig+0x260>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f023 020f 	bic.w	r2, r3, #15
 8004852:	498c      	ldr	r1, [pc, #560]	@ (8004a84 <HAL_RCC_ClockConfig+0x260>)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	4313      	orrs	r3, r2
 8004858:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800485a:	4b8a      	ldr	r3, [pc, #552]	@ (8004a84 <HAL_RCC_ClockConfig+0x260>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 030f 	and.w	r3, r3, #15
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	429a      	cmp	r2, r3
 8004866:	d001      	beq.n	800486c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e106      	b.n	8004a7a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0301 	and.w	r3, r3, #1
 8004874:	2b00      	cmp	r3, #0
 8004876:	d073      	beq.n	8004960 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	2b03      	cmp	r3, #3
 800487e:	d129      	bne.n	80048d4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004880:	4b81      	ldr	r3, [pc, #516]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d101      	bne.n	8004890 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e0f4      	b.n	8004a7a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004890:	f000 f99e 	bl	8004bd0 <RCC_GetSysClockFreqFromPLLSource>
 8004894:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	4a7c      	ldr	r2, [pc, #496]	@ (8004a8c <HAL_RCC_ClockConfig+0x268>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d93f      	bls.n	800491e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800489e:	4b7a      	ldr	r3, [pc, #488]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d009      	beq.n	80048be <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d033      	beq.n	800491e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d12f      	bne.n	800491e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80048be:	4b72      	ldr	r3, [pc, #456]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048c6:	4a70      	ldr	r2, [pc, #448]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 80048c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048cc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80048ce:	2380      	movs	r3, #128	@ 0x80
 80048d0:	617b      	str	r3, [r7, #20]
 80048d2:	e024      	b.n	800491e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	2b02      	cmp	r3, #2
 80048da:	d107      	bne.n	80048ec <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048dc:	4b6a      	ldr	r3, [pc, #424]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d109      	bne.n	80048fc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e0c6      	b.n	8004a7a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048ec:	4b66      	ldr	r3, [pc, #408]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d101      	bne.n	80048fc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e0be      	b.n	8004a7a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80048fc:	f000 f8ce 	bl	8004a9c <HAL_RCC_GetSysClockFreq>
 8004900:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	4a61      	ldr	r2, [pc, #388]	@ (8004a8c <HAL_RCC_ClockConfig+0x268>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d909      	bls.n	800491e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800490a:	4b5f      	ldr	r3, [pc, #380]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004912:	4a5d      	ldr	r2, [pc, #372]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 8004914:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004918:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800491a:	2380      	movs	r3, #128	@ 0x80
 800491c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800491e:	4b5a      	ldr	r3, [pc, #360]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f023 0203 	bic.w	r2, r3, #3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	4957      	ldr	r1, [pc, #348]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 800492c:	4313      	orrs	r3, r2
 800492e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004930:	f7fc fd3c 	bl	80013ac <HAL_GetTick>
 8004934:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004936:	e00a      	b.n	800494e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004938:	f7fc fd38 	bl	80013ac <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004946:	4293      	cmp	r3, r2
 8004948:	d901      	bls.n	800494e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e095      	b.n	8004a7a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800494e:	4b4e      	ldr	r3, [pc, #312]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f003 020c 	and.w	r2, r3, #12
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	429a      	cmp	r2, r3
 800495e:	d1eb      	bne.n	8004938 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d023      	beq.n	80049b4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0304 	and.w	r3, r3, #4
 8004974:	2b00      	cmp	r3, #0
 8004976:	d005      	beq.n	8004984 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004978:	4b43      	ldr	r3, [pc, #268]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	4a42      	ldr	r2, [pc, #264]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 800497e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004982:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0308 	and.w	r3, r3, #8
 800498c:	2b00      	cmp	r3, #0
 800498e:	d007      	beq.n	80049a0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004990:	4b3d      	ldr	r3, [pc, #244]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004998:	4a3b      	ldr	r2, [pc, #236]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 800499a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800499e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049a0:	4b39      	ldr	r3, [pc, #228]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	4936      	ldr	r1, [pc, #216]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 80049ae:	4313      	orrs	r3, r2
 80049b0:	608b      	str	r3, [r1, #8]
 80049b2:	e008      	b.n	80049c6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	2b80      	cmp	r3, #128	@ 0x80
 80049b8:	d105      	bne.n	80049c6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80049ba:	4b33      	ldr	r3, [pc, #204]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	4a32      	ldr	r2, [pc, #200]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 80049c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049c4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049c6:	4b2f      	ldr	r3, [pc, #188]	@ (8004a84 <HAL_RCC_ClockConfig+0x260>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 030f 	and.w	r3, r3, #15
 80049ce:	683a      	ldr	r2, [r7, #0]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d21d      	bcs.n	8004a10 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004a84 <HAL_RCC_ClockConfig+0x260>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f023 020f 	bic.w	r2, r3, #15
 80049dc:	4929      	ldr	r1, [pc, #164]	@ (8004a84 <HAL_RCC_ClockConfig+0x260>)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80049e4:	f7fc fce2 	bl	80013ac <HAL_GetTick>
 80049e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ea:	e00a      	b.n	8004a02 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049ec:	f7fc fcde 	bl	80013ac <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e03b      	b.n	8004a7a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a02:	4b20      	ldr	r3, [pc, #128]	@ (8004a84 <HAL_RCC_ClockConfig+0x260>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 030f 	and.w	r3, r3, #15
 8004a0a:	683a      	ldr	r2, [r7, #0]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d1ed      	bne.n	80049ec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0304 	and.w	r3, r3, #4
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d008      	beq.n	8004a2e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	4917      	ldr	r1, [pc, #92]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0308 	and.w	r3, r3, #8
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d009      	beq.n	8004a4e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a3a:	4b13      	ldr	r3, [pc, #76]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	490f      	ldr	r1, [pc, #60]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a4e:	f000 f825 	bl	8004a9c <HAL_RCC_GetSysClockFreq>
 8004a52:	4602      	mov	r2, r0
 8004a54:	4b0c      	ldr	r3, [pc, #48]	@ (8004a88 <HAL_RCC_ClockConfig+0x264>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	091b      	lsrs	r3, r3, #4
 8004a5a:	f003 030f 	and.w	r3, r3, #15
 8004a5e:	490c      	ldr	r1, [pc, #48]	@ (8004a90 <HAL_RCC_ClockConfig+0x26c>)
 8004a60:	5ccb      	ldrb	r3, [r1, r3]
 8004a62:	f003 031f 	and.w	r3, r3, #31
 8004a66:	fa22 f303 	lsr.w	r3, r2, r3
 8004a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8004a94 <HAL_RCC_ClockConfig+0x270>)
 8004a6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8004a98 <HAL_RCC_ClockConfig+0x274>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4618      	mov	r0, r3
 8004a74:	f7fc fc4e 	bl	8001314 <HAL_InitTick>
 8004a78:	4603      	mov	r3, r0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3718      	adds	r7, #24
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	40022000 	.word	0x40022000
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	04c4b400 	.word	0x04c4b400
 8004a90:	08005b38 	.word	0x08005b38
 8004a94:	20000008 	.word	0x20000008
 8004a98:	20000014 	.word	0x20000014

08004a9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b087      	sub	sp, #28
 8004aa0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004aa2:	4b2c      	ldr	r3, [pc, #176]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f003 030c 	and.w	r3, r3, #12
 8004aaa:	2b04      	cmp	r3, #4
 8004aac:	d102      	bne.n	8004ab4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004aae:	4b2a      	ldr	r3, [pc, #168]	@ (8004b58 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ab0:	613b      	str	r3, [r7, #16]
 8004ab2:	e047      	b.n	8004b44 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004ab4:	4b27      	ldr	r3, [pc, #156]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f003 030c 	and.w	r3, r3, #12
 8004abc:	2b08      	cmp	r3, #8
 8004abe:	d102      	bne.n	8004ac6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ac0:	4b26      	ldr	r3, [pc, #152]	@ (8004b5c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ac2:	613b      	str	r3, [r7, #16]
 8004ac4:	e03e      	b.n	8004b44 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004ac6:	4b23      	ldr	r3, [pc, #140]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f003 030c 	and.w	r3, r3, #12
 8004ace:	2b0c      	cmp	r3, #12
 8004ad0:	d136      	bne.n	8004b40 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004ad2:	4b20      	ldr	r3, [pc, #128]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	f003 0303 	and.w	r3, r3, #3
 8004ada:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004adc:	4b1d      	ldr	r3, [pc, #116]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	091b      	lsrs	r3, r3, #4
 8004ae2:	f003 030f 	and.w	r3, r3, #15
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2b03      	cmp	r3, #3
 8004aee:	d10c      	bne.n	8004b0a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004af0:	4a1a      	ldr	r2, [pc, #104]	@ (8004b5c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af8:	4a16      	ldr	r2, [pc, #88]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004afa:	68d2      	ldr	r2, [r2, #12]
 8004afc:	0a12      	lsrs	r2, r2, #8
 8004afe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004b02:	fb02 f303 	mul.w	r3, r2, r3
 8004b06:	617b      	str	r3, [r7, #20]
      break;
 8004b08:	e00c      	b.n	8004b24 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b0a:	4a13      	ldr	r2, [pc, #76]	@ (8004b58 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b12:	4a10      	ldr	r2, [pc, #64]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b14:	68d2      	ldr	r2, [r2, #12]
 8004b16:	0a12      	lsrs	r2, r2, #8
 8004b18:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004b1c:	fb02 f303 	mul.w	r3, r2, r3
 8004b20:	617b      	str	r3, [r7, #20]
      break;
 8004b22:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b24:	4b0b      	ldr	r3, [pc, #44]	@ (8004b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	0e5b      	lsrs	r3, r3, #25
 8004b2a:	f003 0303 	and.w	r3, r3, #3
 8004b2e:	3301      	adds	r3, #1
 8004b30:	005b      	lsls	r3, r3, #1
 8004b32:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b3c:	613b      	str	r3, [r7, #16]
 8004b3e:	e001      	b.n	8004b44 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004b40:	2300      	movs	r3, #0
 8004b42:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004b44:	693b      	ldr	r3, [r7, #16]
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	371c      	adds	r7, #28
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	40021000 	.word	0x40021000
 8004b58:	00f42400 	.word	0x00f42400
 8004b5c:	007a1200 	.word	0x007a1200

08004b60 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b60:	b480      	push	{r7}
 8004b62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b64:	4b03      	ldr	r3, [pc, #12]	@ (8004b74 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b66:	681b      	ldr	r3, [r3, #0]
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	20000008 	.word	0x20000008

08004b78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004b7c:	f7ff fff0 	bl	8004b60 <HAL_RCC_GetHCLKFreq>
 8004b80:	4602      	mov	r2, r0
 8004b82:	4b06      	ldr	r3, [pc, #24]	@ (8004b9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	0a1b      	lsrs	r3, r3, #8
 8004b88:	f003 0307 	and.w	r3, r3, #7
 8004b8c:	4904      	ldr	r1, [pc, #16]	@ (8004ba0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b8e:	5ccb      	ldrb	r3, [r1, r3]
 8004b90:	f003 031f 	and.w	r3, r3, #31
 8004b94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	bd80      	pop	{r7, pc}
 8004b9c:	40021000 	.word	0x40021000
 8004ba0:	08005b48 	.word	0x08005b48

08004ba4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ba8:	f7ff ffda 	bl	8004b60 <HAL_RCC_GetHCLKFreq>
 8004bac:	4602      	mov	r2, r0
 8004bae:	4b06      	ldr	r3, [pc, #24]	@ (8004bc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	0adb      	lsrs	r3, r3, #11
 8004bb4:	f003 0307 	and.w	r3, r3, #7
 8004bb8:	4904      	ldr	r1, [pc, #16]	@ (8004bcc <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bba:	5ccb      	ldrb	r3, [r1, r3]
 8004bbc:	f003 031f 	and.w	r3, r3, #31
 8004bc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	40021000 	.word	0x40021000
 8004bcc:	08005b48 	.word	0x08005b48

08004bd0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b087      	sub	sp, #28
 8004bd4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8004c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	f003 0303 	and.w	r3, r3, #3
 8004bde:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004be0:	4b1b      	ldr	r3, [pc, #108]	@ (8004c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	091b      	lsrs	r3, r3, #4
 8004be6:	f003 030f 	and.w	r3, r3, #15
 8004bea:	3301      	adds	r3, #1
 8004bec:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	2b03      	cmp	r3, #3
 8004bf2:	d10c      	bne.n	8004c0e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004bf4:	4a17      	ldr	r2, [pc, #92]	@ (8004c54 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bfc:	4a14      	ldr	r2, [pc, #80]	@ (8004c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004bfe:	68d2      	ldr	r2, [r2, #12]
 8004c00:	0a12      	lsrs	r2, r2, #8
 8004c02:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c06:	fb02 f303 	mul.w	r3, r2, r3
 8004c0a:	617b      	str	r3, [r7, #20]
    break;
 8004c0c:	e00c      	b.n	8004c28 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c0e:	4a12      	ldr	r2, [pc, #72]	@ (8004c58 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c16:	4a0e      	ldr	r2, [pc, #56]	@ (8004c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c18:	68d2      	ldr	r2, [r2, #12]
 8004c1a:	0a12      	lsrs	r2, r2, #8
 8004c1c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c20:	fb02 f303 	mul.w	r3, r2, r3
 8004c24:	617b      	str	r3, [r7, #20]
    break;
 8004c26:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c28:	4b09      	ldr	r3, [pc, #36]	@ (8004c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	0e5b      	lsrs	r3, r3, #25
 8004c2e:	f003 0303 	and.w	r3, r3, #3
 8004c32:	3301      	adds	r3, #1
 8004c34:	005b      	lsls	r3, r3, #1
 8004c36:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004c38:	697a      	ldr	r2, [r7, #20]
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c40:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004c42:	687b      	ldr	r3, [r7, #4]
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	371c      	adds	r7, #28
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr
 8004c50:	40021000 	.word	0x40021000
 8004c54:	007a1200 	.word	0x007a1200
 8004c58:	00f42400 	.word	0x00f42400

08004c5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004c64:	2300      	movs	r3, #0
 8004c66:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004c68:	2300      	movs	r3, #0
 8004c6a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 8098 	beq.w	8004daa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c7e:	4b43      	ldr	r3, [pc, #268]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d10d      	bne.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c8a:	4b40      	ldr	r3, [pc, #256]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c8e:	4a3f      	ldr	r2, [pc, #252]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c94:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c96:	4b3d      	ldr	r3, [pc, #244]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c9e:	60bb      	str	r3, [r7, #8]
 8004ca0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ca6:	4b3a      	ldr	r3, [pc, #232]	@ (8004d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a39      	ldr	r2, [pc, #228]	@ (8004d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004cac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cb0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004cb2:	f7fc fb7b 	bl	80013ac <HAL_GetTick>
 8004cb6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004cb8:	e009      	b.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cba:	f7fc fb77 	bl	80013ac <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d902      	bls.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	74fb      	strb	r3, [r7, #19]
        break;
 8004ccc:	e005      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004cce:	4b30      	ldr	r3, [pc, #192]	@ (8004d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0ef      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004cda:	7cfb      	ldrb	r3, [r7, #19]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d159      	bne.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ce6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cea:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d01e      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d019      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004cfc:	4b23      	ldr	r3, [pc, #140]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d06:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004d08:	4b20      	ldr	r3, [pc, #128]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004d18:	4b1c      	ldr	r3, [pc, #112]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d1e:	4a1b      	ldr	r2, [pc, #108]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004d28:	4a18      	ldr	r2, [pc, #96]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d016      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d3a:	f7fc fb37 	bl	80013ac <HAL_GetTick>
 8004d3e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d40:	e00b      	b.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d42:	f7fc fb33 	bl	80013ac <HAL_GetTick>
 8004d46:	4602      	mov	r2, r0
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d902      	bls.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	74fb      	strb	r3, [r7, #19]
            break;
 8004d58:	e006      	b.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0ec      	beq.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004d68:	7cfb      	ldrb	r3, [r7, #19]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10b      	bne.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d6e:	4b07      	ldr	r3, [pc, #28]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7c:	4903      	ldr	r1, [pc, #12]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004d84:	e008      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d86:	7cfb      	ldrb	r3, [r7, #19]
 8004d88:	74bb      	strb	r3, [r7, #18]
 8004d8a:	e005      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004d8c:	40021000 	.word	0x40021000
 8004d90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d94:	7cfb      	ldrb	r3, [r7, #19]
 8004d96:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d98:	7c7b      	ldrb	r3, [r7, #17]
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d105      	bne.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d9e:	4ba6      	ldr	r3, [pc, #664]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004da2:	4aa5      	ldr	r2, [pc, #660]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004da4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004da8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00a      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004db6:	4ba0      	ldr	r3, [pc, #640]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dbc:	f023 0203 	bic.w	r2, r3, #3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	499c      	ldr	r1, [pc, #624]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00a      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004dd8:	4b97      	ldr	r3, [pc, #604]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dde:	f023 020c 	bic.w	r2, r3, #12
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	4994      	ldr	r1, [pc, #592]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0304 	and.w	r3, r3, #4
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00a      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004dfa:	4b8f      	ldr	r3, [pc, #572]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e00:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	498b      	ldr	r1, [pc, #556]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0308 	and.w	r3, r3, #8
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00a      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004e1c:	4b86      	ldr	r3, [pc, #536]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e22:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	4983      	ldr	r1, [pc, #524]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0320 	and.w	r3, r3, #32
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00a      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e3e:	4b7e      	ldr	r3, [pc, #504]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e44:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	497a      	ldr	r1, [pc, #488]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d00a      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e60:	4b75      	ldr	r3, [pc, #468]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e66:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	4972      	ldr	r1, [pc, #456]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00a      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e82:	4b6d      	ldr	r3, [pc, #436]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e88:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	69db      	ldr	r3, [r3, #28]
 8004e90:	4969      	ldr	r1, [pc, #420]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e92:	4313      	orrs	r3, r2
 8004e94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00a      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ea4:	4b64      	ldr	r3, [pc, #400]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eaa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a1b      	ldr	r3, [r3, #32]
 8004eb2:	4961      	ldr	r1, [pc, #388]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00a      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ec6:	4b5c      	ldr	r3, [pc, #368]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ecc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed4:	4958      	ldr	r1, [pc, #352]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d015      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ee8:	4b53      	ldr	r3, [pc, #332]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ef6:	4950      	ldr	r1, [pc, #320]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f06:	d105      	bne.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f08:	4b4b      	ldr	r3, [pc, #300]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	4a4a      	ldr	r2, [pc, #296]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f12:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d015      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004f20:	4b45      	ldr	r3, [pc, #276]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f26:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f2e:	4942      	ldr	r1, [pc, #264]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f30:	4313      	orrs	r3, r2
 8004f32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f3e:	d105      	bne.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f40:	4b3d      	ldr	r3, [pc, #244]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	4a3c      	ldr	r2, [pc, #240]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f4a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d015      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004f58:	4b37      	ldr	r3, [pc, #220]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f66:	4934      	ldr	r1, [pc, #208]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f76:	d105      	bne.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f78:	4b2f      	ldr	r3, [pc, #188]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	4a2e      	ldr	r2, [pc, #184]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f82:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d015      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f90:	4b29      	ldr	r3, [pc, #164]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f96:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f9e:	4926      	ldr	r1, [pc, #152]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004faa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fae:	d105      	bne.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fb0:	4b21      	ldr	r3, [pc, #132]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	4a20      	ldr	r2, [pc, #128]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fba:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d015      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd6:	4918      	ldr	r1, [pc, #96]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fe6:	d105      	bne.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fe8:	4b13      	ldr	r3, [pc, #76]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	4a12      	ldr	r2, [pc, #72]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ff2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d015      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005000:	4b0d      	ldr	r3, [pc, #52]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005006:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800500e:	490a      	ldr	r1, [pc, #40]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005010:	4313      	orrs	r3, r2
 8005012:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800501a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800501e:	d105      	bne.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005020:	4b05      	ldr	r3, [pc, #20]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	4a04      	ldr	r2, [pc, #16]	@ (8005038 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005026:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800502a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800502c:	7cbb      	ldrb	r3, [r7, #18]
}
 800502e:	4618      	mov	r0, r3
 8005030:	3718      	adds	r7, #24
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	40021000 	.word	0x40021000

0800503c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d101      	bne.n	800504e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e042      	b.n	80050d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005054:	2b00      	cmp	r3, #0
 8005056:	d106      	bne.n	8005066 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 f83b 	bl	80050dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2224      	movs	r2, #36	@ 0x24
 800506a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f022 0201 	bic.w	r2, r2, #1
 800507c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005082:	2b00      	cmp	r3, #0
 8005084:	d002      	beq.n	800508c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 fafe 	bl	8005688 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f000 f82f 	bl	80050f0 <UART_SetConfig>
 8005092:	4603      	mov	r3, r0
 8005094:	2b01      	cmp	r3, #1
 8005096:	d101      	bne.n	800509c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e01b      	b.n	80050d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685a      	ldr	r2, [r3, #4]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	689a      	ldr	r2, [r3, #8]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0201 	orr.w	r2, r2, #1
 80050ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 fb7d 	bl	80057cc <UART_CheckIdleState>
 80050d2:	4603      	mov	r3, r0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3708      	adds	r7, #8
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050f4:	b08c      	sub	sp, #48	@ 0x30
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050fa:	2300      	movs	r3, #0
 80050fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	431a      	orrs	r2, r3
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	431a      	orrs	r2, r3
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	69db      	ldr	r3, [r3, #28]
 8005114:	4313      	orrs	r3, r2
 8005116:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	4bab      	ldr	r3, [pc, #684]	@ (80053cc <UART_SetConfig+0x2dc>)
 8005120:	4013      	ands	r3, r2
 8005122:	697a      	ldr	r2, [r7, #20]
 8005124:	6812      	ldr	r2, [r2, #0]
 8005126:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005128:	430b      	orrs	r3, r1
 800512a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	68da      	ldr	r2, [r3, #12]
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	430a      	orrs	r2, r1
 8005140:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4aa0      	ldr	r2, [pc, #640]	@ (80053d0 <UART_SetConfig+0x2e0>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d004      	beq.n	800515c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005158:	4313      	orrs	r3, r2
 800515a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005166:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	6812      	ldr	r2, [r2, #0]
 800516e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005170:	430b      	orrs	r3, r1
 8005172:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517a:	f023 010f 	bic.w	r1, r3, #15
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	430a      	orrs	r2, r1
 8005188:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a91      	ldr	r2, [pc, #580]	@ (80053d4 <UART_SetConfig+0x2e4>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d125      	bne.n	80051e0 <UART_SetConfig+0xf0>
 8005194:	4b90      	ldr	r3, [pc, #576]	@ (80053d8 <UART_SetConfig+0x2e8>)
 8005196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800519a:	f003 0303 	and.w	r3, r3, #3
 800519e:	2b03      	cmp	r3, #3
 80051a0:	d81a      	bhi.n	80051d8 <UART_SetConfig+0xe8>
 80051a2:	a201      	add	r2, pc, #4	@ (adr r2, 80051a8 <UART_SetConfig+0xb8>)
 80051a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a8:	080051b9 	.word	0x080051b9
 80051ac:	080051c9 	.word	0x080051c9
 80051b0:	080051c1 	.word	0x080051c1
 80051b4:	080051d1 	.word	0x080051d1
 80051b8:	2301      	movs	r3, #1
 80051ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051be:	e0d6      	b.n	800536e <UART_SetConfig+0x27e>
 80051c0:	2302      	movs	r3, #2
 80051c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051c6:	e0d2      	b.n	800536e <UART_SetConfig+0x27e>
 80051c8:	2304      	movs	r3, #4
 80051ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051ce:	e0ce      	b.n	800536e <UART_SetConfig+0x27e>
 80051d0:	2308      	movs	r3, #8
 80051d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051d6:	e0ca      	b.n	800536e <UART_SetConfig+0x27e>
 80051d8:	2310      	movs	r3, #16
 80051da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051de:	e0c6      	b.n	800536e <UART_SetConfig+0x27e>
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a7d      	ldr	r2, [pc, #500]	@ (80053dc <UART_SetConfig+0x2ec>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d138      	bne.n	800525c <UART_SetConfig+0x16c>
 80051ea:	4b7b      	ldr	r3, [pc, #492]	@ (80053d8 <UART_SetConfig+0x2e8>)
 80051ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f0:	f003 030c 	and.w	r3, r3, #12
 80051f4:	2b0c      	cmp	r3, #12
 80051f6:	d82d      	bhi.n	8005254 <UART_SetConfig+0x164>
 80051f8:	a201      	add	r2, pc, #4	@ (adr r2, 8005200 <UART_SetConfig+0x110>)
 80051fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051fe:	bf00      	nop
 8005200:	08005235 	.word	0x08005235
 8005204:	08005255 	.word	0x08005255
 8005208:	08005255 	.word	0x08005255
 800520c:	08005255 	.word	0x08005255
 8005210:	08005245 	.word	0x08005245
 8005214:	08005255 	.word	0x08005255
 8005218:	08005255 	.word	0x08005255
 800521c:	08005255 	.word	0x08005255
 8005220:	0800523d 	.word	0x0800523d
 8005224:	08005255 	.word	0x08005255
 8005228:	08005255 	.word	0x08005255
 800522c:	08005255 	.word	0x08005255
 8005230:	0800524d 	.word	0x0800524d
 8005234:	2300      	movs	r3, #0
 8005236:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800523a:	e098      	b.n	800536e <UART_SetConfig+0x27e>
 800523c:	2302      	movs	r3, #2
 800523e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005242:	e094      	b.n	800536e <UART_SetConfig+0x27e>
 8005244:	2304      	movs	r3, #4
 8005246:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800524a:	e090      	b.n	800536e <UART_SetConfig+0x27e>
 800524c:	2308      	movs	r3, #8
 800524e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005252:	e08c      	b.n	800536e <UART_SetConfig+0x27e>
 8005254:	2310      	movs	r3, #16
 8005256:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800525a:	e088      	b.n	800536e <UART_SetConfig+0x27e>
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a5f      	ldr	r2, [pc, #380]	@ (80053e0 <UART_SetConfig+0x2f0>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d125      	bne.n	80052b2 <UART_SetConfig+0x1c2>
 8005266:	4b5c      	ldr	r3, [pc, #368]	@ (80053d8 <UART_SetConfig+0x2e8>)
 8005268:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800526c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005270:	2b30      	cmp	r3, #48	@ 0x30
 8005272:	d016      	beq.n	80052a2 <UART_SetConfig+0x1b2>
 8005274:	2b30      	cmp	r3, #48	@ 0x30
 8005276:	d818      	bhi.n	80052aa <UART_SetConfig+0x1ba>
 8005278:	2b20      	cmp	r3, #32
 800527a:	d00a      	beq.n	8005292 <UART_SetConfig+0x1a2>
 800527c:	2b20      	cmp	r3, #32
 800527e:	d814      	bhi.n	80052aa <UART_SetConfig+0x1ba>
 8005280:	2b00      	cmp	r3, #0
 8005282:	d002      	beq.n	800528a <UART_SetConfig+0x19a>
 8005284:	2b10      	cmp	r3, #16
 8005286:	d008      	beq.n	800529a <UART_SetConfig+0x1aa>
 8005288:	e00f      	b.n	80052aa <UART_SetConfig+0x1ba>
 800528a:	2300      	movs	r3, #0
 800528c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005290:	e06d      	b.n	800536e <UART_SetConfig+0x27e>
 8005292:	2302      	movs	r3, #2
 8005294:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005298:	e069      	b.n	800536e <UART_SetConfig+0x27e>
 800529a:	2304      	movs	r3, #4
 800529c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052a0:	e065      	b.n	800536e <UART_SetConfig+0x27e>
 80052a2:	2308      	movs	r3, #8
 80052a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052a8:	e061      	b.n	800536e <UART_SetConfig+0x27e>
 80052aa:	2310      	movs	r3, #16
 80052ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052b0:	e05d      	b.n	800536e <UART_SetConfig+0x27e>
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a4b      	ldr	r2, [pc, #300]	@ (80053e4 <UART_SetConfig+0x2f4>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d125      	bne.n	8005308 <UART_SetConfig+0x218>
 80052bc:	4b46      	ldr	r3, [pc, #280]	@ (80053d8 <UART_SetConfig+0x2e8>)
 80052be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80052c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80052c8:	d016      	beq.n	80052f8 <UART_SetConfig+0x208>
 80052ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80052cc:	d818      	bhi.n	8005300 <UART_SetConfig+0x210>
 80052ce:	2b80      	cmp	r3, #128	@ 0x80
 80052d0:	d00a      	beq.n	80052e8 <UART_SetConfig+0x1f8>
 80052d2:	2b80      	cmp	r3, #128	@ 0x80
 80052d4:	d814      	bhi.n	8005300 <UART_SetConfig+0x210>
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d002      	beq.n	80052e0 <UART_SetConfig+0x1f0>
 80052da:	2b40      	cmp	r3, #64	@ 0x40
 80052dc:	d008      	beq.n	80052f0 <UART_SetConfig+0x200>
 80052de:	e00f      	b.n	8005300 <UART_SetConfig+0x210>
 80052e0:	2300      	movs	r3, #0
 80052e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052e6:	e042      	b.n	800536e <UART_SetConfig+0x27e>
 80052e8:	2302      	movs	r3, #2
 80052ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052ee:	e03e      	b.n	800536e <UART_SetConfig+0x27e>
 80052f0:	2304      	movs	r3, #4
 80052f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052f6:	e03a      	b.n	800536e <UART_SetConfig+0x27e>
 80052f8:	2308      	movs	r3, #8
 80052fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052fe:	e036      	b.n	800536e <UART_SetConfig+0x27e>
 8005300:	2310      	movs	r3, #16
 8005302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005306:	e032      	b.n	800536e <UART_SetConfig+0x27e>
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a30      	ldr	r2, [pc, #192]	@ (80053d0 <UART_SetConfig+0x2e0>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d12a      	bne.n	8005368 <UART_SetConfig+0x278>
 8005312:	4b31      	ldr	r3, [pc, #196]	@ (80053d8 <UART_SetConfig+0x2e8>)
 8005314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005318:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800531c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005320:	d01a      	beq.n	8005358 <UART_SetConfig+0x268>
 8005322:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005326:	d81b      	bhi.n	8005360 <UART_SetConfig+0x270>
 8005328:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800532c:	d00c      	beq.n	8005348 <UART_SetConfig+0x258>
 800532e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005332:	d815      	bhi.n	8005360 <UART_SetConfig+0x270>
 8005334:	2b00      	cmp	r3, #0
 8005336:	d003      	beq.n	8005340 <UART_SetConfig+0x250>
 8005338:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800533c:	d008      	beq.n	8005350 <UART_SetConfig+0x260>
 800533e:	e00f      	b.n	8005360 <UART_SetConfig+0x270>
 8005340:	2300      	movs	r3, #0
 8005342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005346:	e012      	b.n	800536e <UART_SetConfig+0x27e>
 8005348:	2302      	movs	r3, #2
 800534a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800534e:	e00e      	b.n	800536e <UART_SetConfig+0x27e>
 8005350:	2304      	movs	r3, #4
 8005352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005356:	e00a      	b.n	800536e <UART_SetConfig+0x27e>
 8005358:	2308      	movs	r3, #8
 800535a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800535e:	e006      	b.n	800536e <UART_SetConfig+0x27e>
 8005360:	2310      	movs	r3, #16
 8005362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005366:	e002      	b.n	800536e <UART_SetConfig+0x27e>
 8005368:	2310      	movs	r3, #16
 800536a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a17      	ldr	r2, [pc, #92]	@ (80053d0 <UART_SetConfig+0x2e0>)
 8005374:	4293      	cmp	r3, r2
 8005376:	f040 80a8 	bne.w	80054ca <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800537a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800537e:	2b08      	cmp	r3, #8
 8005380:	d834      	bhi.n	80053ec <UART_SetConfig+0x2fc>
 8005382:	a201      	add	r2, pc, #4	@ (adr r2, 8005388 <UART_SetConfig+0x298>)
 8005384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005388:	080053ad 	.word	0x080053ad
 800538c:	080053ed 	.word	0x080053ed
 8005390:	080053b5 	.word	0x080053b5
 8005394:	080053ed 	.word	0x080053ed
 8005398:	080053bb 	.word	0x080053bb
 800539c:	080053ed 	.word	0x080053ed
 80053a0:	080053ed 	.word	0x080053ed
 80053a4:	080053ed 	.word	0x080053ed
 80053a8:	080053c3 	.word	0x080053c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053ac:	f7ff fbe4 	bl	8004b78 <HAL_RCC_GetPCLK1Freq>
 80053b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053b2:	e021      	b.n	80053f8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053b4:	4b0c      	ldr	r3, [pc, #48]	@ (80053e8 <UART_SetConfig+0x2f8>)
 80053b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053b8:	e01e      	b.n	80053f8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053ba:	f7ff fb6f 	bl	8004a9c <HAL_RCC_GetSysClockFreq>
 80053be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053c0:	e01a      	b.n	80053f8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053c8:	e016      	b.n	80053f8 <UART_SetConfig+0x308>
 80053ca:	bf00      	nop
 80053cc:	cfff69f3 	.word	0xcfff69f3
 80053d0:	40008000 	.word	0x40008000
 80053d4:	40013800 	.word	0x40013800
 80053d8:	40021000 	.word	0x40021000
 80053dc:	40004400 	.word	0x40004400
 80053e0:	40004800 	.word	0x40004800
 80053e4:	40004c00 	.word	0x40004c00
 80053e8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80053ec:	2300      	movs	r3, #0
 80053ee:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80053f6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80053f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 812a 	beq.w	8005654 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005404:	4a9e      	ldr	r2, [pc, #632]	@ (8005680 <UART_SetConfig+0x590>)
 8005406:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800540a:	461a      	mov	r2, r3
 800540c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005412:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	685a      	ldr	r2, [r3, #4]
 8005418:	4613      	mov	r3, r2
 800541a:	005b      	lsls	r3, r3, #1
 800541c:	4413      	add	r3, r2
 800541e:	69ba      	ldr	r2, [r7, #24]
 8005420:	429a      	cmp	r2, r3
 8005422:	d305      	bcc.n	8005430 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800542a:	69ba      	ldr	r2, [r7, #24]
 800542c:	429a      	cmp	r2, r3
 800542e:	d903      	bls.n	8005438 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005436:	e10d      	b.n	8005654 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543a:	2200      	movs	r2, #0
 800543c:	60bb      	str	r3, [r7, #8]
 800543e:	60fa      	str	r2, [r7, #12]
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005444:	4a8e      	ldr	r2, [pc, #568]	@ (8005680 <UART_SetConfig+0x590>)
 8005446:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800544a:	b29b      	uxth	r3, r3
 800544c:	2200      	movs	r2, #0
 800544e:	603b      	str	r3, [r7, #0]
 8005450:	607a      	str	r2, [r7, #4]
 8005452:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005456:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800545a:	f7fa fedd 	bl	8000218 <__aeabi_uldivmod>
 800545e:	4602      	mov	r2, r0
 8005460:	460b      	mov	r3, r1
 8005462:	4610      	mov	r0, r2
 8005464:	4619      	mov	r1, r3
 8005466:	f04f 0200 	mov.w	r2, #0
 800546a:	f04f 0300 	mov.w	r3, #0
 800546e:	020b      	lsls	r3, r1, #8
 8005470:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005474:	0202      	lsls	r2, r0, #8
 8005476:	6979      	ldr	r1, [r7, #20]
 8005478:	6849      	ldr	r1, [r1, #4]
 800547a:	0849      	lsrs	r1, r1, #1
 800547c:	2000      	movs	r0, #0
 800547e:	460c      	mov	r4, r1
 8005480:	4605      	mov	r5, r0
 8005482:	eb12 0804 	adds.w	r8, r2, r4
 8005486:	eb43 0905 	adc.w	r9, r3, r5
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	469a      	mov	sl, r3
 8005492:	4693      	mov	fp, r2
 8005494:	4652      	mov	r2, sl
 8005496:	465b      	mov	r3, fp
 8005498:	4640      	mov	r0, r8
 800549a:	4649      	mov	r1, r9
 800549c:	f7fa febc 	bl	8000218 <__aeabi_uldivmod>
 80054a0:	4602      	mov	r2, r0
 80054a2:	460b      	mov	r3, r1
 80054a4:	4613      	mov	r3, r2
 80054a6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80054a8:	6a3b      	ldr	r3, [r7, #32]
 80054aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054ae:	d308      	bcc.n	80054c2 <UART_SetConfig+0x3d2>
 80054b0:	6a3b      	ldr	r3, [r7, #32]
 80054b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054b6:	d204      	bcs.n	80054c2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	6a3a      	ldr	r2, [r7, #32]
 80054be:	60da      	str	r2, [r3, #12]
 80054c0:	e0c8      	b.n	8005654 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80054c8:	e0c4      	b.n	8005654 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	69db      	ldr	r3, [r3, #28]
 80054ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054d2:	d167      	bne.n	80055a4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80054d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80054d8:	2b08      	cmp	r3, #8
 80054da:	d828      	bhi.n	800552e <UART_SetConfig+0x43e>
 80054dc:	a201      	add	r2, pc, #4	@ (adr r2, 80054e4 <UART_SetConfig+0x3f4>)
 80054de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054e2:	bf00      	nop
 80054e4:	08005509 	.word	0x08005509
 80054e8:	08005511 	.word	0x08005511
 80054ec:	08005519 	.word	0x08005519
 80054f0:	0800552f 	.word	0x0800552f
 80054f4:	0800551f 	.word	0x0800551f
 80054f8:	0800552f 	.word	0x0800552f
 80054fc:	0800552f 	.word	0x0800552f
 8005500:	0800552f 	.word	0x0800552f
 8005504:	08005527 	.word	0x08005527
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005508:	f7ff fb36 	bl	8004b78 <HAL_RCC_GetPCLK1Freq>
 800550c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800550e:	e014      	b.n	800553a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005510:	f7ff fb48 	bl	8004ba4 <HAL_RCC_GetPCLK2Freq>
 8005514:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005516:	e010      	b.n	800553a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005518:	4b5a      	ldr	r3, [pc, #360]	@ (8005684 <UART_SetConfig+0x594>)
 800551a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800551c:	e00d      	b.n	800553a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800551e:	f7ff fabd 	bl	8004a9c <HAL_RCC_GetSysClockFreq>
 8005522:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005524:	e009      	b.n	800553a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005526:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800552a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800552c:	e005      	b.n	800553a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800552e:	2300      	movs	r3, #0
 8005530:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005538:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800553a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800553c:	2b00      	cmp	r3, #0
 800553e:	f000 8089 	beq.w	8005654 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005546:	4a4e      	ldr	r2, [pc, #312]	@ (8005680 <UART_SetConfig+0x590>)
 8005548:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800554c:	461a      	mov	r2, r3
 800554e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005550:	fbb3 f3f2 	udiv	r3, r3, r2
 8005554:	005a      	lsls	r2, r3, #1
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	085b      	lsrs	r3, r3, #1
 800555c:	441a      	add	r2, r3
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	fbb2 f3f3 	udiv	r3, r2, r3
 8005566:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005568:	6a3b      	ldr	r3, [r7, #32]
 800556a:	2b0f      	cmp	r3, #15
 800556c:	d916      	bls.n	800559c <UART_SetConfig+0x4ac>
 800556e:	6a3b      	ldr	r3, [r7, #32]
 8005570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005574:	d212      	bcs.n	800559c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005576:	6a3b      	ldr	r3, [r7, #32]
 8005578:	b29b      	uxth	r3, r3
 800557a:	f023 030f 	bic.w	r3, r3, #15
 800557e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005580:	6a3b      	ldr	r3, [r7, #32]
 8005582:	085b      	lsrs	r3, r3, #1
 8005584:	b29b      	uxth	r3, r3
 8005586:	f003 0307 	and.w	r3, r3, #7
 800558a:	b29a      	uxth	r2, r3
 800558c:	8bfb      	ldrh	r3, [r7, #30]
 800558e:	4313      	orrs	r3, r2
 8005590:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	8bfa      	ldrh	r2, [r7, #30]
 8005598:	60da      	str	r2, [r3, #12]
 800559a:	e05b      	b.n	8005654 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80055a2:	e057      	b.n	8005654 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80055a4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80055a8:	2b08      	cmp	r3, #8
 80055aa:	d828      	bhi.n	80055fe <UART_SetConfig+0x50e>
 80055ac:	a201      	add	r2, pc, #4	@ (adr r2, 80055b4 <UART_SetConfig+0x4c4>)
 80055ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b2:	bf00      	nop
 80055b4:	080055d9 	.word	0x080055d9
 80055b8:	080055e1 	.word	0x080055e1
 80055bc:	080055e9 	.word	0x080055e9
 80055c0:	080055ff 	.word	0x080055ff
 80055c4:	080055ef 	.word	0x080055ef
 80055c8:	080055ff 	.word	0x080055ff
 80055cc:	080055ff 	.word	0x080055ff
 80055d0:	080055ff 	.word	0x080055ff
 80055d4:	080055f7 	.word	0x080055f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055d8:	f7ff face 	bl	8004b78 <HAL_RCC_GetPCLK1Freq>
 80055dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055de:	e014      	b.n	800560a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055e0:	f7ff fae0 	bl	8004ba4 <HAL_RCC_GetPCLK2Freq>
 80055e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055e6:	e010      	b.n	800560a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055e8:	4b26      	ldr	r3, [pc, #152]	@ (8005684 <UART_SetConfig+0x594>)
 80055ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055ec:	e00d      	b.n	800560a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055ee:	f7ff fa55 	bl	8004a9c <HAL_RCC_GetSysClockFreq>
 80055f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055f4:	e009      	b.n	800560a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055fc:	e005      	b.n	800560a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80055fe:	2300      	movs	r3, #0
 8005600:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005608:	bf00      	nop
    }

    if (pclk != 0U)
 800560a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560c:	2b00      	cmp	r3, #0
 800560e:	d021      	beq.n	8005654 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005614:	4a1a      	ldr	r2, [pc, #104]	@ (8005680 <UART_SetConfig+0x590>)
 8005616:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800561a:	461a      	mov	r2, r3
 800561c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	085b      	lsrs	r3, r3, #1
 8005628:	441a      	add	r2, r3
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005632:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005634:	6a3b      	ldr	r3, [r7, #32]
 8005636:	2b0f      	cmp	r3, #15
 8005638:	d909      	bls.n	800564e <UART_SetConfig+0x55e>
 800563a:	6a3b      	ldr	r3, [r7, #32]
 800563c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005640:	d205      	bcs.n	800564e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005642:	6a3b      	ldr	r3, [r7, #32]
 8005644:	b29a      	uxth	r2, r3
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	60da      	str	r2, [r3, #12]
 800564c:	e002      	b.n	8005654 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	2201      	movs	r2, #1
 8005658:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	2201      	movs	r2, #1
 8005660:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	2200      	movs	r2, #0
 8005668:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	2200      	movs	r2, #0
 800566e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005670:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005674:	4618      	mov	r0, r3
 8005676:	3730      	adds	r7, #48	@ 0x30
 8005678:	46bd      	mov	sp, r7
 800567a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800567e:	bf00      	nop
 8005680:	08005b60 	.word	0x08005b60
 8005684:	00f42400 	.word	0x00f42400

08005688 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005694:	f003 0308 	and.w	r3, r3, #8
 8005698:	2b00      	cmp	r3, #0
 800569a:	d00a      	beq.n	80056b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	430a      	orrs	r2, r1
 80056b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d00a      	beq.n	80056d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	430a      	orrs	r2, r1
 80056d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d8:	f003 0302 	and.w	r3, r3, #2
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00a      	beq.n	80056f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	430a      	orrs	r2, r1
 80056f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056fa:	f003 0304 	and.w	r3, r3, #4
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00a      	beq.n	8005718 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	430a      	orrs	r2, r1
 8005716:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800571c:	f003 0310 	and.w	r3, r3, #16
 8005720:	2b00      	cmp	r3, #0
 8005722:	d00a      	beq.n	800573a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	430a      	orrs	r2, r1
 8005738:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800573e:	f003 0320 	and.w	r3, r3, #32
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00a      	beq.n	800575c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	430a      	orrs	r2, r1
 800575a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005764:	2b00      	cmp	r3, #0
 8005766:	d01a      	beq.n	800579e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	430a      	orrs	r2, r1
 800577c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005782:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005786:	d10a      	bne.n	800579e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	430a      	orrs	r2, r1
 800579c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00a      	beq.n	80057c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	430a      	orrs	r2, r1
 80057be:	605a      	str	r2, [r3, #4]
  }
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b098      	sub	sp, #96	@ 0x60
 80057d0:	af02      	add	r7, sp, #8
 80057d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057dc:	f7fb fde6 	bl	80013ac <HAL_GetTick>
 80057e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0308 	and.w	r3, r3, #8
 80057ec:	2b08      	cmp	r3, #8
 80057ee:	d12f      	bne.n	8005850 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057f8:	2200      	movs	r2, #0
 80057fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f88e 	bl	8005920 <UART_WaitOnFlagUntilTimeout>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d022      	beq.n	8005850 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005812:	e853 3f00 	ldrex	r3, [r3]
 8005816:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800581a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800581e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	461a      	mov	r2, r3
 8005826:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005828:	647b      	str	r3, [r7, #68]	@ 0x44
 800582a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800582e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005830:	e841 2300 	strex	r3, r2, [r1]
 8005834:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005836:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005838:	2b00      	cmp	r3, #0
 800583a:	d1e6      	bne.n	800580a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2220      	movs	r2, #32
 8005840:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800584c:	2303      	movs	r3, #3
 800584e:	e063      	b.n	8005918 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0304 	and.w	r3, r3, #4
 800585a:	2b04      	cmp	r3, #4
 800585c:	d149      	bne.n	80058f2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800585e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005862:	9300      	str	r3, [sp, #0]
 8005864:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005866:	2200      	movs	r2, #0
 8005868:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 f857 	bl	8005920 <UART_WaitOnFlagUntilTimeout>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d03c      	beq.n	80058f2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800587e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005880:	e853 3f00 	ldrex	r3, [r3]
 8005884:	623b      	str	r3, [r7, #32]
   return(result);
 8005886:	6a3b      	ldr	r3, [r7, #32]
 8005888:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800588c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	461a      	mov	r2, r3
 8005894:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005896:	633b      	str	r3, [r7, #48]	@ 0x30
 8005898:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800589a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800589c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800589e:	e841 2300 	strex	r3, r2, [r1]
 80058a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d1e6      	bne.n	8005878 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	3308      	adds	r3, #8
 80058b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	e853 3f00 	ldrex	r3, [r3]
 80058b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f023 0301 	bic.w	r3, r3, #1
 80058c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	3308      	adds	r3, #8
 80058c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058ca:	61fa      	str	r2, [r7, #28]
 80058cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ce:	69b9      	ldr	r1, [r7, #24]
 80058d0:	69fa      	ldr	r2, [r7, #28]
 80058d2:	e841 2300 	strex	r3, r2, [r1]
 80058d6:	617b      	str	r3, [r7, #20]
   return(result);
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1e5      	bne.n	80058aa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2220      	movs	r2, #32
 80058e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e012      	b.n	8005918 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2220      	movs	r2, #32
 80058f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2220      	movs	r2, #32
 80058fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005916:	2300      	movs	r3, #0
}
 8005918:	4618      	mov	r0, r3
 800591a:	3758      	adds	r7, #88	@ 0x58
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	603b      	str	r3, [r7, #0]
 800592c:	4613      	mov	r3, r2
 800592e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005930:	e04f      	b.n	80059d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005938:	d04b      	beq.n	80059d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800593a:	f7fb fd37 	bl	80013ac <HAL_GetTick>
 800593e:	4602      	mov	r2, r0
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	69ba      	ldr	r2, [r7, #24]
 8005946:	429a      	cmp	r2, r3
 8005948:	d302      	bcc.n	8005950 <UART_WaitOnFlagUntilTimeout+0x30>
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d101      	bne.n	8005954 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005950:	2303      	movs	r3, #3
 8005952:	e04e      	b.n	80059f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0304 	and.w	r3, r3, #4
 800595e:	2b00      	cmp	r3, #0
 8005960:	d037      	beq.n	80059d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	2b80      	cmp	r3, #128	@ 0x80
 8005966:	d034      	beq.n	80059d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	2b40      	cmp	r3, #64	@ 0x40
 800596c:	d031      	beq.n	80059d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	69db      	ldr	r3, [r3, #28]
 8005974:	f003 0308 	and.w	r3, r3, #8
 8005978:	2b08      	cmp	r3, #8
 800597a:	d110      	bne.n	800599e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2208      	movs	r2, #8
 8005982:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005984:	68f8      	ldr	r0, [r7, #12]
 8005986:	f000 f838 	bl	80059fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2208      	movs	r2, #8
 800598e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e029      	b.n	80059f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	69db      	ldr	r3, [r3, #28]
 80059a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059ac:	d111      	bne.n	80059d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	f000 f81e 	bl	80059fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2220      	movs	r2, #32
 80059c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e00f      	b.n	80059f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	69da      	ldr	r2, [r3, #28]
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	4013      	ands	r3, r2
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	429a      	cmp	r2, r3
 80059e0:	bf0c      	ite	eq
 80059e2:	2301      	moveq	r3, #1
 80059e4:	2300      	movne	r3, #0
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	461a      	mov	r2, r3
 80059ea:	79fb      	ldrb	r3, [r7, #7]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d0a0      	beq.n	8005932 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3710      	adds	r7, #16
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}

080059fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059fa:	b480      	push	{r7}
 80059fc:	b095      	sub	sp, #84	@ 0x54
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a0a:	e853 3f00 	ldrex	r3, [r3]
 8005a0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a20:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a22:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a28:	e841 2300 	strex	r3, r2, [r1]
 8005a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1e6      	bne.n	8005a02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	3308      	adds	r3, #8
 8005a3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a3c:	6a3b      	ldr	r3, [r7, #32]
 8005a3e:	e853 3f00 	ldrex	r3, [r3]
 8005a42:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a4a:	f023 0301 	bic.w	r3, r3, #1
 8005a4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	3308      	adds	r3, #8
 8005a56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a60:	e841 2300 	strex	r3, r2, [r1]
 8005a64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1e3      	bne.n	8005a34 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d118      	bne.n	8005aa6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	e853 3f00 	ldrex	r3, [r3]
 8005a80:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	f023 0310 	bic.w	r3, r3, #16
 8005a88:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	461a      	mov	r2, r3
 8005a90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a92:	61bb      	str	r3, [r7, #24]
 8005a94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a96:	6979      	ldr	r1, [r7, #20]
 8005a98:	69ba      	ldr	r2, [r7, #24]
 8005a9a:	e841 2300 	strex	r3, r2, [r1]
 8005a9e:	613b      	str	r3, [r7, #16]
   return(result);
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1e6      	bne.n	8005a74 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005aba:	bf00      	nop
 8005abc:	3754      	adds	r7, #84	@ 0x54
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr

08005ac6 <memset>:
 8005ac6:	4402      	add	r2, r0
 8005ac8:	4603      	mov	r3, r0
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d100      	bne.n	8005ad0 <memset+0xa>
 8005ace:	4770      	bx	lr
 8005ad0:	f803 1b01 	strb.w	r1, [r3], #1
 8005ad4:	e7f9      	b.n	8005aca <memset+0x4>
	...

08005ad8 <__libc_init_array>:
 8005ad8:	b570      	push	{r4, r5, r6, lr}
 8005ada:	4d0d      	ldr	r5, [pc, #52]	@ (8005b10 <__libc_init_array+0x38>)
 8005adc:	4c0d      	ldr	r4, [pc, #52]	@ (8005b14 <__libc_init_array+0x3c>)
 8005ade:	1b64      	subs	r4, r4, r5
 8005ae0:	10a4      	asrs	r4, r4, #2
 8005ae2:	2600      	movs	r6, #0
 8005ae4:	42a6      	cmp	r6, r4
 8005ae6:	d109      	bne.n	8005afc <__libc_init_array+0x24>
 8005ae8:	4d0b      	ldr	r5, [pc, #44]	@ (8005b18 <__libc_init_array+0x40>)
 8005aea:	4c0c      	ldr	r4, [pc, #48]	@ (8005b1c <__libc_init_array+0x44>)
 8005aec:	f000 f818 	bl	8005b20 <_init>
 8005af0:	1b64      	subs	r4, r4, r5
 8005af2:	10a4      	asrs	r4, r4, #2
 8005af4:	2600      	movs	r6, #0
 8005af6:	42a6      	cmp	r6, r4
 8005af8:	d105      	bne.n	8005b06 <__libc_init_array+0x2e>
 8005afa:	bd70      	pop	{r4, r5, r6, pc}
 8005afc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b00:	4798      	blx	r3
 8005b02:	3601      	adds	r6, #1
 8005b04:	e7ee      	b.n	8005ae4 <__libc_init_array+0xc>
 8005b06:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b0a:	4798      	blx	r3
 8005b0c:	3601      	adds	r6, #1
 8005b0e:	e7f2      	b.n	8005af6 <__libc_init_array+0x1e>
 8005b10:	08005b80 	.word	0x08005b80
 8005b14:	08005b80 	.word	0x08005b80
 8005b18:	08005b80 	.word	0x08005b80
 8005b1c:	08005b84 	.word	0x08005b84

08005b20 <_init>:
 8005b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b22:	bf00      	nop
 8005b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b26:	bc08      	pop	{r3}
 8005b28:	469e      	mov	lr, r3
 8005b2a:	4770      	bx	lr

08005b2c <_fini>:
 8005b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b2e:	bf00      	nop
 8005b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b32:	bc08      	pop	{r3}
 8005b34:	469e      	mov	lr, r3
 8005b36:	4770      	bx	lr
