digraph G
{
  bgcolor="transparent";
  edge [fontname="FreeSans",fontsize="10",labelfontname="FreeSans",labelfontsize="10"];
  node [fontname="FreeSans",fontsize="10",shape=record];
  rankdir=LR;
  Node1 [label="DRAMsimII::Channel",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled" fontcolor="black"];
  Node2 -> Node1 [dir=back,color="darkorchid3",fontsize="10",style="dashed",label="lastCommand"];
  Node2 [label="DRAMsimII::Command",height=0.2,width=0.4,color="black",URL="$class_d_r_a_msim_i_i_1_1_command.html",tooltip="represents a DRAM command from the memory controller to the DRAMs"];
  Node3 -> Node2 [dir=back,color="midnightblue",fontsize="10",style="solid"];
  Node3 [label="DRAMsimII::Event",height=0.2,width=0.4,color="black",URL="$class_d_r_a_msim_i_i_1_1_event.html",tooltip="pending event queue"];
  Node4 -> Node3 [dir=back,color="darkorchid3",fontsize="10",style="dashed",label="address"];
  Node4 [label="DRAMsimII::Address",height=0.2,width=0.4,color="black",URL="$class_d_r_a_msim_i_i_1_1_address.html",tooltip="This class logically represents several interpretations of a memory address."];
  Node5 -> Node2 [dir=back,color="darkorchid3",fontsize="10",style="dashed",label="hostTransaction"];
  Node5 [label="DRAMsimII::Transaction",height=0.2,width=0.4,color="black",URL="$class_d_r_a_msim_i_i_1_1_transaction.html",tooltip="a request to read or write some portion of memory, atomically"];
  Node3 -> Node5 [dir=back,color="midnightblue",fontsize="10",style="solid"];
  Node6 -> Node2 [dir=back,color="darkorchid3",fontsize="10",style="dashed",label="freeCommandPool"];
  Node6 [label="DRAMsimII::Queue\< Command \>",height=0.2,width=0.4,color="black",URL="$class_d_r_a_msim_i_i_1_1_queue.html"];
  Node7 -> Node1 [dir=back,color="darkorchid3",fontsize="10",style="dashed",label="systemConfig"];
  Node7 [label="DRAMsimII::SystemConfiguration",height=0.2,width=0.4,color="black",URL="$class_d_r_a_msim_i_i_1_1_system_configuration.html",tooltip="stores the system configuration options for a dramSystem"];
  Node8 -> Node1 [dir=back,color="darkorchid3",fontsize="10",style="dashed",label="timingSpecification"];
  Node8 [label="DRAMsimII::TimingSpecification",height=0.2,width=0.4,color="black",URL="$class_d_r_a_msim_i_i_1_1_timing_specification.html",tooltip="contains all the specs for this channel&#39;s DIMMs"];
  Node9 -> Node1 [dir=back,color="darkorchid3",fontsize="10",style="dashed",label="powerModel"];
  Node9 [label="DRAMsimII::PowerConfig",height=0.2,width=0.4,color="black",URL="$class_d_r_a_msim_i_i_1_1_power_config.html",tooltip="stores power configuration parameters for this DRAM system necessary to calculate..."];
  Node10 -> Node1 [dir=back,color="darkorchid3",fontsize="10",style="dashed",label="transactionQueue"];
  Node10 [label="DRAMsimII::Queue\< Transaction \>",height=0.2,width=0.4,color="black",URL="$class_d_r_a_msim_i_i_1_1_queue.html"];
  Node11 -> Node1 [dir=back,color="darkorchid3",fontsize="10",style="dashed",label="statistics"];
  Node11 [label="DRAMsimII::Statistics",height=0.2,width=0.4,color="black",URL="$class_d_r_a_msim_i_i_1_1_statistics.html",tooltip="stores statistics about this memory system, primarily relating to counts of transactions/commands..."];
}
