INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/stepan7/fmul/fmul.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/stepan7/fmul/fmul.srcs/sim_1/new/TB_main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_main
