$date
	Wed Nov 16 08:33:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dmem $end
$var wire 1 ! we $end
$upscope $end
$scope module dmem $end
$var wire 32 " a [31:0] $end
$upscope $end
$scope module dmem $end
$var wire 32 # wd [31:0] $end
$upscope $end
$scope module dmem $end
$var wire 32 $ rd [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bz #
bz "
z!
$end
#1
