<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_006.v"
   type="VERILOG"
   library="avalon_st_adapter_006" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v"
   type="VERILOG"
   library="avalon_st_adapter_001" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_rsp_demux_006.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_006" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_rsp_demux_004.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_004" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_006" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_006" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_cmd_mux_004.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_004" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_004" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_limiter" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_router_009.sv"
   type="SYSTEM_VERILOG"
   library="router_009" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="sram_0_avalon_sram_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" />
 <file
   path="simulation/submodules/altera_tristate_controller_aggregator.sv"
   type="SYSTEM_VERILOG"
   library="tda" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="slave_translator" />
 <file
   path="simulation/submodules/altera_tristate_controller_translator.sv"
   type="SYSTEM_VERILOG"
   library="tdt" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/nios_system_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/nios_system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/altera_customins_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_custom_instruction_master_comb_slave_translator0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_custom_instruction_master_comb_xconnect" />
 <file
   path="simulation/submodules/altera_customins_master_translator.v"
   type="VERILOG"
   library="nios2_qsys_0_custom_instruction_master_translator" />
 <file
   path="simulation/submodules/ycc_col_convert_sc_ci_r.sv"
   type="SYSTEM_VERILOG"
   library="ycc_col_conv_r_0" />
 <file
   path="simulation/submodules/ycc_col_convert_sc_ci_g.sv"
   type="SYSTEM_VERILOG"
   library="ycc_col_conv_g_0" />
 <file
   path="simulation/submodules/ycc_col_convert_sc_ci_b.sv"
   type="SYSTEM_VERILOG"
   library="ycc_col_conv_b_0" />
 <file
   path="simulation/submodules/altera_up_avalon_video_vga_timing.v"
   type="VERILOG"
   library="video_vga_controller_0" />
 <file
   path="simulation/submodules/nios_system_video_vga_controller_0.v"
   type="VERILOG"
   library="video_vga_controller_0" />
 <file
   path="simulation/submodules/nios_system_video_rgb_resampler_0.v"
   type="VERILOG"
   library="video_rgb_resampler_0" />
 <file
   path="simulation/submodules/nios_system_video_pixel_buffer_dma_0.v"
   type="VERILOG"
   library="video_pixel_buffer_dma_0" />
 <file
   path="simulation/submodules/nios_system_video_dual_clock_buffer_0.v"
   type="VERILOG"
   library="video_dual_clock_buffer_0" />
 <file
   path="simulation/submodules/nios_system_tristate_conduit_bridge_0.sv"
   type="SYSTEM_VERILOG"
   library="tristate_conduit_bridge_0" />
 <file
   path="simulation/submodules/nios_system_sram_0.v"
   type="VERILOG"
   library="sram_0" />
 <file
   path="simulation/submodules/nios_system_performance_counter_0.v"
   type="VERILOG"
   library="performance_counter_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0.vo"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_oci_test_bench.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_mult_cell.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_test_bench.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_nios2_waves.do"
   type="OTHER"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0.sdc"
   type="SDC"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_ociram_default_contents.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_ociram_default_contents.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_ociram_default_contents.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_dc_tag_ram.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_dc_tag_ram.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_dc_tag_ram.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_rf_ram_b.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_rf_ram_b.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_rf_ram_b.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_rf_ram_a.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_rf_ram_a.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_rf_ram_a.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_bht_ram.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_bht_ram.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_bht_ram.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_ic_tag_ram.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_ic_tag_ram.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_nios2_qsys_0_ic_tag_ram.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/nios_system_new_sdram_controller_0_test_component.v"
   type="VERILOG"
   library="new_sdram_controller_0" />
 <file
   path="simulation/submodules/nios_system_new_sdram_controller_0.v"
   type="VERILOG"
   library="new_sdram_controller_0" />
 <file
   path="simulation/submodules/nios_system_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/nios_system_generic_tristate_controller_0.v"
   type="VERILOG"
   library="generic_tristate_controller_0" />
 <file path="simulation/nios_system.v" type="VERILOG" />
 <topLevel name="nios_system" />
 <deviceFamily name="cycloneive" />
</simPackage>
