TimeQuest Timing Analyzer report for u16
Thu Dec 24 14:50:25 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50_'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50_'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Slow 1200mV 0C Model Metastability Report
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 57. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 62. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50_'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Fast 1200mV 0C Model Metastability Report
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Slow Corner Signal Integrity Metrics
 79. Fast Corner Signal Integrity Metrics
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths
 87. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version ;
; Revision Name      ; u16                                                             ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C25E144C8                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   4.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; u16.sdc       ; OK     ; Thu Dec 24 14:50:08 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; clk_50_                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_50_ }                                         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk_50_ ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk_50_ ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 24.92 MHz ; 24.92 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 95.07 MHz ; 95.07 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.519 ; -1.392        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; -0.127 ; -0.684        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.283 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.412 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.998  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 16.218 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 2.804 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.027 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.665  ; 0.000         ;
; clk_50_                                         ; 9.909  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 19.574 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                                                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.519 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 10.247     ;
; -0.499 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 10.205     ;
; -0.354 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 10.060     ;
; -0.328 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 10.052     ;
; -0.320 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 10.048     ;
; -0.308 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 10.010     ;
; -0.218 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 9.934      ;
; -0.211 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 9.946      ;
; -0.191 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 9.904      ;
; -0.172 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 9.900      ;
; -0.163 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 9.865      ;
; -0.152 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.858      ;
; -0.129 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 9.853      ;
; -0.106 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 9.834      ;
; -0.086 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.792      ;
; -0.056 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 9.776      ;
; -0.046 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 9.759      ;
; -0.036 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 9.734      ;
; -0.027 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 9.739      ;
; -0.012 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 9.747      ;
; -0.007 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.713      ;
; 0.006  ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 9.780      ;
; 0.026  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.738      ;
; 0.027  ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 9.701      ;
; 0.043  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.663      ;
; 0.059  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.647      ;
; 0.084  ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 9.643      ;
; 0.090  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 9.633      ;
; 0.093  ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 9.635      ;
; 0.104  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 9.601      ;
; 0.109  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 9.589      ;
; 0.114  ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 9.614      ;
; 0.129  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 9.587      ;
; 0.143  ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 9.577      ;
; 0.171  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.593      ;
; 0.195  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 9.521      ;
; 0.198  ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 9.529      ;
; 0.205  ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 9.581      ;
; 0.218  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 9.487      ;
; 0.220  ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                                             ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.486      ;
; 0.234  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 9.468      ;
; 0.245  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 9.463      ;
; 0.249  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 9.456      ;
; 0.277  ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.695     ; 8.899      ;
; 0.283  ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 9.444      ;
; 0.297  ; fmlbrg:fmlbrg|fml_adr[12]                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 9.431      ;
; 0.305  ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 9.419      ;
; 0.307  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.467      ;
; 0.308  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                                            ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.398      ;
; 0.335  ; fmlbrg:fmlbrg|state.REFILL1                                                        ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 9.379      ;
; 0.351  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 9.362      ;
; 0.363  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 9.342      ;
; 0.385  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 9.330      ;
; 0.390  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.316      ;
; 0.397  ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 9.330      ;
; 0.399  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[15]                                            ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.307      ;
; 0.411  ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                                             ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 9.291      ;
; 0.414  ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~20                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 9.457      ;
; 0.422  ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 9.313      ;
; 0.443  ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                                             ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.263      ;
; 0.456  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.250      ;
; 0.461  ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 9.267      ;
; 0.465  ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[12]                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 9.263      ;
; 0.475  ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~18                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.331      ; 9.904      ;
; 0.476  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][8]  ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 9.441      ;
; 0.484  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][14] ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 9.383      ;
; 0.484  ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[13]                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.695     ; 8.692      ;
; 0.488  ; fmlbrg:fmlbrg|fml_adr[12]                                                          ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 9.236      ;
; 0.489  ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                            ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 9.877      ;
; 0.499  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 9.216      ;
; 0.499  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                                            ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 9.203      ;
; 0.503  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][1]                                         ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 9.213      ;
; 0.506  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 9.192      ;
; 0.520  ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                           ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.695     ; 8.656      ;
; 0.526  ; fmlbrg:fmlbrg|state.REFILL1                                                        ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 9.184      ;
; 0.527  ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 9.201      ;
; 0.527  ; fmlbrg:fmlbrg|state.EVICT                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 9.187      ;
; 0.527  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel    ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 9.840      ;
; 0.528  ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                                             ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 9.185      ;
; 0.528  ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                           ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.699     ; 8.644      ;
; 0.534  ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[11]                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 9.194      ;
; 0.558  ; fmlbrg:fmlbrg|state.REFILL1                                                        ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 9.156      ;
; 0.560  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][3]  ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 9.287      ;
; 0.568  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.196      ;
; 0.577  ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 9.143      ;
; 0.599  ; fmlbrg:fmlbrg|fml_adr[13]                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 9.106      ;
; 0.600  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[17]                                            ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.693     ; 8.578      ;
; 0.601  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][5]  ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 9.272      ;
; 0.601  ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][0]                      ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 9.330      ;
; 0.605  ; fmlbrg:fmlbrg|fml_adr[12]                                                          ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 9.130      ;
; 0.607  ; fmlbrg:fmlbrg|fml_adr[14]                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.693     ; 8.571      ;
; 0.612  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][11] ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 9.235      ;
; 0.616  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                                            ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 9.097      ;
; 0.633  ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                                             ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 9.073      ;
; 0.636  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][0]  ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 9.211      ;
; 0.638  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[0][15] ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 9.226      ;
; 0.638  ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                           ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.688     ; 8.545      ;
; 0.638  ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[15]                                            ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 9.064      ;
; 0.639  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][6]                                         ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 9.077      ;
; 0.639  ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 9.147      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.127 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.367      ; 40.495     ;
; -0.127 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.367      ; 40.495     ;
; -0.127 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.367      ; 40.495     ;
; -0.078 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 40.003     ;
; -0.075 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 40.000     ;
; -0.075 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 40.000     ;
; -0.075 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 40.000     ;
; -0.055 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 40.432     ;
; -0.055 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 40.432     ;
; -0.055 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 40.432     ;
; -0.019 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.364      ; 40.384     ;
; -0.019 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.364      ; 40.384     ;
; -0.019 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.364      ; 40.384     ;
; -0.006 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 39.940     ;
; -0.003 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 39.937     ;
; -0.003 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 39.937     ;
; -0.003 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 39.937     ;
; -0.002 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 40.366     ;
; -0.002 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 40.366     ;
; -0.002 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 40.366     ;
; 0.027  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 39.898     ;
; 0.027  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 39.898     ;
; 0.030  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 39.892     ;
; 0.033  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 39.889     ;
; 0.033  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 39.889     ;
; 0.033  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 39.889     ;
; 0.034  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.103     ; 39.864     ;
; 0.034  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.103     ; 39.864     ;
; 0.034  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.103     ; 39.864     ;
; 0.034  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.103     ; 39.864     ;
; 0.034  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.103     ; 39.864     ;
; 0.047  ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.874     ;
; 0.050  ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.871     ;
; 0.050  ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.871     ;
; 0.050  ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.871     ;
; 0.099  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 39.835     ;
; 0.099  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 39.835     ;
; 0.106  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 39.801     ;
; 0.106  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 39.801     ;
; 0.106  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 39.801     ;
; 0.106  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 39.801     ;
; 0.106  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 39.801     ;
; 0.117  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.390      ; 40.274     ;
; 0.117  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.390      ; 40.274     ;
; 0.117  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.390      ; 40.274     ;
; 0.128  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 39.782     ;
; 0.131  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 39.779     ;
; 0.131  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 39.779     ;
; 0.131  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 39.779     ;
; 0.135  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 39.787     ;
; 0.135  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 39.787     ;
; 0.142  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.106     ; 39.753     ;
; 0.142  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.106     ; 39.753     ;
; 0.142  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.106     ; 39.753     ;
; 0.142  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.106     ; 39.753     ;
; 0.142  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.106     ; 39.753     ;
; 0.152  ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.769     ;
; 0.152  ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.769     ;
; 0.159  ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.107     ; 39.735     ;
; 0.159  ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.107     ; 39.735     ;
; 0.159  ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.107     ; 39.735     ;
; 0.159  ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.107     ; 39.735     ;
; 0.159  ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.107     ; 39.735     ;
; 0.183  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 40.181     ;
; 0.183  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 40.181     ;
; 0.183  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 40.181     ;
; 0.197  ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 40.167     ;
; 0.197  ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 40.167     ;
; 0.197  ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 40.167     ;
; 0.221  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 39.704     ;
; 0.232  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.689     ;
; 0.233  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 39.677     ;
; 0.233  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 39.677     ;
; 0.234  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.389      ; 40.156     ;
; 0.235  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.686     ;
; 0.235  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.686     ;
; 0.235  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.686     ;
; 0.246  ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.675     ;
; 0.249  ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.672     ;
; 0.249  ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.672     ;
; 0.249  ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.672     ;
; 0.278  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.643     ;
; 0.278  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.643     ;
; 0.278  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.643     ;
; 0.278  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.643     ;
; 0.278  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.643     ;
; 0.293  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 39.641     ;
; 0.298  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 40.059     ;
; 0.306  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]      ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.398      ; 40.093     ;
; 0.310  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.362      ; 40.053     ;
; 0.310  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.362      ; 40.053     ;
; 0.310  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.362      ; 40.053     ;
; 0.316  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 40.041     ;
; 0.323  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.123     ; 39.555     ;
; 0.323  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.123     ; 39.555     ;
; 0.323  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.123     ; 39.555     ;
; 0.329  ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 39.593     ;
; 0.337  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]      ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.584     ;
; 0.337  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]      ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 39.584     ;
; 0.340  ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[0]      ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.362      ; 40.023     ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.283 ; wb_abrgr:sd_brg|wbm_dat_o[8]                                                                     ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][0]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.042      ;
; 0.413 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                         ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.413 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.413 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                        ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.416 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                          ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.416 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                           ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.416 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                      ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.416 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.416 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.417 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                       ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.417 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                           ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.417 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                   ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.417 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                    ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.434 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                       ; wb_abrgr:wb_csrbrg|wbm_stb                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; csrbrg:csrbrg|state.IDLE                                                                         ; csrbrg:csrbrg|state.IDLE                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                               ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                      ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                       ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                         ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                   ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                         ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.IDLE                                                          ; vga_fml:vga|fmlbrg:vgafmlbrg|state.IDLE                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; wb_abrgr:vga_brg|ft_ack                                                                          ; wb_abrgr:vga_brg|ft_ack                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                          ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on    ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; wb_abrgr:sd_brg|ft_ack                                                                           ; wb_abrgr:sd_brg|ft_ack                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; wb_abrgr:sd_brg|wbm_stb                                                                          ; wb_abrgr:sd_brg|wbm_stb                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; sdspi:sdspi|st                                                                                   ; sdspi:sdspi|st                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.435 ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                     ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                        ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; fmlbrg:fmlbrg|state.REFILL1                                                                      ; fmlbrg:fmlbrg|state.REFILL1                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                                 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; fmlbrg:fmlbrg|state.REFILL2                                                                      ; fmlbrg:fmlbrg|state.REFILL2                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; fmlbrg:fmlbrg|state.EVICT2                                                                       ; fmlbrg:fmlbrg|state.EVICT2                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                           ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]                 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; wb_abrgr:vga_brg|wbm_stb                                                                         ; wb_abrgr:vga_brg|wbm_stb                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[0]                                           ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[0]                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[2]                                           ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[2]                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]                 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                       ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                      ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o                  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; wb_abrgr:wb_fmlbrg|ft_ack                                                                        ; wb_abrgr:wb_fmlbrg|ft_ack                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; wb_abrgr:wb_csrbrg|ft_ack                                                                        ; wb_abrgr:wb_csrbrg|ft_ack                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; sdspi:sdspi|clk_div[1]                                                                           ; sdspi:sdspi|clk_div[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                              ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel                  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; sdspi:sdspi|sclk                                                                                 ; sdspi:sdspi|sclk                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; sdspi:sdspi|ss                                                                                   ; sdspi:sdspi|ss                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.436 ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                           ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                              ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.446 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[0]                                                  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[0]                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                         ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; fmlbrg:fmlbrg|bcounter[0]                                                                        ; fmlbrg:fmlbrg|bcounter[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                    ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; sdspi:sdspi|wb_ack_o                                                                             ; sdspi:sdspi|wb_ack_o                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.447 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                                 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.447 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[0]                                               ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[0]                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.447 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                                 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.447 ; vga_fml:vga|vga_config_iface:config_iface|ack_delay                                              ; vga_fml:vga|vga_config_iface:config_iface|ack_delay                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.447 ; sdspi:sdspi|clk_div[0]                                                                           ; sdspi:sdspi|clk_div[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.447 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[0]                                 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.447 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                                 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.448 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.758      ;
; 0.493 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[1]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.804      ;
; 0.502 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_shift[7] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|attr[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.813      ;
; 0.503 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_shift[7] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|attr[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.814      ;
; 0.506 ; wb_abrgr:vga_brg|wbm_dat_o[15]                                                                   ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][7]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.525      ; 1.263      ;
; 0.508 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                       ; csrbrg:csrbrg|state.ACK                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.508 ; csrbrg:csrbrg|state.ACK                                                                          ; wb_abrgr:wb_csrbrg|wbm_stb                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.509 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                       ; csrbrg:csrbrg|state.DELAYACK1                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.523 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[8]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.834      ;
; 0.558 ; wb_abrgr:sd_brg|wbm_dat_o[0]                                                                     ; csrbrg:csrbrg|csr_do[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 1.389      ;
; 0.559 ; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[16]                                                               ; wb_abrgr:wb_fmlbrg|wbm_adr_o[16]                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 1.371      ;
; 0.575 ; wb_abrgr:vga_brg|wbm_dat_o[13]                                                                   ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][5]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.865      ;
; 0.588 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                                 ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|read_data[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.530      ; 1.350      ;
; 0.603 ; wb_abrgr:sd_brg|wbm_dat_o[8]                                                                     ; vga_fml:vga|vga_config_iface:config_iface|seq[3][0]                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.594      ; 1.429      ;
; 0.603 ; sound:sound|dsp_audio_r[2]                                                                       ; sound:sound|dac:r|SigmaLatch_q[2]                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.031      ;
; 0.604 ; sound:sound|dsp_audio_r[3]                                                                       ; sound:sound|dac:r|SigmaLatch_q[3]                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.032      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.412 ; zet:zet|zet_wb_master:wb_master|cs.stb2_hi                                                                                                                                                           ; zet:zet|zet_wb_master:wb_master|cs.stb2_hi                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.412 ; zet:zet|zet_wb_master:wb_master|cs.bloc_lo                                                                                                                                                           ; zet:zet|zet_wb_master:wb_master|cs.bloc_lo                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.414 ; zet:zet|zet_core:core|hlt                                                                                                                                                                            ; zet:zet|zet_core:core|hlt                                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.414 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                        ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                          ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; flash8:flash8|flash_rd_                                                                                                                                                                              ; flash8:flash8|flash_rd_                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[0] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|IPEN                                                                                                                                                                                     ; serial:com1|IPEN                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|MSE_INT                                                                                                                                                                                      ; ps2:ps2|MSE_INT                                                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|cmd_r_test                                                                                                                                                                                   ; ps2:ps2|cmd_r_test                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|cnt_r_flag                                                                                                                                                                                   ; ps2:ps2|cnt_r_flag                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|cmd_r_mint                                                                                                                                                                                   ; ps2:ps2|cmd_r_mint                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                                 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|DR                                                                                                                                                                                       ; serial:com1|DR                                                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|cnt_w_flag                                                                                                                                                                                   ; ps2:ps2|cnt_w_flag                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|THRE                                                                                                                                                                                     ; serial:com1|THRE                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|cmd_w_msnd                                                                                                                                                                                   ; ps2:ps2|cmd_w_msnd                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                               ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|IPEND                                                                                                                                                                                    ; serial:com1|IPEND                                                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                  ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                               ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                             ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                  ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                  ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                                       ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                            ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                            ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                             ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                                       ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]                                                                                                                                                       ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                            ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                         ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                      ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                         ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                         ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                       ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                              ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                            ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                           ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                            ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                            ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                           ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; timer:timer|timer_counter:cnt2|bOut                                                                                                                                                                  ; timer:timer|timer_counter:cnt2|bOut                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                             ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                               ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.435 ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                              ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; timer:timer|timer_counter:cnt0|bCurrentClk                                                                                                                                                           ; timer:timer|timer_counter:cnt0|bCurrentClk                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                            ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; sound:sound|sb_dat_o[7]                                                                                                                                                                              ; sound:sound|sb_dat_o[7]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                   ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                       ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; simple_pic:pic0|irr[4]                                                                                                                                                                               ; simple_pic:pic0|irr[4]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; simple_pic:pic0|irr[3]                                                                                                                                                                               ; simple_pic:pic0|irr[3]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; simple_pic:pic0|irr[1]                                                                                                                                                                               ; simple_pic:pic0|irr[1]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; simple_pic:pic0|irr[0]                                                                                                                                                                               ; simple_pic:pic0|irr[0]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                  ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                            ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                           ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                  ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                             ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; timer:timer|timer_counter:cnt2|fWroteLow                                                                                                                                                             ; timer:timer|timer_counter:cnt2|fWroteLow                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                             ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                             ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.435 ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                            ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.436 ; ps2:ps2|ps2_keyb:keyb|dat_o[7]                                                                                                                                                                       ; ps2:ps2|ps2_keyb:keyb|dat_o[7]                                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                               ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; ps2:ps2|ps2_keyb:keyb|hold_released                                                                                                                                                                  ; ps2:ps2|ps2_keyb:keyb|hold_released                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                                      ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                                   ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.436 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.446 ; serial:com1|serial_arx:arx|bit_spacing[0]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[0]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[0]                                                                                                       ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[0]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[0]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; serial:com1|BaudAcc1[4]                                                                                                                                                                              ; serial:com1|BaudAcc1[4]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; zet:zet|zet_core:core|zet_decode:decode|div_cnt[4]                                                                                                                                                   ; zet:zet|zet_core:core|zet_decode:decode|div_cnt[4]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; sound:sound|wb_ack_o                                                                                                                                                                                 ; sound:sound|wb_ack_o                                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; serial:com1|wb_ack_o                                                                                                                                                                                 ; serial:com1|wb_ack_o                                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                            ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; timer:timer|timer_counter:cnt1|clcs                                                                                                                                                                  ; timer:timer|timer_counter:cnt1|clcs                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; timer:timer|timer_counter:cnt1|clcd                                                                                                                                                                  ; timer:timer|timer_counter:cnt1|clcd                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; timer:timer|timer_counter:cnt2|clcd                                                                                                                                                                  ; timer:timer|timer_counter:cnt2|clcd                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 5.998 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 5.998 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 5.998 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 5.998 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 5.998 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 5.998 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 5.998 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 5.998 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 5.998 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 5.998 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 5.998 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 5.998 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.798      ;
; 6.023 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 3.774      ;
; 6.023 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 3.774      ;
; 6.023 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 3.774      ;
; 6.023 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 3.774      ;
; 6.023 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 3.774      ;
; 6.023 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 3.774      ;
; 6.023 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 3.774      ;
; 6.023 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 3.774      ;
; 6.023 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 3.774      ;
; 6.023 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 3.774      ;
; 6.023 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 3.774      ;
; 6.085 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.245      ; 4.161      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.218 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 3.642      ;
; 16.237 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 3.623      ;
; 16.237 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 3.623      ;
; 16.237 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 3.623      ;
; 16.237 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 3.623      ;
; 16.237 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 3.623      ;
; 16.237 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 3.623      ;
; 16.841 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.125      ;
; 17.307 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.659      ;
; 17.348 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.618      ;
; 17.816 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.150      ;
; 35.069 ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.833      ;
; 35.069 ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.833      ;
; 35.069 ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.833      ;
; 35.069 ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.833      ;
; 35.069 ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.833      ;
; 35.069 ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.833      ;
; 35.334 ; rst                                        ; ps2:ps2|MSE_INT                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 4.559      ;
; 35.477 ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.424      ;
; 35.532 ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.370      ;
; 35.532 ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.370      ;
; 35.665 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.241      ;
; 35.670 ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.229      ;
; 35.670 ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.229      ;
; 36.072 ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.821      ;
; 36.072 ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.821      ;
; 36.380 ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.522      ;
; 36.380 ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.522      ;
; 36.380 ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.522      ;
; 36.380 ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.522      ;
; 36.380 ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.522      ;
; 36.380 ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.522      ;
; 36.380 ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.522      ;
; 36.418 ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.475      ;
; 36.418 ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.475      ;
; 36.418 ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.475      ;
; 36.418 ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.475      ;
; 36.418 ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.475      ;
; 36.418 ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.475      ;
; 36.450 ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.443      ;
; 36.450 ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.443      ;
; 36.450 ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.443      ;
; 36.450 ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.443      ;
; 36.450 ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.443      ;
; 36.506 ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.387      ;
; 36.506 ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.387      ;
; 36.506 ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.387      ;
; 36.506 ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.387      ;
; 36.513 ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.380      ;
; 36.513 ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.380      ;
; 36.513 ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.380      ;
; 36.513 ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.380      ;
; 36.513 ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.380      ;
; 36.513 ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.380      ;
; 36.513 ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.380      ;
; 36.513 ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.380      ;
; 36.573 ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.320      ;
; 36.573 ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.320      ;
; 36.573 ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.320      ;
; 36.573 ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.320      ;
; 36.573 ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.320      ;
; 36.573 ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.320      ;
; 36.573 ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 3.320      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.804  ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.126      ;
; 2.804  ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.126      ;
; 2.804  ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.126      ;
; 2.804  ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.126      ;
; 2.804  ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.126      ;
; 2.804  ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.126      ;
; 2.804  ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.126      ;
; 2.873  ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.195      ;
; 2.873  ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.195      ;
; 2.873  ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.195      ;
; 2.873  ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.195      ;
; 2.873  ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.195      ;
; 2.873  ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.195      ;
; 2.873  ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.195      ;
; 2.873  ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.195      ;
; 2.874  ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.196      ;
; 2.874  ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.196      ;
; 2.874  ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.196      ;
; 2.874  ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.196      ;
; 2.916  ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.238      ;
; 2.916  ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.238      ;
; 2.916  ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.238      ;
; 2.916  ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.238      ;
; 2.916  ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.238      ;
; 2.960  ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.281      ;
; 2.960  ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.281      ;
; 2.960  ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.281      ;
; 2.960  ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.281      ;
; 2.960  ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.281      ;
; 2.960  ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.281      ;
; 3.008  ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.339      ;
; 3.008  ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.339      ;
; 3.008  ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.339      ;
; 3.008  ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.339      ;
; 3.008  ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.339      ;
; 3.008  ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.339      ;
; 3.008  ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.339      ;
; 3.241  ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.563      ;
; 3.241  ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.563      ;
; 3.611  ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.939      ;
; 3.611  ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.939      ;
; 3.705  ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.001      ;
; 3.742  ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.073      ;
; 3.800  ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.131      ;
; 3.800  ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.131      ;
; 3.884  ; rst                                        ; ps2:ps2|MSE_INT                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.206      ;
; 4.044  ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.375      ;
; 4.044  ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.375      ;
; 4.044  ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.375      ;
; 4.044  ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.375      ;
; 4.044  ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.375      ;
; 4.044  ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.375      ;
; 21.593 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.125      ; 1.950      ;
; 22.009 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.125      ; 2.366      ;
; 22.180 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.125      ; 2.537      ;
; 22.518 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.125      ; 2.875      ;
; 23.143 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.020      ; 3.395      ;
; 23.143 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.020      ; 3.395      ;
; 23.143 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.020      ; 3.395      ;
; 23.143 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.020      ; 3.395      ;
; 23.143 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.020      ; 3.395      ;
; 23.143 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.020      ; 3.395      ;
; 23.169 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.020      ; 3.421      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.027 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.654      ; 3.913      ;
; 3.083 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 3.501      ;
; 3.083 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 3.501      ;
; 3.083 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 3.501      ;
; 3.083 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 3.501      ;
; 3.083 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 3.501      ;
; 3.083 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 3.501      ;
; 3.083 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 3.501      ;
; 3.083 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 3.501      ;
; 3.083 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 3.501      ;
; 3.083 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 3.501      ;
; 3.083 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 3.501      ;
; 3.136 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
; 3.136 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
; 3.136 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
; 3.136 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
; 3.136 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
; 3.136 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
; 3.136 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
; 3.136 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
; 3.136 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
; 3.136 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
; 3.136 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
; 3.136 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 3.553      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------+
; 4.665 ; 4.885        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][0]                                ;
; 4.665 ; 4.885        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][10]           ;
; 4.665 ; 4.885        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][12]           ;
; 4.665 ; 4.885        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][1]            ;
; 4.665 ; 4.885        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][2]            ;
; 4.665 ; 4.885        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][4]            ;
; 4.665 ; 4.885        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][9]            ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[2][0]                                ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[2][1]                                ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[2][3]                                ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][2]                                ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][9]            ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][5]                                ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[10] ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[11] ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[12] ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[14] ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[2]  ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[4]  ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[6]  ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[7]  ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[10] ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[12] ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[13] ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[2]  ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[3]  ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[4]  ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[6]  ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[7]  ;
; 4.669 ; 4.889        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[10] ;
; 4.669 ; 4.889        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[12] ;
; 4.669 ; 4.889        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[7]  ;
; 4.669 ; 4.889        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[13] ;
; 4.669 ; 4.889        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[1]  ;
; 4.669 ; 4.889        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[3]  ;
; 4.669 ; 4.889        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[9]  ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_adr[2]                                                   ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_adr[5]                                                   ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][1]                                ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][14]           ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][15]           ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][6]            ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][7]            ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml4_dat[0]    ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml4_dat[1]    ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml4_dat[2]    ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml4_dat[3]    ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml4_dat[4]    ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml4_dat[5]    ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml4_dat[6]    ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml4_dat[7]    ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[1]  ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[10]                                                             ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[11]                                                             ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[12]                                                             ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[13]                                                             ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[1]                                                              ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[2]                                                              ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_adr[10]                                                  ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_adr[11]                                                  ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_adr[9]                                                   ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|tim_rfc[1]                                                     ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][3]                                ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][7]                                ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[11]     ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[12]     ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[13]     ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[3]      ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[6]      ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[12]     ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[13]     ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[1]      ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[2]      ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[3]      ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[6]      ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2[7]      ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[11]     ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[12]     ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[13]     ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[3]      ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[7]      ;
; 4.672 ; 4.892        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[11]                                                         ;
; 4.672 ; 4.892        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[5][1]                                ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|seq[3][2]                                          ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|seq[3][5]                                          ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|dat_low[1]                 ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|dat_low[2]                 ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|dat_low[5]                 ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[15] ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[8]                                                              ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[9]                                                              ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                       ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                      ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[1]                                       ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|write_data_register[0]                             ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                  ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][13]           ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][5]            ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][8]            ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]               ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50_'                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; 9.909  ; 9.909        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.909  ; 9.909        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.909  ; 9.909        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.949  ; 9.949        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 9.981  ; 9.981        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.018 ; 10.018       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.051 ; 10.051       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50_ ; Rise       ; clk_50_                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[0]  ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[10] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[11] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[12] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[13] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[14] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[15] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[16] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[17] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[18] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[19] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[1]  ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[20] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[21] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[22] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[23] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[24] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[25] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[26] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[27] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[28] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[29] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[2]  ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[30] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[31] ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[3]  ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[4]  ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[5]  ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[6]  ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[7]  ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[8]  ;
; 19.574 ; 19.975       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[9]  ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[0]  ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[10] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[11] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[12] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[13] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[14] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[15] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[16] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[17] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[18] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[19] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[1]  ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[20] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[21] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[22] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[23] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[24] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[25] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[26] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[27] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[28] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[29] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[2]  ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[30] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[31] ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[3]  ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[4]  ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[5]  ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[6]  ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[7]  ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[8]  ;
; 19.603 ; 20.004       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[9]  ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][12]                                ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][13]                                ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][14]                                ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][15]                                ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][9]                                 ;
; 19.670 ; 19.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][1]                                ;
; 19.670 ; 19.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][2]                                ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[13][5]                                ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[11]                                                        ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[12]                                                        ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[13]                                                        ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[14]                                                        ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[15]                                                        ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[16]                                                        ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[17]                                                        ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[18]                                                        ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[19]                                                        ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|wb_adr_o[13]                                                    ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|wb_adr_o[14]                                                    ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|wb_adr_o[15]                                                    ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|wb_adr_o[16]                                                    ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|wb_adr_o[17]                                                    ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|wb_adr_o[18]                                                    ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|wb_adr_o[19]                                                    ;
; 19.672 ; 19.892       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[2][11]                                ;
; 19.672 ; 19.892       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[8][4]                                 ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sound:sound|time_inc[9]                                                                         ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][0]                                ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[6][1]                                 ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[6][2]                                 ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[6][6]                                 ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][11]                                ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][12]                                ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][13]                                ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][14]                                ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][15]                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; 2.082 ; 2.181 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 5.793 ; 6.068 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 4.711 ; 4.978 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 4.921 ; 5.069 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 4.744 ; 4.935 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 4.084 ; 4.342 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 4.792 ; 4.970 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 4.223 ; 4.436 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 5.006 ; 5.306 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 4.712 ; 4.999 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.809 ; 5.120 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 5.544 ; 5.872 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 5.452 ; 5.794 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 5.199 ; 5.524 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 4.997 ; 5.224 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.793 ; 6.068 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.724 ; 6.028 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.442 ; 5.807 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; uart_rxd_        ; clk_50_    ; 2.251 ; 2.429 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_clk_   ; clk_50_    ; 2.005 ; 2.143 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 5.068 ; 5.285 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 5.238 ; 5.472 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 5.148 ; 5.391 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_reset_n_     ; clk_50_    ; 6.377 ; 6.696 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; 8.099 ; 8.268 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; -1.316 ; -1.402 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; -3.207 ; -3.454 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; -3.794 ; -4.039 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; -4.032 ; -4.163 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; -3.842 ; -4.025 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; -3.207 ; -3.454 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; -3.886 ; -4.057 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; -3.324 ; -3.517 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; -4.092 ; -4.380 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; -3.794 ; -4.058 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; -3.886 ; -4.173 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; -4.646 ; -4.962 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; -4.558 ; -4.887 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; -4.257 ; -4.558 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; -4.104 ; -4.310 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; -4.848 ; -5.113 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; -4.781 ; -5.073 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; -4.512 ; -4.862 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; uart_rxd_        ; clk_50_    ; -1.466 ; -1.651 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_clk_   ; clk_50_    ; -1.244 ; -1.366 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; -4.175 ; -4.372 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; -4.335 ; -4.548 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; -4.249 ; -4.470 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_reset_n_     ; clk_50_    ; -3.595 ; -3.801 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; -4.994 ; -5.209 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sd_mosi_         ; clk_50_    ; 4.872  ; 4.813  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 5.331  ; 5.144  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 4.806  ; 4.865  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 3.445  ; 3.414  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 3.427  ; 3.396  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 3.427  ; 3.396  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 4.806  ; 4.865  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 3.357  ; 3.312  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 3.357  ; 3.312  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 4.789  ; 4.848  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 3.433  ; 3.402  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 3.439  ; 3.408  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 3.449  ; 3.392  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 3.445  ; 3.414  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 3.450  ; 3.393  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 5.879  ; 5.700  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 5.738  ; 5.620  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 5.879  ; 5.700  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 7.195  ; 6.869  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 0.872  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 14.045 ; 13.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 12.698 ; 12.245 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 11.573 ; 11.152 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 11.305 ; 11.029 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 12.290 ; 12.044 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 10.852 ; 10.425 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 11.632 ; 11.140 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 11.630 ; 11.165 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 12.199 ; 11.672 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 13.375 ; 13.147 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 12.227 ; 11.917 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 11.851 ; 11.510 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 14.045 ; 13.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 12.749 ; 12.250 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 11.488 ; 11.146 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 12.276 ; 11.733 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 11.984 ; 11.415 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 8.921  ; 9.170  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 8.921  ; 9.170  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 7.816  ; 8.270  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 6.950  ; 6.835  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 5.343  ; 5.293  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 6.098  ; 6.018  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 5.256  ; 5.090  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]         ; clk_50_    ; 5.279  ; 5.176  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]        ; clk_50_    ; 5.279  ; 5.176  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]        ; clk_50_    ; 4.941  ; 4.891  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]         ; clk_50_    ; 6.092  ; 5.897  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]        ; clk_50_    ; 6.084  ; 5.897  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]        ; clk_50_    ; 6.092  ; 5.867  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs           ; clk_50_    ; 6.485  ; 6.270  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]         ; clk_50_    ; 5.608  ; 5.422  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]        ; clk_50_    ; 5.281  ; 5.178  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]        ; clk_50_    ; 5.608  ; 5.422  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs           ; clk_50_    ; 11.904 ; 12.415 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 5.191  ; 5.098  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;        ; 0.871  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 4.030  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 5.819  ; 5.668  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 6.681  ; 6.451  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 5.631  ; 5.819  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 8.251  ; 8.149  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 5.259  ; 5.251  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 4.644  ; 4.540  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 4.971  ; 4.988  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_mosi_         ; clk_50_    ; 4.301 ; 4.242 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 4.742 ; 4.561 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 2.839 ; 2.795 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 2.927 ; 2.897 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 2.909 ; 2.879 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 2.909 ; 2.879 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 4.289 ; 4.349 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 2.839 ; 2.795 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 2.839 ; 2.795 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 4.271 ; 4.331 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 2.916 ; 2.886 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 2.920 ; 2.890 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 2.929 ; 2.873 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 2.927 ; 2.897 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 2.930 ; 2.874 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 5.134 ; 5.020 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 5.134 ; 5.020 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 5.266 ; 5.093 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 6.534 ; 6.221 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 0.473 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 4.054 ; 4.054 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 5.007 ; 5.007 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 4.960 ; 4.960 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 5.380 ; 5.380 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 5.224 ; 5.224 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 5.224 ; 5.224 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 5.233 ; 5.233 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 5.975 ; 5.975 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 5.862 ; 5.862 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.820 ; 4.820 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 4.820 ; 4.820 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 4.850 ; 4.850 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 4.086 ; 4.086 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 4.307 ; 4.307 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 4.195 ; 4.195 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 4.054 ; 4.054 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 4.195 ; 4.195 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 6.129 ; 6.388 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 7.252 ; 7.309 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 6.129 ; 6.388 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 6.299 ; 6.188 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 4.753 ; 4.704 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 5.478 ; 5.400 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 4.669 ; 4.508 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]         ; clk_50_    ; 4.369 ; 4.321 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]        ; clk_50_    ; 4.694 ; 4.594 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]        ; clk_50_    ; 4.369 ; 4.321 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]         ; clk_50_    ; 5.464 ; 5.254 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]        ; clk_50_    ; 5.464 ; 5.283 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]        ; clk_50_    ; 5.472 ; 5.254 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs           ; clk_50_    ; 5.849 ; 5.641 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]         ; clk_50_    ; 4.693 ; 4.593 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]        ; clk_50_    ; 4.693 ; 4.593 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]        ; clk_50_    ; 5.007 ; 4.827 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs           ; clk_50_    ; 7.589 ; 8.039 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 4.607 ; 4.517 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;       ; 0.470 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 3.501 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 5.210 ; 5.064 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 4.720 ; 4.500 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 5.028 ; 5.210 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 4.754 ; 4.754 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 4.688 ; 4.676 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 4.080 ; 3.306 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 4.411 ; 4.422 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 26.57 MHz  ; 26.57 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 101.57 MHz ; 101.57 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.155 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 2.370 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.254 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.362 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 6.231  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 16.381 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 2.504 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.684 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.640  ; 0.000         ;
; clk_50_                                         ; 9.894  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 19.592 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.155 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 9.576      ;
; 0.157 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 9.591      ;
; 0.258 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 9.473      ;
; 0.324 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 9.402      ;
; 0.326 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 9.417      ;
; 0.335 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 9.405      ;
; 0.387 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 9.361      ;
; 0.427 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 9.299      ;
; 0.452 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 9.285      ;
; 0.454 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.300      ;
; 0.476 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 9.255      ;
; 0.478 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 9.270      ;
; 0.504 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 9.231      ;
; 0.522 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 9.209      ;
; 0.524 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 9.224      ;
; 0.555 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 9.182      ;
; 0.556 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 9.187      ;
; 0.573 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 9.150      ;
; 0.575 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 9.165      ;
; 0.579 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 9.152      ;
; 0.585 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 9.146      ;
; 0.625 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 9.106      ;
; 0.630 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 9.153      ;
; 0.632 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 9.168      ;
; 0.632 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 9.114      ;
; 0.656 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 9.084      ;
; 0.676 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 9.047      ;
; 0.684 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.070      ;
; 0.702 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 9.038      ;
; 0.708 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 9.040      ;
; 0.711 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 9.019      ;
; 0.713 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 9.034      ;
; 0.733 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 9.050      ;
; 0.753 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 8.979      ;
; 0.754 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.994      ;
; 0.754 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 8.972      ;
; 0.766 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                                             ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 8.965      ;
; 0.784 ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.964      ;
; 0.800 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~20                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 9.047      ;
; 0.805 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 8.935      ;
; 0.810 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.982      ;
; 0.814 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 8.916      ;
; 0.828 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                                            ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 8.903      ;
; 0.841 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                            ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 8.889      ;
; 0.843 ; fmlarb:fmlarb|master.010                                                           ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.904      ;
; 0.852 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~18                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.289      ; 9.476      ;
; 0.862 ; fmlbrg:fmlbrg|state.REFILL1                                                        ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 8.877      ;
; 0.862 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.938      ;
; 0.882 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 8.855      ;
; 0.884 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][8]  ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 9.015      ;
; 0.891 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 8.848      ;
; 0.898 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                            ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.281      ; 9.422      ;
; 0.906 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 8.825      ;
; 0.911 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel    ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 9.412      ;
; 0.934 ; fmlbrg:fmlbrg|fml_adr[12]                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.814      ;
; 0.935 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                                             ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 8.791      ;
; 0.943 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.804      ;
; 0.944 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                                            ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 8.786      ;
; 0.952 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 8.779      ;
; 0.953 ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 8.790      ;
; 0.960 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][14] ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 8.893      ;
; 0.980 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][3]  ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 8.858      ;
; 0.985 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                                             ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 8.746      ;
; 0.997 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                                            ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 8.729      ;
; 0.997 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[15]                                            ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 8.734      ;
; 1.002 ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][0]                      ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 8.911      ;
; 1.003 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 8.720      ;
; 1.004 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[0][15] ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 8.846      ;
; 1.021 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                         ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 8.718      ;
; 1.024 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][1]                                         ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 8.716      ;
; 1.025 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.651     ; 8.200      ;
; 1.027 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][11] ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 8.811      ;
; 1.031 ; fmlbrg:fmlbrg|state.REFILL1                                                        ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 8.703      ;
; 1.032 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][5]  ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 8.821      ;
; 1.032 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[13]                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.647     ; 8.197      ;
; 1.051 ; fmlbrg:fmlbrg|state.EVICT                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 8.688      ;
; 1.060 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.723      ;
; 1.063 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                                             ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 8.674      ;
; 1.073 ; fmlarb:fmlarb|master.001                                                           ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.674      ;
; 1.075 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[12]                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.673      ;
; 1.081 ; fmlbrg:fmlbrg|state.REFILL1                                                        ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 8.658      ;
; 1.081 ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.673      ;
; 1.091 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~28                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.280      ; 9.228      ;
; 1.103 ; fmlbrg:fmlbrg|fml_adr[12]                                                          ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 8.640      ;
; 1.105 ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.643      ;
; 1.125 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                                            ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 8.612      ;
; 1.133 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                                             ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 8.598      ;
; 1.135 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel    ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 9.192      ;
; 1.137 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][0]  ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 8.701      ;
; 1.140 ; fmlbrg:fmlbrg|fml_adr[13]                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 8.589      ;
; 1.141 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                                            ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 8.589      ;
; 1.149 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                                            ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 8.582      ;
; 1.151 ; fmlbrg:fmlbrg|fml_adr[11]                                                          ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.597      ;
; 1.153 ; fmlbrg:fmlbrg|fml_adr[14]                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.645     ; 8.078      ;
; 1.159 ; fmlbrg:fmlbrg|state.REFILL1                                                        ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 8.586      ;
; 1.161 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[11]                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.587      ;
; 1.166 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[15]                                            ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 8.560      ;
; 1.176 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][6]                                         ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 8.564      ;
; 1.184 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                                             ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 8.539      ;
; 1.190 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][9]  ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 8.674      ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+--------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.370 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.359      ; 37.991     ;
; 2.370 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.359      ; 37.991     ;
; 2.370 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.359      ; 37.991     ;
; 2.394 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 37.540     ;
; 2.403 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 37.530     ;
; 2.403 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 37.530     ;
; 2.403 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 37.530     ;
; 2.407 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.951     ;
; 2.407 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.951     ;
; 2.407 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.951     ;
; 2.424 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.934     ;
; 2.424 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.934     ;
; 2.424 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.934     ;
; 2.426 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.365      ; 37.941     ;
; 2.426 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.365      ; 37.941     ;
; 2.426 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.365      ; 37.941     ;
; 2.431 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.500     ;
; 2.440 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.490     ;
; 2.440 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.490     ;
; 2.440 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.490     ;
; 2.448 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.483     ;
; 2.450 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 37.490     ;
; 2.454 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.904     ;
; 2.454 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.904     ;
; 2.454 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.904     ;
; 2.457 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.473     ;
; 2.457 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.473     ;
; 2.457 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.473     ;
; 2.459 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 37.480     ;
; 2.459 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 37.480     ;
; 2.459 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 37.480     ;
; 2.470 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 37.464     ;
; 2.470 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 37.464     ;
; 2.478 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.453     ;
; 2.487 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.443     ;
; 2.487 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.443     ;
; 2.487 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.443     ;
; 2.497 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.861     ;
; 2.497 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.861     ;
; 2.497 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.356      ; 37.861     ;
; 2.507 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.424     ;
; 2.507 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.424     ;
; 2.510 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 37.400     ;
; 2.510 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 37.400     ;
; 2.510 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 37.400     ;
; 2.510 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 37.400     ;
; 2.510 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 37.400     ;
; 2.521 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.410     ;
; 2.524 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.407     ;
; 2.524 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.407     ;
; 2.526 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 37.414     ;
; 2.526 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 37.414     ;
; 2.530 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.400     ;
; 2.530 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.400     ;
; 2.530 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.400     ;
; 2.547 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.360     ;
; 2.547 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.360     ;
; 2.547 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.360     ;
; 2.547 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.360     ;
; 2.547 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.360     ;
; 2.554 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.377     ;
; 2.554 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.377     ;
; 2.564 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.343     ;
; 2.564 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.343     ;
; 2.564 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.343     ;
; 2.564 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.343     ;
; 2.564 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.343     ;
; 2.565 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7] ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 37.358     ;
; 2.566 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 37.350     ;
; 2.566 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 37.350     ;
; 2.566 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 37.350     ;
; 2.566 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 37.350     ;
; 2.566 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[7]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 37.350     ;
; 2.573 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7] ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.380      ; 37.809     ;
; 2.573 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7] ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.380      ; 37.809     ;
; 2.573 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7] ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.380      ; 37.809     ;
; 2.574 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7] ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 37.348     ;
; 2.574 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7] ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 37.348     ;
; 2.574 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7] ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 37.348     ;
; 2.574 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.355      ; 37.783     ;
; 2.574 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.355      ; 37.783     ;
; 2.574 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.355      ; 37.783     ;
; 2.594 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.313     ;
; 2.594 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.313     ;
; 2.594 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.313     ;
; 2.594 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.313     ;
; 2.594 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]     ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.313     ;
; 2.597 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.334     ;
; 2.597 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.334     ;
; 2.598 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.332     ;
; 2.607 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 37.322     ;
; 2.607 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 37.322     ;
; 2.607 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]     ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 37.322     ;
; 2.624 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[0]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.355      ; 37.733     ;
; 2.624 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[0]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.355      ; 37.733     ;
; 2.624 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[0]     ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.355      ; 37.733     ;
; 2.637 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.270     ;
; 2.637 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.270     ;
; 2.637 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.270     ;
; 2.637 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]   ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 37.270     ;
+-------+--------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.254 ; wb_abrgr:sd_brg|wbm_dat_o[8]                                                                     ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][0]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 0.958      ;
; 0.362 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                         ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.362 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.362 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                        ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.365 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                      ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.365 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.365 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.366 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                       ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.366 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                           ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.366 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                          ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.366 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                           ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.366 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                   ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.366 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                    ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.382 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                      ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                       ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                   ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                       ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                         ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.IDLE                                                          ; vga_fml:vga|fmlbrg:vgafmlbrg|state.IDLE                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; wb_abrgr:wb_fmlbrg|ft_ack                                                                        ; wb_abrgr:wb_fmlbrg|ft_ack                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; wb_abrgr:wb_csrbrg|ft_ack                                                                        ; wb_abrgr:wb_csrbrg|ft_ack                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; wb_abrgr:vga_brg|ft_ack                                                                          ; wb_abrgr:vga_brg|ft_ack                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                          ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.383 ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                     ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                        ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                       ; wb_abrgr:wb_csrbrg|wbm_stb                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; csrbrg:csrbrg|state.IDLE                                                                         ; csrbrg:csrbrg|state.IDLE                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                               ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                              ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; fmlbrg:fmlbrg|state.REFILL2                                                                      ; fmlbrg:fmlbrg|state.REFILL2                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; fmlbrg:fmlbrg|state.EVICT2                                                                       ; fmlbrg:fmlbrg|state.EVICT2                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                           ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]                 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                         ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; wb_abrgr:vga_brg|wbm_stb                                                                         ; wb_abrgr:vga_brg|wbm_stb                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[0]                                           ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[0]                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[2]                                           ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[2]                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]                 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o                  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; sdspi:sdspi|clk_div[1]                                                                           ; sdspi:sdspi|clk_div[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                              ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on    ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel                  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; sdspi:sdspi|sclk                                                                                 ; sdspi:sdspi|sclk                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; wb_abrgr:sd_brg|ft_ack                                                                           ; wb_abrgr:sd_brg|ft_ack                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; wb_abrgr:sd_brg|wbm_stb                                                                          ; wb_abrgr:sd_brg|wbm_stb                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; sdspi:sdspi|st                                                                                   ; sdspi:sdspi|st                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.384 ; fmlbrg:fmlbrg|state.REFILL1                                                                      ; fmlbrg:fmlbrg|state.REFILL1                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                           ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                                 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                      ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.386 ; sdspi:sdspi|ss                                                                                   ; sdspi:sdspi|ss                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.397 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                    ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.398 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                                 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.398 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[0]                                                  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[0]                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.398 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[0]                                               ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[0]                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.398 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                         ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.398 ; vga_fml:vga|vga_config_iface:config_iface|ack_delay                                              ; vga_fml:vga|vga_config_iface:config_iface|ack_delay                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.398 ; fmlbrg:fmlbrg|bcounter[0]                                                                        ; fmlbrg:fmlbrg|bcounter[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.398 ; sdspi:sdspi|clk_div[0]                                                                           ; sdspi:sdspi|clk_div[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.398 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[0]                                 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.398 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                                 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.398 ; sdspi:sdspi|wb_ack_o                                                                             ; sdspi:sdspi|wb_ack_o                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.399 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                                 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.399 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.452 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[1]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.459 ; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[16]                                                               ; wb_abrgr:wb_fmlbrg|wbm_adr_o[16]                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 1.222      ;
; 0.462 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_shift[7] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|attr[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.747      ;
; 0.462 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_shift[7] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|attr[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.747      ;
; 0.468 ; wb_abrgr:vga_brg|wbm_dat_o[15]                                                                   ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][7]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.172      ;
; 0.470 ; csrbrg:csrbrg|state.ACK                                                                          ; wb_abrgr:wb_csrbrg|wbm_stb                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.756      ;
; 0.478 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                       ; csrbrg:csrbrg|state.DELAYACK1                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.764      ;
; 0.480 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                       ; csrbrg:csrbrg|state.ACK                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.766      ;
; 0.484 ; wb_abrgr:sd_brg|wbm_dat_o[0]                                                                     ; csrbrg:csrbrg|csr_do[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.559      ; 1.258      ;
; 0.486 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[8]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.772      ;
; 0.500 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                                 ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|read_data[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.210      ;
; 0.520 ; wb_abrgr:sd_brg|wbm_dat_o[8]                                                                     ; vga_fml:vga|vga_config_iface:config_iface|seq[3][0]                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.554      ; 1.289      ;
; 0.540 ; csrbrg:csrbrg|csr_do[8]                                                                          ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|tim_rfc[1]                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 1.263      ;
; 0.543 ; wb_abrgr:vga_brg|wbm_dat_o[13]                                                                   ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][5]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.805      ;
; 0.560 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[3]      ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[3]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.896      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.362 ; zet:zet|zet_wb_master:wb_master|cs.stb2_hi                                                                                                                                                           ; zet:zet|zet_wb_master:wb_master|cs.stb2_hi                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.362 ; zet:zet|zet_wb_master:wb_master|cs.bloc_lo                                                                                                                                                           ; zet:zet|zet_wb_master:wb_master|cs.bloc_lo                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.363 ; zet:zet|zet_core:core|hlt                                                                                                                                                                            ; zet:zet|zet_core:core|hlt                                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.363 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                        ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.382 ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                            ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; serial:com1|IPEN                                                                                                                                                                                     ; serial:com1|IPEN                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; ps2:ps2|cmd_r_test                                                                                                                                                                                   ; ps2:ps2|cmd_r_test                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; ps2:ps2|cmd_r_mint                                                                                                                                                                                   ; ps2:ps2|cmd_r_mint                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; serial:com1|DR                                                                                                                                                                                       ; serial:com1|DR                                                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; serial:com1|THRE                                                                                                                                                                                     ; serial:com1|THRE                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                               ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; serial:com1|IPEND                                                                                                                                                                                    ; serial:com1|IPEND                                                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                               ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                             ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                            ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                            ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                             ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]                                                                                                                                                       ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                       ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                            ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                         ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                       ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                              ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                            ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                           ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                            ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                            ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                           ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                             ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.383 ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                              ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_keyb:keyb|dat_o[7]                                                                                                                                                                       ; ps2:ps2|ps2_keyb:keyb|dat_o[7]                                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                               ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_keyb:keyb|hold_released                                                                                                                                                                  ; ps2:ps2|ps2_keyb:keyb|hold_released                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                                      ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; timer:timer|timer_counter:cnt0|bCurrentClk                                                                                                                                                           ; timer:timer|timer_counter:cnt0|bCurrentClk                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                          ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                                   ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; flash8:flash8|flash_rd_                                                                                                                                                                              ; flash8:flash8|flash_rd_                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[0] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; sound:sound|sb_dat_o[7]                                                                                                                                                                              ; sound:sound|sb_dat_o[7]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|MSE_INT                                                                                                                                                                                      ; ps2:ps2|MSE_INT                                                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|cnt_r_flag                                                                                                                                                                                   ; ps2:ps2|cnt_r_flag                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                                 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|cnt_w_flag                                                                                                                                                                                   ; ps2:ps2|cnt_w_flag                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|cmd_w_msnd                                                                                                                                                                                   ; ps2:ps2|cmd_w_msnd                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                   ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                  ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                  ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                  ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                                       ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                                       ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                         ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                      ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                         ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; simple_pic:pic0|irr[4]                                                                                                                                                                               ; simple_pic:pic0|irr[4]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; simple_pic:pic0|irr[3]                                                                                                                                                                               ; simple_pic:pic0|irr[3]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; simple_pic:pic0|irr[1]                                                                                                                                                                               ; simple_pic:pic0|irr[1]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; simple_pic:pic0|irr[0]                                                                                                                                                                               ; simple_pic:pic0|irr[0]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                  ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                            ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                           ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; timer:timer|timer_counter:cnt2|bOut                                                                                                                                                                  ; timer:timer|timer_counter:cnt2|bOut                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                  ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                             ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; timer:timer|timer_counter:cnt2|fWroteLow                                                                                                                                                             ; timer:timer|timer_counter:cnt2|fWroteLow                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.383 ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                               ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.385 ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.385 ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.385 ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                             ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.385 ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                             ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.385 ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.386 ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                            ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.669      ;
; 0.397 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[0]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[0]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397 ; sound:sound|wb_ack_o                                                                                                                                                                                 ; sound:sound|wb_ack_o                                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397 ; serial:com1|wb_ack_o                                                                                                                                                                                 ; serial:com1|wb_ack_o                                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397 ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                            ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397 ; timer:timer|timer_counter:cnt1|clcs                                                                                                                                                                  ; timer:timer|timer_counter:cnt1|clcs                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397 ; timer:timer|timer_counter:cnt1|clcd                                                                                                                                                                  ; timer:timer|timer_counter:cnt1|clcd                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397 ; timer:timer|timer_counter:cnt2|clcd                                                                                                                                                                  ; timer:timer|timer_counter:cnt2|clcd                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397 ; timer:timer|timer_counter:cnt2|clcs                                                                                                                                                                  ; timer:timer|timer_counter:cnt2|clcs                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.398 ; timer:timer|timer_counter:cnt2|fCount                                                                                                                                                                ; timer:timer|timer_counter:cnt2|fCount                                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.398 ; serial:com1|serial_arx:arx|bit_spacing[0]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[0]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.398 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[0]                                                                                                       ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.231 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.231 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.231 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.231 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.231 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.231 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.231 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.231 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.231 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.231 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.231 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.231 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.589      ;
; 6.254 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.566      ;
; 6.254 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.566      ;
; 6.254 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.566      ;
; 6.254 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.566      ;
; 6.254 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.566      ;
; 6.254 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.566      ;
; 6.254 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.566      ;
; 6.254 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.566      ;
; 6.254 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.566      ;
; 6.254 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.566      ;
; 6.254 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.566      ;
; 6.305 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.252      ; 3.949      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.381 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 3.484      ;
; 16.395 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 3.470      ;
; 16.395 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 3.470      ;
; 16.395 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 3.470      ;
; 16.395 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 3.470      ;
; 16.395 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 3.470      ;
; 16.395 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 3.470      ;
; 17.139 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.846      ;
; 17.517 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.468      ;
; 17.580 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.405      ;
; 18.041 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 1.945      ;
; 35.329 ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 4.585      ;
; 35.329 ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 4.585      ;
; 35.329 ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 4.585      ;
; 35.329 ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 4.585      ;
; 35.329 ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 4.585      ;
; 35.329 ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 4.585      ;
; 35.582 ; rst                                        ; ps2:ps2|MSE_INT                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.324      ;
; 35.724 ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 4.190      ;
; 35.783 ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 4.131      ;
; 35.783 ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 4.131      ;
; 35.888 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.030      ;
; 35.907 ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 4.004      ;
; 35.907 ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 4.004      ;
; 36.283 ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.622      ;
; 36.283 ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.622      ;
; 36.586 ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 3.328      ;
; 36.586 ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 3.328      ;
; 36.586 ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 3.328      ;
; 36.586 ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 3.328      ;
; 36.586 ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 3.328      ;
; 36.586 ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 3.328      ;
; 36.586 ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 3.328      ;
; 36.615 ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.290      ;
; 36.615 ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.290      ;
; 36.615 ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.290      ;
; 36.615 ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.290      ;
; 36.615 ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.290      ;
; 36.615 ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.290      ;
; 36.646 ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 3.260      ;
; 36.646 ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 3.260      ;
; 36.646 ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 3.260      ;
; 36.646 ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 3.260      ;
; 36.646 ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 3.260      ;
; 36.687 ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.218      ;
; 36.687 ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.218      ;
; 36.687 ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.218      ;
; 36.687 ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.218      ;
; 36.701 ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.204      ;
; 36.701 ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.204      ;
; 36.701 ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.204      ;
; 36.701 ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.204      ;
; 36.701 ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.204      ;
; 36.701 ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.204      ;
; 36.701 ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.204      ;
; 36.701 ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.204      ;
; 36.761 ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.144      ;
; 36.761 ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.144      ;
; 36.761 ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.144      ;
; 36.761 ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.144      ;
; 36.761 ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.144      ;
; 36.761 ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.144      ;
; 36.761 ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.097     ; 3.144      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.504  ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.798      ;
; 2.504  ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.798      ;
; 2.504  ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.798      ;
; 2.504  ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.798      ;
; 2.504  ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.798      ;
; 2.504  ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.798      ;
; 2.504  ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.798      ;
; 2.559  ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.853      ;
; 2.559  ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.853      ;
; 2.559  ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.853      ;
; 2.559  ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.853      ;
; 2.559  ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.853      ;
; 2.559  ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.853      ;
; 2.559  ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.853      ;
; 2.559  ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.853      ;
; 2.560  ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.853      ;
; 2.560  ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.853      ;
; 2.560  ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.853      ;
; 2.560  ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.853      ;
; 2.605  ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.899      ;
; 2.605  ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.899      ;
; 2.605  ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.899      ;
; 2.605  ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.899      ;
; 2.605  ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.899      ;
; 2.646  ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.939      ;
; 2.646  ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.939      ;
; 2.646  ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.939      ;
; 2.646  ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.939      ;
; 2.646  ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.939      ;
; 2.646  ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.939      ;
; 2.700  ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.700  ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.700  ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.700  ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.700  ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.700  ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.700  ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.003      ;
; 2.892  ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.186      ;
; 2.892  ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.186      ;
; 3.251  ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.551      ;
; 3.251  ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.551      ;
; 3.310  ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.584      ;
; 3.352  ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.655      ;
; 3.430  ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.733      ;
; 3.430  ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.733      ;
; 3.443  ; rst                                        ; ps2:ps2|MSE_INT                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.737      ;
; 3.619  ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.922      ;
; 3.619  ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.922      ;
; 3.619  ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.922      ;
; 3.619  ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.922      ;
; 3.619  ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.922      ;
; 3.619  ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.922      ;
; 21.456 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.124      ; 1.795      ;
; 21.815 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.124      ; 2.154      ;
; 21.954 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.124      ; 2.293      ;
; 22.317 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.124      ; 2.656      ;
; 22.808 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.005      ; 3.028      ;
; 22.808 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.005      ; 3.028      ;
; 22.808 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.005      ; 3.028      ;
; 22.808 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.005      ; 3.028      ;
; 22.808 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.005      ; 3.028      ;
; 22.808 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.005      ; 3.028      ;
; 22.831 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.004      ; 3.050      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.684 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 3.512      ;
; 2.756 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.133      ;
; 2.756 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.133      ;
; 2.756 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.133      ;
; 2.756 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.133      ;
; 2.756 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.133      ;
; 2.756 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.133      ;
; 2.756 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.133      ;
; 2.756 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.133      ;
; 2.756 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.133      ;
; 2.756 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.133      ;
; 2.756 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.133      ;
; 2.820 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
; 2.820 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
; 2.820 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
; 2.820 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
; 2.820 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
; 2.820 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
; 2.820 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
; 2.820 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
; 2.820 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
; 2.820 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
; 2.820 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
; 2.820 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.196      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 4.640 ; 4.856        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[11]                                                        ;
; 4.641 ; 4.857        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[5][1]                               ;
; 4.642 ; 4.858        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[3]     ;
; 4.642 ; 4.858        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[13]    ;
; 4.642 ; 4.858        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[1]     ;
; 4.642 ; 4.858        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[2]     ;
; 4.642 ; 4.858        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[3]     ;
; 4.642 ; 4.858        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[6]     ;
; 4.642 ; 4.858        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[11]    ;
; 4.642 ; 4.858        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[13]    ;
; 4.642 ; 4.858        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[3]     ;
; 4.643 ; 4.859        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][0]                               ;
; 4.643 ; 4.859        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[11]    ;
; 4.643 ; 4.859        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[12]    ;
; 4.643 ; 4.859        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[13]    ;
; 4.643 ; 4.859        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[6]     ;
; 4.643 ; 4.859        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[12]    ;
; 4.643 ; 4.859        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2[7]     ;
; 4.643 ; 4.859        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[12]    ;
; 4.643 ; 4.859        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[7]     ;
; 4.644 ; 4.860        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:r|DACout_q                                                                  ;
; 4.644 ; 4.860        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][5]                               ;
; 4.644 ; 4.860        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[5] ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; csrbrg:csrbrg|csr_do[14]                                                                    ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[16]                                                                   ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[17]                                                                   ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[0]                                                         ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[6]                                                         ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[13]                                                    ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                    ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                   ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT8                                                   ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL                                                   ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                  ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[2][0]                               ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[2][1]                               ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[2][3]                               ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][1]                               ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][9]           ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                                     ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[17]                                                     ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[3]                                                      ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[6]                                                      ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[8]                                                      ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[9]                                                      ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[4]     ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0[5]     ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[0]     ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[4]     ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2[11]    ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2[4]     ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2[5]     ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[5]     ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_adr_o[18]                                                            ;
; 4.645 ; 4.861        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_adr_o[19]                                                            ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[14]                                                                   ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[13]                                                        ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[15]                                                        ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[2]                                                         ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[5]                                                         ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[7]                                                         ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[14]                                                    ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[1]                                      ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[7][0]                               ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[7][1]                               ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[7][2]                               ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[7][3]                               ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|seq[1][1]                                         ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|seq[1][3]                                         ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|seq[1][4]                                         ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|seq[1][6]                                         ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|seq[1][7]                                         ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|write_data_register[0]                            ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                 ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][10]          ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][12]          ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][1]           ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][2]           ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][4]           ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][9]           ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][9]           ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]              ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]              ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1[5]     ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2[2]     ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2[8]     ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[14]    ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[8]     ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane3[9]     ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o[1]                                                                ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o[5]                                                                ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o_r[4]                                                              ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_o[13]                                                              ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_o[9]                                                               ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_o_r[13]                                                            ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][2]                               ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|horiz_sync                              ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|horiz_sync_p[0]                         ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|horiz_sync_p[1]                         ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_blue_o[2]                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50_'                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.949  ; 9.949        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 9.973  ; 9.973        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.026 ; 10.026       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.051 ; 10.051       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 10.104 ; 10.104       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.104 ; 10.104       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.104 ; 10.104       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50_ ; Rise       ; clk_50_                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[0]                       ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[10]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[11]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[12]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[13]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[14]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[15]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[16]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[17]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[18]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[19]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[1]                       ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[20]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[21]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[22]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[23]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[24]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[25]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[26]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[27]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[28]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[29]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[2]                       ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[30]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[31]                      ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[3]                       ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[4]                       ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[5]                       ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[6]                       ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[7]                       ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[8]                       ;
; 19.592 ; 19.974       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[9]                       ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[0]                       ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[10]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[11]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[12]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[13]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[14]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[15]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[16]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[17]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[18]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[19]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[1]                       ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[20]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[21]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[22]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[23]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[24]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[25]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[26]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[27]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[28]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[29]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[2]                       ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[30]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[31]                      ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[3]                       ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[4]                       ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[5]                       ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[6]                       ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[7]                       ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[8]                       ;
; 19.630 ; 20.012       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[9]                       ;
; 19.637 ; 19.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][7]                                                     ;
; 19.637 ; 19.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[1][1]                                                      ;
; 19.637 ; 19.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[1][2]                                                      ;
; 19.638 ; 19.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[0][7]                                                      ;
; 19.638 ; 19.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][0]                                                     ;
; 19.639 ; 19.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][12]                                                    ;
; 19.639 ; 19.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][13]                                                    ;
; 19.639 ; 19.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][14]                                                    ;
; 19.639 ; 19.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][5]                                                     ;
; 19.641 ; 19.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][9]                                                     ;
; 19.641 ; 19.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|wb_adr_o[11]                                                                         ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|flags[7]                                                     ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][0]                                                     ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][11]                                                    ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][12]                                                    ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][13]                                                    ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][15]                                                    ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][8]                                                     ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][9]                                                     ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|cs.IDLE                                                                              ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|cs.bloc_lo                                                                           ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|cs.stb1_hi                                                                           ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|cs.stb2_hi                                                                           ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|wb_cyc_o                                                                             ;
; 19.643 ; 19.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|q_pipe[16][9] ;
; 19.643 ; 19.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[13][1]                                                     ;
; 19.643 ; 19.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[13][2]                                                     ;
; 19.643 ; 19.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][14]                                                    ;
; 19.644 ; 19.860       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[0][0]                                                      ;
; 19.644 ; 19.860       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[6][15]                                                     ;
; 19.644 ; 19.860       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[8][12]                                                     ;
; 19.645 ; 19.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][7]                                                      ;
; 19.645 ; 19.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[14]                                                                        ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|flags[6]                                                     ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][8]                                                     ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][0]                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; 1.795 ; 1.950 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 5.144 ; 5.248 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 4.125 ; 4.223 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 4.331 ; 4.325 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 4.147 ; 4.210 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 3.509 ; 3.677 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 4.186 ; 4.253 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 3.672 ; 3.732 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 4.383 ; 4.536 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 4.130 ; 4.249 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.219 ; 4.371 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 4.901 ; 5.078 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 4.806 ; 5.016 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 4.594 ; 4.717 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 4.412 ; 4.470 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.144 ; 5.248 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.097 ; 5.173 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 4.816 ; 4.990 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; uart_rxd_        ; clk_50_    ; 1.939 ; 2.209 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_clk_   ; clk_50_    ; 1.724 ; 1.929 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 4.474 ; 4.518 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 4.627 ; 4.700 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 4.536 ; 4.626 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_reset_n_     ; clk_50_    ; 5.644 ; 5.890 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; 7.327 ; 7.242 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; -1.117 ; -1.258 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; -2.735 ; -2.899 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; -3.312 ; -3.398 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; -3.546 ; -3.533 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; -3.348 ; -3.410 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; -2.735 ; -2.899 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; -3.384 ; -3.450 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; -2.876 ; -2.926 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; -3.574 ; -3.724 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; -3.316 ; -3.423 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; -3.401 ; -3.539 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; -4.108 ; -4.279 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; -4.017 ; -4.220 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; -3.758 ; -3.869 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; -3.621 ; -3.670 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; -4.305 ; -4.407 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; -4.259 ; -4.334 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; -3.990 ; -4.159 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; uart_rxd_        ; clk_50_    ; -1.245 ; -1.515 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_clk_   ; clk_50_    ; -1.049 ; -1.239 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; -3.682 ; -3.717 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; -3.828 ; -3.890 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; -3.739 ; -3.819 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_reset_n_     ; clk_50_    ; -3.109 ; -3.221 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; -4.434 ; -4.500 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sd_mosi_         ; clk_50_    ; 4.874  ; 4.697  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 5.346  ; 4.996  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 4.857  ; 4.923  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 3.494  ; 3.470  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 3.476  ; 3.452  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 3.476  ; 3.452  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 4.857  ; 4.923  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 3.407  ; 3.369  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 3.407  ; 3.369  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 4.838  ; 4.904  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 3.483  ; 3.459  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 3.484  ; 3.460  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 3.492  ; 3.442  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 3.494  ; 3.470  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 3.493  ; 3.443  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 5.825  ; 5.522  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 5.693  ; 5.462  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 5.825  ; 5.522  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 7.121  ; 6.569  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 1.191  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 13.539 ; 12.907 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 12.187 ; 11.454 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 11.128 ; 10.424 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 10.841 ; 10.342 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 11.901 ; 11.376 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 10.445 ; 9.803  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 11.209 ; 10.422 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 11.189 ; 10.438 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 11.758 ; 10.907 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 12.916 ; 12.370 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 11.754 ; 11.089 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 11.347 ; 10.791 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 13.539 ; 12.907 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 12.243 ; 11.497 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 11.035 ; 10.427 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 11.823 ; 10.973 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 11.499 ; 10.708 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 8.570  ; 9.060  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 8.570  ; 9.060  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 7.399  ; 8.162  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 6.848  ; 6.569  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 5.335  ; 5.136  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 6.005  ; 5.805  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 5.226  ; 4.999  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]         ; clk_50_    ; 5.283  ; 5.064  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]        ; clk_50_    ; 5.283  ; 5.064  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]        ; clk_50_    ; 4.948  ; 4.809  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]         ; clk_50_    ; 6.106  ; 5.701  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]        ; clk_50_    ; 6.079  ; 5.701  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]        ; clk_50_    ; 6.106  ; 5.670  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs           ; clk_50_    ; 6.412  ; 6.064  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]         ; clk_50_    ; 5.564  ; 5.309  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]        ; clk_50_    ; 5.248  ; 5.103  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]        ; clk_50_    ; 5.564  ; 5.309  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs           ; clk_50_    ; 11.243 ; 11.939 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 5.152  ; 4.957  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;        ; 1.183  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 4.121  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 5.821  ; 5.461  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 6.548  ; 6.235  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 5.472  ; 5.768  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 8.069  ; 7.753  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 5.122  ; 5.263  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 4.667  ; 4.432  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 4.889  ; 5.008  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_mosi_         ; clk_50_    ; 4.370 ; 4.199 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 4.823 ; 4.485 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 2.953 ; 2.916 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 3.040 ; 3.017 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 3.023 ; 3.000 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 3.023 ; 3.000 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 4.403 ; 4.470 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 2.953 ; 2.916 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 2.953 ; 2.916 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 4.385 ; 4.452 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 3.029 ; 3.006 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 3.030 ; 3.007 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 3.037 ; 2.988 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 3.040 ; 3.017 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 3.037 ; 2.988 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 5.158 ; 4.936 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 5.158 ; 4.936 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 5.281 ; 4.990 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 6.529 ; 5.999 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 0.844 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 3.926 ; 3.926 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 4.795 ; 4.795 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 4.752 ; 4.752 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 5.127 ; 5.127 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 4.988 ; 4.988 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 4.988 ; 4.988 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 5.000 ; 5.000 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 5.665 ; 5.665 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 5.559 ; 5.559 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.659 ; 4.659 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 4.659 ; 4.659 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 4.691 ; 4.691 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 3.952 ; 3.952 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 4.159 ; 4.159 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 4.049 ; 4.049 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 3.926 ; 3.926 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 4.049 ; 4.049 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 5.883 ; 6.384 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 7.069 ; 7.304 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 5.883 ; 6.384 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 6.267 ; 5.999 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 4.811 ; 4.619 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 5.456 ; 5.263 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 4.708 ; 4.489 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]         ; clk_50_    ; 4.443 ; 4.309 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]        ; clk_50_    ; 4.764 ; 4.553 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]        ; clk_50_    ; 4.443 ; 4.309 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]         ; clk_50_    ; 5.527 ; 5.132 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]        ; clk_50_    ; 5.527 ; 5.162 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]        ; clk_50_    ; 5.552 ; 5.132 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs           ; clk_50_    ; 5.846 ; 5.511 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]         ; clk_50_    ; 4.728 ; 4.587 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]        ; clk_50_    ; 4.728 ; 4.587 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]        ; clk_50_    ; 5.031 ; 4.785 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs           ; clk_50_    ; 7.233 ; 7.858 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 4.638 ; 4.450 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;       ; 0.835 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 3.656 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 5.280 ; 4.932 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 4.788 ; 4.430 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 4.942 ; 5.227 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 4.578 ; 4.578 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 4.623 ; 4.754 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 4.172 ; 3.330 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 4.400 ; 4.510 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.409 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 8.589 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.092 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.157 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.045  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.250 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.175 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.303 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.748  ; 0.000         ;
; clk_50_                                         ; 9.589  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 19.746 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.409 ; rst                                                       ; sdspi:sdspi|ss                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.494      ;
; 3.648 ; wb_abrgr:sd_brg|wbm_dat_o[8]                              ; sdspi:sdspi|ss                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.006     ; 1.333      ;
; 3.758 ; wb_abrgr:sd_brg|wbm_stb                                   ; sdspi:sdspi|ss                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 1.206      ;
; 3.869 ; wb_abrgr:sd_brg|wbm_we_o                                  ; sdspi:sdspi|ss                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.007     ; 1.111      ;
; 3.882 ; wb_abrgr:sd_brg|wbm_sel_o[1]                              ; sdspi:sdspi|ss                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.007     ; 1.098      ;
; 5.366 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                   ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.489      ;
; 5.391 ; fmlarb:fmlarb|master.010                                  ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.476      ;
; 5.451 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                   ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.404      ;
; 5.473 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                   ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.378      ;
; 5.492 ; fmlarb:fmlarb|master.001                                  ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.375      ;
; 5.496 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                   ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.356      ;
; 5.498 ; fmlarb:fmlarb|master.010                                  ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.365      ;
; 5.502 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                   ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.356      ;
; 5.520 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.342      ;
; 5.521 ; fmlarb:fmlarb|master.010                                  ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 4.343      ;
; 5.527 ; fmlarb:fmlarb|master.010                                  ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.343      ;
; 5.558 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                   ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.297      ;
; 5.558 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                   ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.293      ;
; 5.579 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                   ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.268      ;
; 5.581 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                   ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.271      ;
; 5.583 ; fmlarb:fmlarb|master.010                                  ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.284      ;
; 5.587 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                   ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.271      ;
; 5.599 ; fmlarb:fmlarb|master.001                                  ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.264      ;
; 5.604 ; fmlarb:fmlarb|master.010                                  ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.255      ;
; 5.604 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                   ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.278      ;
; 5.618 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                    ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.237      ;
; 5.622 ; fmlarb:fmlarb|master.001                                  ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 4.242      ;
; 5.627 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.231      ;
; 5.628 ; fmlarb:fmlarb|master.001                                  ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.242      ;
; 5.629 ; fmlarb:fmlarb|master.010                                  ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.265      ;
; 5.629 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                   ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.226      ;
; 5.643 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                   ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.212      ;
; 5.650 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.209      ;
; 5.656 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.209      ;
; 5.663 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                   ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.191      ;
; 5.664 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                   ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.183      ;
; 5.679 ; fmlbrg:fmlbrg|fml_adr[11]                                 ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.188      ;
; 5.684 ; fmlarb:fmlarb|master.001                                  ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.183      ;
; 5.688 ; fmlarb:fmlarb|master.010                                  ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.178      ;
; 5.689 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                   ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.193      ;
; 5.699 ; fmlbrg:fmlbrg|state.REFILL1                               ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.162      ;
; 5.701 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                   ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.153      ;
; 5.705 ; fmlarb:fmlarb|master.001                                  ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.154      ;
; 5.710 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                  ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.296     ; 3.934      ;
; 5.712 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.150      ;
; 5.723 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                    ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.129      ;
; 5.725 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                    ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.126      ;
; 5.726 ; fmlarb:fmlarb|master.010                                  ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.140      ;
; 5.730 ; fmlarb:fmlarb|master.001                                  ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.164      ;
; 5.733 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.121      ;
; 5.736 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                   ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.115      ;
; 5.743 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                   ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.112      ;
; 5.748 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                   ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.106      ;
; 5.754 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                    ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.104      ;
; 5.758 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.131      ;
; 5.759 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                   ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.093      ;
; 5.765 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                   ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.093      ;
; 5.779 ; fmlbrg:fmlbrg|fml_adr[12]                                 ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.088      ;
; 5.783 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[15]                   ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.072      ;
; 5.784 ; fmlbrg:fmlbrg|state.EVICT                                 ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.077      ;
; 5.786 ; fmlbrg:fmlbrg|fml_adr[11]                                 ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.077      ;
; 5.786 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[12]                   ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.068      ;
; 5.789 ; fmlarb:fmlarb|master.001                                  ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.077      ;
; 5.802 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~18 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.144      ; 4.351      ;
; 5.802 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                   ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 4.344      ;
; 5.804 ; fmlbrg:fmlbrg|state.REFILL1                               ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.054      ;
; 5.806 ; fmlbrg:fmlbrg|state.REFILL1                               ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.051      ;
; 5.809 ; fmlbrg:fmlbrg|fml_adr[11]                                 ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 4.055      ;
; 5.810 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                    ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.045      ;
; 5.815 ; fmlbrg:fmlbrg|fml_adr[11]                                 ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.055      ;
; 5.815 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                  ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.299     ; 3.826      ;
; 5.816 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~20 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.132      ;
; 5.817 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.044      ;
; 5.817 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                  ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.300     ; 3.823      ;
; 5.821 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                   ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.034      ;
; 5.827 ; fmlarb:fmlarb|master.001                                  ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.039      ;
; 5.831 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                    ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.016      ;
; 5.834 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][1]                ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.028      ;
; 5.835 ; fmlbrg:fmlbrg|state.REFILL1                               ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 4.029      ;
; 5.842 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                   ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.005      ;
; 5.846 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[13]                  ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.293     ; 3.801      ;
; 5.846 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                  ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.293     ; 3.801      ;
; 5.850 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                   ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.001      ;
; 5.855 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                ; hpdmc:hpdmc|sdram_adr[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.006      ;
; 5.856 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                    ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.026      ;
; 5.862 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[11]                  ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.005      ;
; 5.864 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[12]                  ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.003      ;
; 5.867 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[13]                   ; hpdmc:hpdmc|sdram_adr[9]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.015      ;
; 5.871 ; fmlbrg:fmlbrg|fml_adr[11]                                 ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.996      ;
; 5.873 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                   ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.979      ;
; 5.879 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                   ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.979      ;
; 5.885 ; fmlbrg:fmlbrg|fml_adr[13]                                 ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.970      ;
; 5.886 ; fmlbrg:fmlbrg|fml_adr[12]                                 ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.977      ;
; 5.886 ; vga_fml:vga|vga_lcd_fml:lcd|state.FML1                    ; hpdmc:hpdmc|sdram_adr[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.968      ;
; 5.889 ; fmlbrg:fmlbrg|state.EVICT                                 ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.969      ;
; 5.890 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[15]                   ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.961      ;
; 5.891 ; fmlbrg:fmlbrg|state.REFILL1                               ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.970      ;
; 5.891 ; fmlbrg:fmlbrg|state.EVICT                                 ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.966      ;
; 5.892 ; fmlbrg:fmlbrg|fml_adr[11]                                 ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.967      ;
; 5.896 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[16]                   ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.959      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 8.589  ; wb_abrgr:vga_brg|wbm_dat_i_r[10]          ; wb_abrgr:vga_brg|wbs_dat_o_r[10]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.255     ; 1.143      ;
; 8.605  ; wb_abrgr:vga_brg|wbm_dat_i_r[8]           ; wb_abrgr:vga_brg|wbs_dat_o_r[8]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.263     ; 1.119      ;
; 8.620  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[10]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[10]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.272     ; 1.095      ;
; 8.666  ; wb_abrgr:vga_brg|wbm_dat_i_r[12]          ; wb_abrgr:vga_brg|wbs_dat_o_r[12]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.255     ; 1.066      ;
; 8.672  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[2]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[2]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.222      ;
; 8.687  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[14]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[14]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.273     ; 1.027      ;
; 8.729  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[3]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[3]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.280     ; 0.978      ;
; 8.730  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[6]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[6]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.162      ;
; 8.740  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[10]        ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[10]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.154      ;
; 8.747  ; wb_abrgr:vga_brg|wbm_dat_i_r[9]           ; wb_abrgr:vga_brg|wbs_dat_o_r[9]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 0.976      ;
; 8.760  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[0]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[0]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.132      ;
; 8.770  ; wb_abrgr:vga_brg|wbm_dat_i_r[1]           ; wb_abrgr:vga_brg|wbs_dat_o_r[1]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.255     ; 0.962      ;
; 8.775  ; wb_abrgr:vga_brg|wbm_dat_i_r[13]          ; wb_abrgr:vga_brg|wbs_dat_o_r[13]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.255     ; 0.957      ;
; 8.788  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[2]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[2]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.280     ; 0.919      ;
; 8.792  ; wb_abrgr:vga_brg|wbm_dat_i_r[11]          ; wb_abrgr:vga_brg|wbs_dat_o_r[11]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.255     ; 0.940      ;
; 8.806  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[7]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[7]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.275     ; 0.906      ;
; 8.820  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[4]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[4]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.280     ; 0.887      ;
; 8.887  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[0]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[0]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.269     ; 0.831      ;
; 8.895  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[4]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[4]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 0.991      ;
; 8.919  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[9]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[9]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.272     ; 0.796      ;
; 8.919  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[15]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[15]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 0.981      ;
; 8.980  ; wb_abrgr:vga_brg|wbm_dat_i_r[7]           ; wb_abrgr:vga_brg|wbs_dat_o_r[7]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 0.933      ;
; 8.980  ; wb_abrgr:vga_brg|wbm_dat_i_r[0]           ; wb_abrgr:vga_brg|wbs_dat_o_r[0]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 0.933      ;
; 8.992  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[13]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[13]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 0.725      ;
; 8.996  ; wb_abrgr:vga_brg|wbm_dat_i_r[15]          ; wb_abrgr:vga_brg|wbs_dat_o_r[15]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 0.906      ;
; 9.006  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[15]        ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[15]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 0.899      ;
; 9.013  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[14]        ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[14]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 0.885      ;
; 9.043  ; wb_abrgr:vga_brg|wbm_dat_i_r[2]           ; wb_abrgr:vga_brg|wbs_dat_o_r[2]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.276     ; 0.668      ;
; 9.066  ; wb_abrgr:vga_brg|wbm_dat_i_r[3]           ; wb_abrgr:vga_brg|wbs_dat_o_r[3]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.277     ; 0.644      ;
; 9.071  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[7]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[7]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 0.835      ;
; 9.105  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[1]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[1]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 0.801      ;
; 9.112  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[12]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[12]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 0.775      ;
; 9.117  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[8]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[8]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 0.782      ;
; 9.120  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[11]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[11]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 0.780      ;
; 9.124  ; wb_abrgr:wb_csrbrg|ft_ack                 ; wb_abrgr:wb_csrbrg|sync_ack[0]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 0.772      ;
; 9.134  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[1]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[1]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 0.583      ;
; 9.135  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[5]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[5]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 0.582      ;
; 9.135  ; wb_abrgr:vga_brg|wbm_dat_i_r[5]           ; wb_abrgr:vga_brg|wbs_dat_o_r[5]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 0.774      ;
; 9.168  ; wb_abrgr:sd_brg|wbm_dat_i_r[5]            ; wb_abrgr:sd_brg|wbs_dat_o_r[5]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 0.738      ;
; 9.179  ; wb_abrgr:vga_brg|ft_ack                   ; wb_abrgr:vga_brg|sync_ack[0]                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 0.720      ;
; 9.185  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[6]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[6]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 0.714      ;
; 9.197  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[8]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[8]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 0.703      ;
; 9.235  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[3]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[3]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 0.664      ;
; 9.250  ; wb_abrgr:sd_brg|wbm_dat_i_r[7]            ; wb_abrgr:sd_brg|wbs_dat_o_r[7]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 0.656      ;
; 9.255  ; wb_abrgr:sd_brg|wbm_dat_i_r[4]            ; wb_abrgr:sd_brg|wbs_dat_o_r[4]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 0.637      ;
; 9.257  ; wb_abrgr:sd_brg|wbm_dat_i_r[1]            ; wb_abrgr:sd_brg|wbs_dat_o_r[1]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 0.649      ;
; 9.264  ; wb_abrgr:vga_brg|wbm_dat_i_r[4]           ; wb_abrgr:vga_brg|wbs_dat_o_r[4]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 0.633      ;
; 9.272  ; wb_abrgr:sd_brg|wbm_dat_i_r[3]            ; wb_abrgr:sd_brg|wbs_dat_o_r[3]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 0.634      ;
; 9.279  ; wb_abrgr:sd_brg|wbm_dat_i_r[0]            ; wb_abrgr:sd_brg|wbs_dat_o_r[0]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 0.613      ;
; 9.281  ; wb_abrgr:vga_brg|wbm_dat_i_r[14]          ; wb_abrgr:vga_brg|wbs_dat_o_r[14]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 0.616      ;
; 9.300  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[11]        ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[11]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 0.599      ;
; 9.304  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[9]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[9]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 0.596      ;
; 9.349  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[13]        ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[13]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 0.544      ;
; 9.350  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[5]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[5]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 0.543      ;
; 9.350  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[12]        ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[12]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 0.543      ;
; 9.426  ; wb_abrgr:sd_brg|wbm_dat_i_r[2]            ; wb_abrgr:sd_brg|wbs_dat_o_r[2]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 0.468      ;
; 9.439  ; wb_abrgr:sd_brg|wbm_dat_i_r[6]            ; wb_abrgr:sd_brg|wbs_dat_o_r[6]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 0.453      ;
; 9.448  ; wb_abrgr:sd_brg|ft_ack                    ; wb_abrgr:sd_brg|sync_ack[0]                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 0.446      ;
; 9.448  ; wb_abrgr:vga_brg|wbm_dat_i_r[6]           ; wb_abrgr:vga_brg|wbs_dat_o_r[6]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 0.446      ;
; 9.449  ; wb_abrgr:wb_fmlbrg|ft_ack                 ; wb_abrgr:wb_fmlbrg|sync_ack[0]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 0.445      ;
; 13.890 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 6.024      ;
; 13.971 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.954      ;
; 13.971 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.954      ;
; 13.971 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.954      ;
; 13.973 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][12]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.941      ;
; 13.987 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.938      ;
; 14.022 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 5.897      ;
; 14.025 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 5.894      ;
; 14.027 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 5.892      ;
; 14.032 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 5.887      ;
; 14.032 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 5.887      ;
; 14.043 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.882      ;
; 14.043 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.882      ;
; 14.064 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][8]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.849      ;
; 14.064 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][10]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.851      ;
; 14.066 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.134      ; 6.055      ;
; 14.111 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[7]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.112      ; 5.988      ;
; 14.130 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.113      ; 5.970      ;
; 14.138 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.121      ; 5.970      ;
; 14.138 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.121      ; 5.970      ;
; 14.138 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.121      ; 5.970      ;
; 14.157 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.125      ; 5.955      ;
; 14.159 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][4]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.121      ; 5.949      ;
; 14.159 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.121      ; 5.949      ;
; 14.185 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.126      ; 5.928      ;
; 14.191 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 5.733      ;
; 14.196 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][14]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.721      ;
; 14.196 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][13]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.721      ;
; 14.212 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[0]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.122      ; 5.897      ;
; 14.214 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[1]                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.123      ; 5.896      ;
; 14.218 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.113      ; 5.882      ;
; 14.220 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.112      ; 5.879      ;
; 14.220 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.112      ; 5.879      ;
; 14.222 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[1]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.122      ; 5.887      ;
; 14.225 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[2]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.122      ; 5.884      ;
; 14.256 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[9][3]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.124      ; 5.855      ;
; 14.257 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[11][6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.117      ; 5.847      ;
; 14.264 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[13][4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.099      ; 5.822      ;
; 14.274 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 5.642      ;
; 14.286 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][7]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.118      ; 5.819      ;
+--------+-------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.092 ; wb_abrgr:sd_brg|wbm_dat_o[8]                                                                     ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][0]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.412      ;
; 0.158 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                         ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.158 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.158 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                        ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.159 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                       ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                           ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                   ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                    ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.160 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                          ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.160 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                           ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.160 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                      ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.160 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.160 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.165 ; sdspi:sdspi|ss                                                                                   ; sdspi:sdspi|ss                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.166 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                              ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167 ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                        ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                       ; wb_abrgr:wb_csrbrg|wbm_stb                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; csrbrg:csrbrg|state.IDLE                                                                         ; csrbrg:csrbrg|state.IDLE                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; fmlbrg:fmlbrg|state.REFILL1                                                                      ; fmlbrg:fmlbrg|state.REFILL1                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                           ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                               ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                              ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; fmlbrg:fmlbrg|state.REFILL2                                                                      ; fmlbrg:fmlbrg|state.REFILL2                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; fmlbrg:fmlbrg|state.EVICT2                                                                       ; fmlbrg:fmlbrg|state.EVICT2                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                           ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]                 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                      ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                       ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                         ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                   ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; wb_abrgr:vga_brg|wbm_stb                                                                         ; wb_abrgr:vga_brg|wbm_stb                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[0]                                           ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[0]                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[2]                                           ; vga_fml:vga|vga_config_iface:config_iface|graph_idx[2]                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]                 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                       ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                         ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.IDLE                                                          ; vga_fml:vga|fmlbrg:vgafmlbrg|state.IDLE                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o                  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; wb_abrgr:wb_fmlbrg|ft_ack                                                                        ; wb_abrgr:wb_fmlbrg|ft_ack                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; wb_abrgr:wb_csrbrg|ft_ack                                                                        ; wb_abrgr:wb_csrbrg|ft_ack                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; wb_abrgr:vga_brg|ft_ack                                                                          ; wb_abrgr:vga_brg|ft_ack                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdspi:sdspi|clk_div[1]                                                                           ; sdspi:sdspi|clk_div[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                          ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on    ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; wb_abrgr:vga_brg|wbm_dat_o[15]                                                                   ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][7]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.487      ;
; 0.167 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel                  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdspi:sdspi|sclk                                                                                 ; sdspi:sdspi|sclk                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; wb_abrgr:sd_brg|ft_ack                                                                           ; wb_abrgr:sd_brg|ft_ack                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; wb_abrgr:sd_brg|wbm_stb                                                                          ; wb_abrgr:sd_brg|wbm_stb                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdspi:sdspi|st                                                                                   ; sdspi:sdspi|st                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.168 ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                     ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.168 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.168 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.168 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.168 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.168 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                                 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.168 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                      ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.174 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                                 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[0]                                                  ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[0]                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[0]                                               ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[0]                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                         ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; vga_fml:vga|vga_config_iface:config_iface|ack_delay                                              ; vga_fml:vga|vga_config_iface:config_iface|ack_delay                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; fmlbrg:fmlbrg|bcounter[0]                                                                        ; fmlbrg:fmlbrg|bcounter[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; sdspi:sdspi|clk_div[0]                                                                           ; sdspi:sdspi|clk_div[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[0]                                 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                                 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                    ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; sdspi:sdspi|wb_ack_o                                                                             ; sdspi:sdspi|wb_ack_o                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.175 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                                 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.186 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[1]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.187 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                       ; csrbrg:csrbrg|state.ACK                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.190 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                       ; csrbrg:csrbrg|state.DELAYACK1                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.193 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_shift[7] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|attr[0]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.193 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_shift[7] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|attr[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.193 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[8]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.198 ; csrbrg:csrbrg|state.ACK                                                                          ; wb_abrgr:wb_csrbrg|wbm_stb                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.209 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                                 ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|read_data[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.532      ;
; 0.211 ; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[16]                                                               ; wb_abrgr:wb_fmlbrg|wbm_adr_o[16]                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.553      ;
; 0.218 ; wb_abrgr:vga_brg|wbm_dat_o[13]                                                                   ; vga_fml:vga|vga_config_iface:config_iface|graphics_ctrl[8][5]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 0.350      ;
; 0.218 ; sound:sound|dsp_audio_r[3]                                                                       ; sound:sound|dac:r|SigmaLatch_q[3]                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.415      ;
; 0.219 ; sound:sound|dsp_audio_r[2]                                                                       ; sound:sound|dac:r|SigmaLatch_q[2]                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.416      ;
; 0.219 ; sound:sound|dsp_audio_r[1]                                                                       ; sound:sound|dac:r|SigmaLatch_q[1]                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.416      ;
; 0.221 ; sound:sound|dsp_audio_r[7]                                                                       ; sound:sound|dac:r|SigmaLatch_q[7]                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.418      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.157 ; zet:zet|zet_wb_master:wb_master|cs.stb2_hi                                                                                                                                                           ; zet:zet|zet_wb_master:wb_master|cs.stb2_hi                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.157 ; zet:zet|zet_core:core|hlt                                                                                                                                                                            ; zet:zet|zet_core:core|hlt                                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.157 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                        ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.157 ; zet:zet|zet_wb_master:wb_master|cs.bloc_lo                                                                                                                                                           ; zet:zet|zet_wb_master:wb_master|cs.bloc_lo                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.165 ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                  ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                  ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                  ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                  ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                             ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                            ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                         ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                      ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                         ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                            ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                            ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                           ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.166 ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                              ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_keyb:keyb|dat_o[7]                                                                                                                                                                       ; ps2:ps2|ps2_keyb:keyb|dat_o[7]                                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                               ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_keyb:keyb|hold_released                                                                                                                                                                  ; ps2:ps2|ps2_keyb:keyb|hold_released                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                                      ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; timer:timer|timer_counter:cnt0|bCurrentClk                                                                                                                                                           ; timer:timer|timer_counter:cnt0|bCurrentClk                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                          ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                                   ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                           ; ps2:ps2|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                            ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; flash8:flash8|flash_rd_                                                                                                                                                                              ; flash8:flash8|flash_rd_                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[0] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; serial:com1|IPEN                                                                                                                                                                                     ; serial:com1|IPEN                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sound:sound|sb_dat_o[7]                                                                                                                                                                              ; sound:sound|sb_dat_o[7]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|MSE_INT                                                                                                                                                                                      ; ps2:ps2|MSE_INT                                                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|cmd_r_test                                                                                                                                                                                   ; ps2:ps2|cmd_r_test                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|cnt_r_flag                                                                                                                                                                                   ; ps2:ps2|cnt_r_flag                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|cmd_r_mint                                                                                                                                                                                   ; ps2:ps2|cmd_r_mint                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                                 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; serial:com1|DR                                                                                                                                                                                       ; serial:com1|DR                                                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|cnt_w_flag                                                                                                                                                                                   ; ps2:ps2|cnt_w_flag                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; serial:com1|THRE                                                                                                                                                                                     ; serial:com1|THRE                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|cmd_w_msnd                                                                                                                                                                                   ; ps2:ps2|cmd_w_msnd                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                               ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                   ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; serial:com1|IPEND                                                                                                                                                                                    ; serial:com1|IPEND                                                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                               ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                             ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                                       ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                            ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                            ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                                       ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]                                                                                                                                                       ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                       ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; simple_pic:pic0|irr[4]                                                                                                                                                                               ; simple_pic:pic0|irr[4]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                         ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                       ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; simple_pic:pic0|irr[3]                                                                                                                                                                               ; simple_pic:pic0|irr[3]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; simple_pic:pic0|irr[1]                                                                                                                                                                               ; simple_pic:pic0|irr[1]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; simple_pic:pic0|irr[0]                                                                                                                                                                               ; simple_pic:pic0|irr[0]                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                              ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                            ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                           ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                            ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                           ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; timer:timer|timer_counter:cnt2|bOut                                                                                                                                                                  ; timer:timer|timer_counter:cnt2|bOut                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                  ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                             ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                             ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; timer:timer|timer_counter:cnt2|fWroteLow                                                                                                                                                             ; timer:timer|timer_counter:cnt2|fWroteLow                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                               ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                             ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                             ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                            ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167 ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                  ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.172 ; serial:com1|serial_arx:arx|bit_spacing[0]                                                                                                                                                            ; serial:com1|serial_arx:arx|bit_spacing[0]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; timer:timer|timer_counter:cnt2|clcd                                                                                                                                                                  ; timer:timer|timer_counter:cnt2|clcd                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; timer:timer|timer_counter:cnt2|clcs                                                                                                                                                                  ; timer:timer|timer_counter:cnt2|clcs                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.173 ; timer:timer|timer_counter:cnt2|fCount                                                                                                                                                                ; timer:timer|timer_counter:cnt2|fCount                                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.173 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[0]                                                                                                       ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.173 ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[0]                                                                                                    ; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[0]                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.173 ; serial:com1|BaudAcc1[4]                                                                                                                                                                              ; serial:com1|BaudAcc1[4]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.173 ; zet:zet|zet_core:core|zet_decode:decode|div_cnt[4]                                                                                                                                                   ; zet:zet|zet_core:core|zet_decode:decode|div_cnt[4]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.173 ; sound:sound|wb_ack_o                                                                                                                                                                                 ; sound:sound|wb_ack_o                                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.173 ; serial:com1|wb_ack_o                                                                                                                                                                                 ; serial:com1|wb_ack_o                                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.173 ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                            ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 8.045 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.081      ; 2.023      ;
; 8.067 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.067 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.067 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.067 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.067 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.067 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.067 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.067 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.067 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.067 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.067 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.067 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.823      ;
; 8.120 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 1.768      ;
; 8.120 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 1.768      ;
; 8.120 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 1.768      ;
; 8.120 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 1.768      ;
; 8.120 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 1.768      ;
; 8.120 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 1.768      ;
; 8.120 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 1.768      ;
; 8.120 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 1.768      ;
; 8.120 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 1.768      ;
; 8.120 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 1.768      ;
; 8.120 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 1.768      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.250 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 1.708      ;
; 18.259 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 1.699      ;
; 18.259 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 1.699      ;
; 18.259 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 1.699      ;
; 18.259 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 1.699      ;
; 18.259 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 1.699      ;
; 18.259 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 1.699      ;
; 18.591 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 1.338      ;
; 18.752 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 1.177      ;
; 18.828 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 1.101      ;
; 18.999 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 0.930      ;
; 37.703 ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 2.236      ;
; 37.703 ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 2.236      ;
; 37.703 ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 2.236      ;
; 37.703 ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 2.236      ;
; 37.703 ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 2.236      ;
; 37.703 ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 2.236      ;
; 37.798 ; rst                                        ; ps2:ps2|MSE_INT                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 2.135      ;
; 37.803 ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 2.136      ;
; 37.803 ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 2.136      ;
; 37.837 ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 2.101      ;
; 37.890 ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.046      ;
; 37.890 ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.046      ;
; 38.007 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 1.932      ;
; 38.121 ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.812      ;
; 38.121 ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.812      ;
; 38.233 ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 1.706      ;
; 38.233 ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 1.706      ;
; 38.233 ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 1.706      ;
; 38.233 ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 1.706      ;
; 38.233 ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 1.706      ;
; 38.233 ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 1.706      ;
; 38.233 ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 1.706      ;
; 38.263 ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.669      ;
; 38.263 ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.669      ;
; 38.263 ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.669      ;
; 38.263 ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.669      ;
; 38.263 ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.669      ;
; 38.263 ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.669      ;
; 38.295 ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.638      ;
; 38.295 ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.638      ;
; 38.295 ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.638      ;
; 38.295 ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.638      ;
; 38.295 ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.638      ;
; 38.311 ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.621      ;
; 38.311 ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.621      ;
; 38.311 ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.621      ;
; 38.311 ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.621      ;
; 38.317 ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.616      ;
; 38.317 ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.616      ;
; 38.317 ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.616      ;
; 38.317 ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.616      ;
; 38.317 ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.616      ;
; 38.317 ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.616      ;
; 38.317 ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.616      ;
; 38.317 ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.616      ;
; 38.346 ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.587      ;
; 38.346 ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.587      ;
; 38.346 ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.587      ;
; 38.346 ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.587      ;
; 38.346 ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.587      ;
; 38.346 ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.587      ;
; 38.346 ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.587      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.175  ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.320      ;
; 1.175  ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.320      ;
; 1.175  ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.320      ;
; 1.175  ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.320      ;
; 1.175  ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.320      ;
; 1.175  ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.320      ;
; 1.175  ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.320      ;
; 1.199  ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.344      ;
; 1.199  ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.344      ;
; 1.199  ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.344      ;
; 1.199  ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.344      ;
; 1.201  ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.346      ;
; 1.201  ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.346      ;
; 1.201  ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.346      ;
; 1.201  ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.346      ;
; 1.201  ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.346      ;
; 1.201  ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.346      ;
; 1.201  ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.346      ;
; 1.201  ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.346      ;
; 1.208  ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.353      ;
; 1.208  ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.353      ;
; 1.208  ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.353      ;
; 1.208  ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.353      ;
; 1.208  ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.353      ;
; 1.249  ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.394      ;
; 1.249  ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.394      ;
; 1.249  ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.394      ;
; 1.249  ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.394      ;
; 1.249  ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.394      ;
; 1.249  ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.394      ;
; 1.272  ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.424      ;
; 1.272  ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.424      ;
; 1.272  ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.424      ;
; 1.272  ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.424      ;
; 1.272  ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.424      ;
; 1.272  ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.424      ;
; 1.272  ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.424      ;
; 1.368  ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.513      ;
; 1.368  ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.513      ;
; 1.549  ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.680      ;
; 1.554  ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.702      ;
; 1.554  ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.702      ;
; 1.605  ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.756      ;
; 1.605  ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.756      ;
; 1.613  ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.764      ;
; 1.650  ; rst                                        ; ps2:ps2|MSE_INT                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.795      ;
; 1.735  ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.886      ;
; 1.735  ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.886      ;
; 1.735  ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.886      ;
; 1.735  ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.886      ;
; 1.735  ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.886      ;
; 1.735  ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.886      ;
; 20.704 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.018      ; 0.826      ;
; 20.897 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.018      ; 1.019      ;
; 20.915 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.018      ; 1.037      ;
; 21.086 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.018      ; 1.208      ;
; 21.261 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.048      ; 1.413      ;
; 21.261 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.048      ; 1.413      ;
; 21.261 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.048      ; 1.413      ;
; 21.261 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.048      ; 1.413      ;
; 21.261 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.048      ; 1.413      ;
; 21.261 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.048      ; 1.413      ;
; 21.269 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.048      ; 1.421      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.303 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.493      ;
; 1.303 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.493      ;
; 1.303 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.493      ;
; 1.303 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.493      ;
; 1.303 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.493      ;
; 1.303 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.493      ;
; 1.303 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.493      ;
; 1.303 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.493      ;
; 1.303 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.493      ;
; 1.303 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.493      ;
; 1.303 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.493      ;
; 1.317 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.694      ;
; 1.334 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
; 1.334 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
; 1.334 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
; 1.334 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
; 1.334 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
; 1.334 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
; 1.334 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
; 1.334 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
; 1.334 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
; 1.334 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
; 1.334 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
; 1.334 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.526      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_address_reg0                                                      ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_we_reg                                                            ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                              ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                    ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12|altsyncram_prg1:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12|altsyncram_prg1:auto_generated|ram_block1a0~porta_we_reg                              ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17|altsyncram_dog1:auto_generated|ram_block1a0~porta_address_reg0                 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17|altsyncram_dog1:auto_generated|ram_block1a0~porta_we_reg                       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18|altsyncram_7171:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18|altsyncram_7171:auto_generated|ram_block1a2~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18|altsyncram_7171:auto_generated|ram_block1a4~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18|altsyncram_7171:auto_generated|ram_block1a6~porta_address_reg0 ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13|altsyncram_ic41:auto_generated|ram_block1a0~porta_address_reg0                                                                     ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13|altsyncram_ic41:auto_generated|ram_block1a0~porta_we_reg                                                                           ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_15|altsyncram_ic41:auto_generated|ram_block1a0~porta_address_reg0                                                                     ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_15|altsyncram_ic41:auto_generated|ram_block1a0~porta_we_reg                                                                           ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1|altsyncram_cc41:auto_generated|ram_block1a0~porta_address_reg0                                                                        ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1|altsyncram_cc41:auto_generated|ram_block1a0~porta_we_reg                                                                              ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~portb_address_reg0                                                      ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                              ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12|altsyncram_prg1:auto_generated|ram_block1a0~portb_address_reg0                        ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17|altsyncram_dog1:auto_generated|ram_block1a0~portb_address_reg0                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated|ram_block1a0~porta_address_reg0                                                             ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated|ram_block1a0~porta_we_reg                                                                   ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12|altsyncram_prg1:auto_generated|ram_block1a0~porta_datain_reg0                         ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9|altsyncram_prg1:auto_generated|ram_block1a2~porta_address_reg0                        ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9|altsyncram_prg1:auto_generated|ram_block1a2~porta_we_reg                              ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8|altsyncram_prg1:auto_generated|ram_block1a0~porta_address_reg0                          ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8|altsyncram_prg1:auto_generated|ram_block1a0~porta_we_reg                                ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17|altsyncram_dog1:auto_generated|ram_block1a0~porta_datain_reg0                  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13|altsyncram_ic41:auto_generated|ram_block1a0~porta_datain_reg0                                                                      ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_15|altsyncram_ic41:auto_generated|ram_block1a0~porta_datain_reg0                                                                      ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1|altsyncram_cc41:auto_generated|ram_block1a0~porta_datain_reg0                                                                         ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_we_reg                                                             ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ram_block1a0~portb_datain_reg0                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated|ram_block1a0~porta_address_reg0                                                     ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated|ram_block1a0~porta_we_reg                                                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11|altsyncram_prg1:auto_generated|ram_block1a2~porta_address_reg0                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11|altsyncram_prg1:auto_generated|ram_block1a2~porta_we_reg                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10|altsyncram_prg1:auto_generated|ram_block1a0~porta_address_reg0                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10|altsyncram_prg1:auto_generated|ram_block1a0~porta_we_reg                             ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9|altsyncram_prg1:auto_generated|ram_block1a2~portb_address_reg0                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7|altsyncram_prg1:auto_generated|ram_block1a2~porta_address_reg0                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7|altsyncram_prg1:auto_generated|ram_block1a2~porta_we_reg                                ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8|altsyncram_prg1:auto_generated|ram_block1a0~portb_address_reg0                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16|altsyncram_dog1:auto_generated|ram_block1a0~porta_address_reg0                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16|altsyncram_dog1:auto_generated|ram_block1a0~porta_we_reg                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~portb_address_reg0                                                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated|ram_block1a0~portb_address_reg0                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated|ram_block1a0~porta_datain_reg0                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11|altsyncram_prg1:auto_generated|ram_block1a2~portb_address_reg0                        ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10|altsyncram_prg1:auto_generated|ram_block1a0~portb_address_reg0                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9|altsyncram_prg1:auto_generated|ram_block1a2~porta_datain_reg0                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7|altsyncram_prg1:auto_generated|ram_block1a2~portb_address_reg0                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8|altsyncram_prg1:auto_generated|ram_block1a0~porta_datain_reg0                           ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16|altsyncram_dog1:auto_generated|ram_block1a0~portb_address_reg0                 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated|ram_block1a0~portb_address_reg0                                                             ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11|altsyncram_prg1:auto_generated|ram_block1a2~porta_datain_reg0                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10|altsyncram_prg1:auto_generated|ram_block1a0~porta_datain_reg0                        ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7|altsyncram_prg1:auto_generated|ram_block1a2~porta_datain_reg0                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16|altsyncram_dog1:auto_generated|ram_block1a0~porta_datain_reg0                  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ram_block1a0~portb_datain_reg0                                                        ;
; 4.770 ; 4.986        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdspi:sdspi|ss                                                                                                                                                                                 ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; csrbrg:csrbrg|csr_do[4]                                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[18]                                                                                                                                                                      ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[1]                                                                                                                                                                         ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[2]                                                                                                                                                                         ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[3]                                                                                                                                                                         ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[4]                                                                                                                                                                         ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[6]                                                                                                                                                                         ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[7]                                                                                                                                                                         ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe                                                                                                                                                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                                                                                                                   ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe_counter[1]                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe_counter[2]                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe_counter[3]                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[1]                                                                                                                                                            ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|st                                                                                                                                                                                 ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|wb_ack_o                                                                                                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|wb_dat_o[0]                                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|wb_dat_o[1]                                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|wb_dat_o[2]                                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|wb_dat_o[3]                                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|wb_dat_o[4]                                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|wb_dat_o[5]                                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|wb_dat_o[6]                                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|wb_dat_o[7]                                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|bcounter[1]                                                                                                                                                       ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|bcounter[2]                                                                                                                                                       ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[10]                                                                                                                                                       ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[9]                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                                                                                                                                       ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~1                                                                                                                                       ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~15                                                                                                                                      ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50_'                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; 9.589  ; 9.589        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.589  ; 9.589        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.589  ; 9.589        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 10.410 ; 10.410       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.410 ; 10.410       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.410 ; 10.410       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50_ ; Rise       ; clk_50_                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                       ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                       ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                       ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                       ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                       ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                       ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2|ram_block3a0                    ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2|ram_block3a1                    ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2|ram_block3a2                    ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                       ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                       ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                       ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                        ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                        ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                        ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                        ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                        ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                        ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                        ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[13]                                                                                                                                                                                 ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[14]                                                                                                                                                                                 ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[15]                                                                                                                                                                                 ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[16]                                                                                                                                                                                 ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[5]                                                                                                                                                                                  ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[6]                                                                                                                                                                                  ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[7]                                                                                                                                                                                  ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[8]                                                                                                                                                                                  ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[0]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[11]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[12]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[14]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[15]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[3]                                                                                                                                                                                  ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[4]                                                                                                                                                                                  ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[6]                                                                                                                                                                                  ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[7]                                                                                                                                                                                  ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[12]                                                                                                                                                                                 ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|cnt[0]                                                                                                                                                                                       ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                                                       ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                                                       ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|state[1]                                                                                                                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                                                     ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[10]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[11]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[17]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[18]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[19]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[1]                                                                                                                                                                                  ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[2]                                                                                                                                                                                  ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[3]                                                                                                                                                                                  ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[4]                                                                                                                                                                                  ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[9]                                                                                                                                                                                  ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                                                      ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[1]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[2]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[3]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[4]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[5]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[6]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[7]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[0]                                                                                                                                                                                  ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[10]                                                                                                                                                                                 ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[13]                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; 1.086 ; 1.411 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 2.798 ; 3.502 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 2.320 ; 2.962 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 2.365 ; 2.967 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 2.282 ; 2.901 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 2.037 ; 2.597 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 2.316 ; 2.914 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 2.074 ; 2.668 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 2.435 ; 3.098 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 2.315 ; 2.993 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 2.395 ; 3.065 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 2.698 ; 3.368 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 2.654 ; 3.311 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 2.570 ; 3.276 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 2.410 ; 3.059 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 2.798 ; 3.502 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 2.751 ; 3.457 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 2.652 ; 3.367 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; uart_rxd_        ; clk_50_    ; 1.169 ; 1.477 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_clk_   ; clk_50_    ; 1.025 ; 1.353 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 2.422 ; 3.048 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 2.507 ; 3.163 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 2.488 ; 3.126 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_reset_n_     ; clk_50_    ; 3.030 ; 3.557 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; 3.623 ; 4.311 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; -0.733 ; -1.053 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; -1.632 ; -2.185 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; -1.900 ; -2.524 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; -1.958 ; -2.544 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; -1.867 ; -2.477 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; -1.632 ; -2.185 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; -1.900 ; -2.489 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; -1.663 ; -2.242 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; -2.015 ; -2.667 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; -1.894 ; -2.553 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; -1.971 ; -2.623 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; -2.282 ; -2.940 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; -2.240 ; -2.886 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; -2.137 ; -2.824 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; -2.000 ; -2.632 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; -2.362 ; -3.054 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; -2.317 ; -3.010 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; -2.223 ; -2.924 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; uart_rxd_        ; clk_50_    ; -0.806 ; -1.124 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_clk_   ; clk_50_    ; -0.675 ; -0.998 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; -2.012 ; -2.622 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; -2.093 ; -2.731 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; -2.075 ; -2.695 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_reset_n_     ; clk_50_    ; -1.771 ; -2.330 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; -2.325 ; -2.983 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_mosi_         ; clk_50_    ; 2.221 ; 2.333 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 2.387 ; 2.512 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 2.526 ; 2.585 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 1.644 ; 1.665 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 1.629 ; 1.650 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 1.629 ; 1.650 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 2.526 ; 2.585 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 1.598 ; 1.597 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 1.598 ; 1.597 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 2.511 ; 2.570 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 1.636 ; 1.657 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 1.635 ; 1.656 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 1.639 ; 1.638 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 1.644 ; 1.665 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 1.639 ; 1.638 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 2.650 ; 2.816 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 2.611 ; 2.791 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 2.650 ; 2.816 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 3.213 ; 3.415 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 0.430 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 6.190 ; 6.566 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 5.286 ; 5.610 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 4.787 ; 5.034 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 4.727 ; 4.976 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 5.406 ; 5.695 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 4.503 ; 4.719 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 4.805 ; 5.031 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 4.809 ; 5.043 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 5.064 ; 5.325 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 5.918 ; 6.284 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 5.107 ; 5.416 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 4.972 ; 5.254 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 6.190 ; 6.566 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 5.323 ; 5.652 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 4.781 ; 5.042 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.092 ; 5.368 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.009 ; 5.251 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 4.629 ; 4.325 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 4.629 ; 4.325 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 3.844 ; 3.589 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 3.144 ; 3.381 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 2.438 ; 2.603 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 2.818 ; 3.045 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 2.370 ; 2.485 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]         ; clk_50_    ; 2.352 ; 2.474 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]        ; clk_50_    ; 2.352 ; 2.474 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]        ; clk_50_    ; 2.220 ; 2.330 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]         ; clk_50_    ; 2.692 ; 2.817 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]        ; clk_50_    ; 2.692 ; 2.817 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]        ; clk_50_    ; 2.667 ; 2.813 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs           ; clk_50_    ; 2.879 ; 3.061 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]         ; clk_50_    ; 2.494 ; 2.610 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]        ; clk_50_    ; 2.383 ; 2.481 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]        ; clk_50_    ; 2.494 ; 2.610 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs           ; clk_50_    ; 5.417 ; 5.232 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 2.411 ; 2.550 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;       ; 0.443 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 1.801 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 2.594 ; 2.764 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 2.936 ; 2.994 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 2.814 ; 2.630 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 3.850 ; 3.850 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 2.641 ; 2.454 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 2.113 ; 2.178 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 2.493 ; 2.327 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_mosi_         ; clk_50_    ; 1.949 ; 2.056 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 2.108 ; 2.228 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 1.346 ; 1.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 1.392 ; 1.413 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 1.378 ; 1.399 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 1.378 ; 1.399 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 2.274 ; 2.333 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 1.346 ; 1.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 1.346 ; 1.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 2.259 ; 2.318 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 1.385 ; 1.406 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 1.383 ; 1.404 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 1.386 ; 1.385 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 1.392 ; 1.413 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 1.386 ; 1.385 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 2.325 ; 2.498 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 2.325 ; 2.498 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 2.360 ; 2.520 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 2.902 ; 3.097 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 0.235 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 2.002 ; 2.002 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 2.464 ; 2.464 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 2.450 ; 2.450 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 2.623 ; 2.623 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 2.553 ; 2.553 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 2.553 ; 2.553 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 2.547 ; 2.565 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 2.723 ; 2.897 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 2.833 ; 2.844 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 2.384 ; 2.384 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 2.384 ; 2.384 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 2.393 ; 2.393 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 2.015 ; 2.015 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 2.109 ; 2.109 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 2.061 ; 2.061 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 2.002 ; 2.002 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 2.061 ; 2.061 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 2.972 ; 2.773 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 3.765 ; 3.517 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 2.972 ; 2.773 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 2.836 ; 3.065 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 2.156 ; 2.315 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 2.522 ; 2.741 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 2.092 ; 2.203 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]         ; clk_50_    ; 1.950 ; 2.057 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]        ; clk_50_    ; 2.076 ; 2.195 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]        ; clk_50_    ; 1.950 ; 2.057 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]         ; clk_50_    ; 2.378 ; 2.518 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]        ; clk_50_    ; 2.401 ; 2.522 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]        ; clk_50_    ; 2.378 ; 2.518 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs           ; clk_50_    ; 2.581 ; 2.757 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]         ; clk_50_    ; 2.105 ; 2.200 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]        ; clk_50_    ; 2.105 ; 2.200 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]        ; clk_50_    ; 2.212 ; 2.323 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs           ; clk_50_    ; 3.671 ; 3.500 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 2.128 ; 2.263 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;       ; 0.247 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 1.551 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 2.306 ; 2.470 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 2.054 ; 2.174 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 2.518 ; 2.341 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 2.210 ; 2.296 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 2.361 ; 2.178 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 1.843 ; 1.612 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 2.219 ; 2.055 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -0.519 ; 0.092 ; 5.998    ; 1.175   ; 4.640               ;
;  clk_50_                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 9.589               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -0.519 ; 0.092 ; 5.998    ; 1.303   ; 4.640               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; -0.127 ; 0.157 ; 16.218   ; 1.175   ; 19.574              ;
; Design-wide TNS                                  ; -2.076 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50_                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -1.392 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; -0.684 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; 2.082 ; 2.181 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 5.793 ; 6.068 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 4.711 ; 4.978 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 4.921 ; 5.069 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 4.744 ; 4.935 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 4.084 ; 4.342 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 4.792 ; 4.970 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 4.223 ; 4.436 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 5.006 ; 5.306 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 4.712 ; 4.999 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.809 ; 5.120 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 5.544 ; 5.872 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 5.452 ; 5.794 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 5.199 ; 5.524 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 4.997 ; 5.224 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.793 ; 6.068 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.724 ; 6.028 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.442 ; 5.807 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; uart_rxd_        ; clk_50_    ; 2.251 ; 2.429 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_clk_   ; clk_50_    ; 2.005 ; 2.143 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 5.068 ; 5.285 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 5.238 ; 5.472 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 5.148 ; 5.391 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_reset_n_     ; clk_50_    ; 6.377 ; 6.696 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; 8.099 ; 8.268 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; -0.733 ; -1.053 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; -1.632 ; -2.185 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; -1.900 ; -2.524 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; -1.958 ; -2.544 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; -1.867 ; -2.477 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; -1.632 ; -2.185 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; -1.900 ; -2.489 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; -1.663 ; -2.242 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; -2.015 ; -2.667 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; -1.894 ; -2.553 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; -1.971 ; -2.623 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; -2.282 ; -2.940 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; -2.240 ; -2.886 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; -2.137 ; -2.824 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; -2.000 ; -2.632 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; -2.362 ; -3.054 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; -2.317 ; -3.010 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; -2.223 ; -2.924 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; uart_rxd_        ; clk_50_    ; -0.806 ; -1.124 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_clk_   ; clk_50_    ; -0.675 ; -0.998 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; -2.012 ; -2.622 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; -2.093 ; -2.731 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; -2.075 ; -2.695 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_reset_n_     ; clk_50_    ; -1.771 ; -2.330 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; -2.325 ; -2.983 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sd_mosi_         ; clk_50_    ; 4.874  ; 4.813  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 5.346  ; 5.144  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 4.857  ; 4.923  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 3.494  ; 3.470  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 3.476  ; 3.452  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 3.476  ; 3.452  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 4.857  ; 4.923  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 3.407  ; 3.369  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 3.407  ; 3.369  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 4.838  ; 4.904  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 3.483  ; 3.459  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 3.484  ; 3.460  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 3.492  ; 3.442  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 3.494  ; 3.470  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 3.493  ; 3.443  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 5.879  ; 5.700  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 5.738  ; 5.620  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 5.879  ; 5.700  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 7.195  ; 6.869  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 1.191  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 14.045 ; 13.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 12.698 ; 12.245 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 11.573 ; 11.152 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 11.305 ; 11.029 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 12.290 ; 12.044 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 10.852 ; 10.425 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 11.632 ; 11.140 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 11.630 ; 11.165 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 12.199 ; 11.672 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 13.375 ; 13.147 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 12.227 ; 11.917 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 11.851 ; 11.510 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 14.045 ; 13.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 12.749 ; 12.250 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 11.488 ; 11.146 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 12.276 ; 11.733 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 11.984 ; 11.415 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 8.921  ; 9.170  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 8.921  ; 9.170  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 7.816  ; 8.270  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 6.950  ; 6.835  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 5.343  ; 5.293  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 6.098  ; 6.018  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 5.256  ; 5.090  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]         ; clk_50_    ; 5.283  ; 5.176  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]        ; clk_50_    ; 5.283  ; 5.176  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]        ; clk_50_    ; 4.948  ; 4.891  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]         ; clk_50_    ; 6.106  ; 5.897  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]        ; clk_50_    ; 6.084  ; 5.897  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]        ; clk_50_    ; 6.106  ; 5.867  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs           ; clk_50_    ; 6.485  ; 6.270  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]         ; clk_50_    ; 5.608  ; 5.422  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]        ; clk_50_    ; 5.281  ; 5.178  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]        ; clk_50_    ; 5.608  ; 5.422  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs           ; clk_50_    ; 11.904 ; 12.415 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 5.191  ; 5.098  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;        ; 1.183  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 4.121  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 5.821  ; 5.668  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 6.681  ; 6.451  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 5.631  ; 5.819  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 8.251  ; 8.149  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 5.259  ; 5.263  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 4.667  ; 4.540  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 4.971  ; 5.008  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_mosi_         ; clk_50_    ; 1.949 ; 2.056 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 2.108 ; 2.228 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 1.346 ; 1.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 1.392 ; 1.413 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 1.378 ; 1.399 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 1.378 ; 1.399 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 2.274 ; 2.333 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 1.346 ; 1.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 1.346 ; 1.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 2.259 ; 2.318 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 1.385 ; 1.406 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 1.383 ; 1.404 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 1.386 ; 1.385 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 1.392 ; 1.413 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 1.386 ; 1.385 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 2.325 ; 2.498 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 2.325 ; 2.498 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 2.360 ; 2.520 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 2.902 ; 3.097 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 0.235 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 2.002 ; 2.002 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 2.464 ; 2.464 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 2.450 ; 2.450 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 2.623 ; 2.623 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 2.553 ; 2.553 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 2.553 ; 2.553 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 2.547 ; 2.565 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 2.723 ; 2.897 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 2.833 ; 2.844 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 2.384 ; 2.384 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 2.384 ; 2.384 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 2.393 ; 2.393 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 2.015 ; 2.015 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 2.109 ; 2.109 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 2.061 ; 2.061 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 2.002 ; 2.002 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 2.061 ; 2.061 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 2.972 ; 2.773 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 3.765 ; 3.517 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 2.972 ; 2.773 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 2.836 ; 3.065 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 2.156 ; 2.315 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 2.522 ; 2.741 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 2.092 ; 2.203 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_b[*]         ; clk_50_    ; 1.950 ; 2.057 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[0]        ; clk_50_    ; 2.076 ; 2.195 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_b[1]        ; clk_50_    ; 1.950 ; 2.057 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_g[*]         ; clk_50_    ; 2.378 ; 2.518 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[0]        ; clk_50_    ; 2.401 ; 2.522 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_g[1]        ; clk_50_    ; 2.378 ; 2.518 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs           ; clk_50_    ; 2.581 ; 2.757 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_r[*]         ; clk_50_    ; 2.105 ; 2.200 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[0]        ; clk_50_    ; 2.105 ; 2.200 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_r[1]        ; clk_50_    ; 2.212 ; 2.323 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs           ; clk_50_    ; 3.671 ; 3.500 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 2.128 ; 2.263 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;       ; 0.247 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 1.551 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 2.306 ; 2.470 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2kb_dat_   ; clk_50_    ; 2.054 ; 2.174 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_clk_   ; clk_50_    ; 2.518 ; 2.341 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; usb_ps2ms_dat_   ; clk_50_    ; 2.210 ; 2.296 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 2.361 ; 2.178 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 1.843 ; 1.612 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 2.219 ; 2.055 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; ncso_           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dclk_           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; asdo_           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr_[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_ba_[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_ba_[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_ras_n_    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_cas_n_    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_clk_      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_we_n_     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_dqm_[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_dqm_[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sd_sclk_        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sd_mosi_        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sd_ss_          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_r[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_r[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_g[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_g[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_b[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_b[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_hs          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; vga_vs          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; speaker_l_      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; speaker_r_      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; uart_txd_       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data_[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_ps2ms_clk_  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_ps2ms_dat_  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_ps2kb_dat_  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; sdram_data_[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_ps2ms_clk_  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_ps2ms_dat_  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_ps2kb_dat_  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50_         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_reset_n_    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_ps2kb_clk_  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data0_          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_miso_        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rxd_       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ncso_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00283 V          ; 0.121 V                              ; 0.028 V                              ; 1.16e-009 s                 ; 1.21e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00283 V         ; 0.121 V                             ; 0.028 V                             ; 1.16e-009 s                ; 1.21e-009 s                ; Yes                       ; Yes                       ;
; dclk_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; asdo_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00283 V          ; 0.121 V                              ; 0.028 V                              ; 1.16e-009 s                 ; 1.21e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00283 V         ; 0.121 V                             ; 0.028 V                             ; 1.16e-009 s                ; 1.21e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr_[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr_[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr_[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_ba_[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; sdram_ba_[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; sdram_ras_n_    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; sdram_cas_n_    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; sdram_clk_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_we_n_     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; sdram_dqm_[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; sdram_dqm_[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sd_sclk_        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sd_mosi_        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sd_ss_          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; vga_r[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; vga_r[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; vga_g[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; vga_g[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; vga_b[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; vga_b[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; vga_hs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; vga_vs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; speaker_l_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; speaker_r_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; uart_txd_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; sdram_data_[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; sdram_data_[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; sdram_data_[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_ps2ms_clk_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_ps2ms_dat_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_ps2kb_dat_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ncso_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.17e-008 V                  ; 2.68 V              ; -0.0187 V           ; 0.221 V                              ; 0.078 V                              ; 6.92e-010 s                 ; 7.37e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 5.17e-008 V                 ; 2.68 V             ; -0.0187 V          ; 0.221 V                             ; 0.078 V                             ; 6.92e-010 s                ; 7.37e-010 s                ; No                        ; Yes                       ;
; dclk_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; asdo_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.17e-008 V                  ; 2.68 V              ; -0.0187 V           ; 0.221 V                              ; 0.078 V                              ; 6.92e-010 s                 ; 7.37e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 5.17e-008 V                 ; 2.68 V             ; -0.0187 V          ; 0.221 V                             ; 0.078 V                             ; 6.92e-010 s                ; 7.37e-010 s                ; No                        ; Yes                       ;
; sdram_addr_[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; sdram_addr_[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; sdram_addr_[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; sdram_addr_[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; sdram_addr_[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; sdram_addr_[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; sdram_addr_[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; sdram_addr_[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; sdram_addr_[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_addr_[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_ba_[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; sdram_ba_[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; sdram_ras_n_    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; sdram_cas_n_    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; sdram_clk_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_we_n_     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; sdram_dqm_[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; sdram_dqm_[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sd_sclk_        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sd_mosi_        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sd_ss_          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; vga_r[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; vga_r[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; vga_g[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; vga_g[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; vga_b[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; vga_b[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; vga_hs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; vga_vs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; speaker_l_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; speaker_r_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; uart_txd_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; sdram_data_[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; sdram_data_[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; sdram_data_[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; sdram_data_[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_ps2ms_clk_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_ps2ms_dat_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_ps2kb_dat_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 122142       ; 0        ; 4        ; 1        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1483         ; 0        ; 1        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 60           ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 1563     ; 83       ; 503      ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 122142       ; 0        ; 4        ; 1        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1483         ; 0        ; 1        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 60           ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 1563     ; 83       ; 503      ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 52       ; 4        ; 7        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 52       ; 4        ; 7        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 24    ; 24   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 146   ; 146  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Dec 24 14:50:05 2015
Info: Command: quartus_sta u16 -c u16
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'u16.sdc'
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
Warning: Node: ps2:ps2|MSE_INT was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ps2:ps2|WD_timer_clk was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.519
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.519        -1.392 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.127        -0.684 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.283
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.283         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.412         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case recovery slack is 5.998
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.998         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    16.218         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case removal slack is 2.804
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.804         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     3.027         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 4.665
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.665         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.909         0.000 clk_50_ 
    Info:    19.574         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: ps2:ps2|MSE_INT was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ps2:ps2|WD_timer_clk was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 0.155
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.155         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     2.370         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.254
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.254         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.362         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case recovery slack is 6.231
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.231         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    16.381         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case removal slack is 2.504
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.504         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     2.684         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 4.640
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.640         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.894         0.000 clk_50_ 
    Info:    19.592         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: ps2:ps2|MSE_INT was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ps2:ps2|WD_timer_clk was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 3.409
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.409         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     8.589         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.092
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.092         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.157         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case recovery slack is 8.045
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.045         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    18.250         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case removal slack is 1.175
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.175         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     1.303         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 4.748
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.748         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.589         0.000 clk_50_ 
    Info:    19.746         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 362 megabytes
    Info: Processing ended: Thu Dec 24 14:50:25 2015
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:19


