{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
<<<<<<< HEAD
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 12:49:19 2020 " "Info: Processing started: Sun Jul 19 12:49:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CU_mp_pipline.bdf" "" { Schematic "F:/dev/CR_CPU/CU_mp_pipline.bdf" { { 224 1080 1096 392 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]\" and destination register \"sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] 1 REG LCFF_X39_Y23_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_nlh.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_comb_bita0~COMBOUT 2 COMB LCCOMB_X39_Y23_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X39_Y23_N0; Fanout = 1; COMB Node = 'sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_comb_bita0~COMBOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_comb_bita0~COMBOUT } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_nlh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] 3 REG LCFF_X39_Y23_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_comb_bita0~COMBOUT sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_nlh.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_comb_bita0~COMBOUT sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_comb_bita0~COMBOUT {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.012 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns clock 1 CLK PIN_G4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G4; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CU_mp_pipline.bdf" "" { Schematic "F:/dev/CR_CPU/CU_mp_pipline.bdf" { { 224 1080 1096 392 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.618 ns) 2.012 ns sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] 2 REG LCFF_X39_Y23_N1 3 " "Info: 2: + IC(0.574 ns) + CELL(0.618 ns) = 2.012 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { clock sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_nlh.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.438 ns ( 71.47 % ) " "Info: Total cell delay = 1.438 ns ( 71.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.574 ns ( 28.53 % ) " "Info: Total interconnect delay = 0.574 ns ( 28.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { clock sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { clock {} clock~combout {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.574ns } { 0.000ns 0.820ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.012 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns clock 1 CLK PIN_G4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G4; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CU_mp_pipline.bdf" "" { Schematic "F:/dev/CR_CPU/CU_mp_pipline.bdf" { { 224 1080 1096 392 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.618 ns) 2.012 ns sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] 2 REG LCFF_X39_Y23_N1 3 " "Info: 2: + IC(0.574 ns) + CELL(0.618 ns) = 2.012 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { clock sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_nlh.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.438 ns ( 71.47 % ) " "Info: Total cell delay = 1.438 ns ( 71.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.574 ns ( 28.53 % ) " "Info: Total interconnect delay = 0.574 ns ( 28.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { clock sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { clock {} clock~combout {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.574ns } { 0.000ns 0.820ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { clock sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { clock {} clock~combout {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.574ns } { 0.000ns 0.820ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { clock {} clock~combout {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.574ns } { 0.000ns 0.820ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_nlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_nlh.tdf" 48 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_nlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_nlh.tdf" 48 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_comb_bita0~COMBOUT sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_comb_bita0~COMBOUT {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { clock sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { clock {} clock~combout {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.574ns } { 0.000ns 0.820ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { clock {} clock~combout {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.574ns } { 0.000ns 0.820ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } {  } {  } "" } } { "db/cntr_nlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_nlh.tdf" 48 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ins_mem_en sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] 4.799 ns register " "Info: tco from clock \"clock\" to destination pin \"ins_mem_en\" through register \"sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]\" is 4.799 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.012 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns clock 1 CLK PIN_G4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G4; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CU_mp_pipline.bdf" "" { Schematic "F:/dev/CR_CPU/CU_mp_pipline.bdf" { { 224 1080 1096 392 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.618 ns) 2.012 ns sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] 2 REG LCFF_X39_Y23_N1 3 " "Info: 2: + IC(0.574 ns) + CELL(0.618 ns) = 2.012 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { clock sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_nlh.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.438 ns ( 71.47 % ) " "Info: Total cell delay = 1.438 ns ( 71.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.574 ns ( 28.53 % ) " "Info: Total interconnect delay = 0.574 ns ( 28.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { clock sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { clock {} clock~combout {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.574ns } { 0.000ns 0.820ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_nlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_nlh.tdf" 48 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.693 ns + Longest register pin " "Info: + Longest register to pin delay is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] 1 REG LCFF_X39_Y23_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9\|counter_1bit:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_nlh.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(2.124 ns) 2.693 ns ins_mem_en 2 PIN PIN_G5 0 " "Info: 2: + IC(0.569 ns) + CELL(2.124 ns) = 2.693 ns; Loc. = PIN_G5; Fanout = 0; PIN Node = 'ins_mem_en'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] ins_mem_en } "NODE_NAME" } } { "CU_mp_pipline.bdf" "" { Schematic "F:/dev/CR_CPU/CU_mp_pipline.bdf" { { 480 1400 1576 496 "ins_mem_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 78.87 % ) " "Info: Total cell delay = 2.124 ns ( 78.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.569 ns ( 21.13 % ) " "Info: Total interconnect delay = 0.569 ns ( 21.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] ins_mem_en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} ins_mem_en {} } { 0.000ns 0.569ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { clock sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { clock {} clock~combout {} sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.574ns } { 0.000ns 0.820ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] ins_mem_en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} ins_mem_en {} } { 0.000ns 0.569ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "opcode\[0\] reg_lui 9.751 ns Longest " "Info: Longest tpd from source pin \"opcode\[0\]\" to destination pin \"reg_lui\" is 9.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns opcode\[0\] 1 PIN PIN_W20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W20; Fanout = 8; PIN Node = 'opcode\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } } { "CU_mp_pipline.bdf" "" { Schematic "F:/dev/CR_CPU/CU_mp_pipline.bdf" { { 56 -16 152 72 "opcode\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.242 ns) + CELL(0.346 ns) 5.418 ns dec_gate:inst6\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\] 2 COMB LCCOMB_X15_Y1_N6 1 " "Info: 2: + IC(4.242 ns) + CELL(0.346 ns) = 5.418 ns; Loc. = LCCOMB_X15_Y1_N6; Fanout = 1; COMB Node = 'dec_gate:inst6\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { opcode[0] dec_gate:inst6|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "F:/dev/CR_CPU/db/decode_ltf.tdf" 43 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(1.982 ns) 9.751 ns reg_lui 3 PIN PIN_C16 0 " "Info: 3: + IC(2.351 ns) + CELL(1.982 ns) = 9.751 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'reg_lui'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.333 ns" { dec_gate:inst6|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] reg_lui } "NODE_NAME" } } { "CU_mp_pipline.bdf" "" { Schematic "F:/dev/CR_CPU/CU_mp_pipline.bdf" { { 624 1400 1576 640 "reg_lui" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.158 ns ( 32.39 % ) " "Info: Total cell delay = 3.158 ns ( 32.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.593 ns ( 67.61 % ) " "Info: Total interconnect delay = 6.593 ns ( 67.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.751 ns" { opcode[0] dec_gate:inst6|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] reg_lui } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.751 ns" { opcode[0] {} opcode[0]~combout {} dec_gate:inst6|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] {} reg_lui {} } { 0.000ns 0.000ns 4.242ns 2.351ns } { 0.000ns 0.830ns 0.346ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 12:49:20 2020 " "Info: Processing ended: Sun Jul 19 12:49:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
=======
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 23:11:19 2020 " "Info: Processing started: Fri Jul 17 23:11:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "MEM_WB.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/MEM_WB.bdf" { { 488 184 352 504 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\] read_data\[14\] clock 3.331 ns register " "Info: tsu for register \"D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]\" (data pin = \"read_data\[14\]\", clock pin = \"clock\") is 3.331 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.737 ns + Longest pin register " "Info: + Longest pin to register delay is 5.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns read_data\[14\] 1 PIN PIN_B10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_B10; Fanout = 1; PIN Node = 'read_data\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_data[14] } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/MEM_WB.bdf" { { 232 184 352 248 "read_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.656 ns) + CELL(0.309 ns) 5.737 ns D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\] 2 REG LCFF_X25_Y1_N17 1 " "Info: 2: + IC(4.656 ns) + CELL(0.309 ns) = 5.737 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 1; REG Node = 'D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.965 ns" { read_data[14] D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.081 ns ( 18.84 % ) " "Info: Total cell delay = 1.081 ns ( 18.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.656 ns ( 81.16 % ) " "Info: Total interconnect delay = 4.656 ns ( 81.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.737 ns" { read_data[14] D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.737 ns" { read_data[14] {} read_data[14]~combout {} D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 4.656ns } { 0.000ns 0.772ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.496 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/MEM_WB.bdf" { { 488 184 352 504 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/MEM_WB.bdf" { { 488 184 352 504 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\] 3 REG LCFF_X25_Y1_N17 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 1; REG Node = 'D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clock~clkctrl D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clock clock~clkctrl D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.737 ns" { read_data[14] D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.737 ns" { read_data[14] {} read_data[14]~combout {} D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 4.656ns } { 0.000ns 0.772ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clock clock~clkctrl D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock read_data_out\[13\] D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\] 6.912 ns register " "Info: tco from clock \"clock\" to destination pin \"read_data_out\[13\]\" through register \"D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]\" is 6.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.487 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/MEM_WB.bdf" { { 488 184 352 504 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/MEM_WB.bdf" { { 488 184 352 504 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\] 3 REG LCFF_X29_Y25_N1 1 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X29_Y25_N1; Fanout = 1; REG Node = 'D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.331 ns + Longest register pin " "Info: + Longest register to pin delay is 4.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\] 1 REG LCFF_X29_Y25_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y25_N1; Fanout = 1; REG Node = 'D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(1.972 ns) 4.331 ns read_data_out\[13\] 2 PIN PIN_Y8 0 " "Info: 2: + IC(2.359 ns) + CELL(1.972 ns) = 4.331 ns; Loc. = PIN_Y8; Fanout = 0; PIN Node = 'read_data_out\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[13] read_data_out[13] } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/MEM_WB.bdf" { { 248 664 860 264 "read_data_out\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 45.53 % ) " "Info: Total cell delay = 1.972 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.359 ns ( 54.47 % ) " "Info: Total interconnect delay = 2.359 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[13] read_data_out[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[13] {} read_data_out[13] {} } { 0.000ns 2.359ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[13] read_data_out[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[13] {} read_data_out[13] {} } { 0.000ns 2.359ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[28\] ALU_result\[28\] clock -1.788 ns register " "Info: th for register \"D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]\" (data pin = \"ALU_result\[28\]\", clock pin = \"clock\") is -1.788 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.495 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/MEM_WB.bdf" { { 488 184 352 504 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/MEM_WB.bdf" { { 488 184 352 504 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[28\] 3 REG LCFF_X39_Y22_N1 1 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X39_Y22_N1; Fanout = 1; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.432 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns ALU_result\[28\] 1 PIN PIN_J8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_J8; Fanout = 1; PIN Node = 'ALU_result\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_result[28] } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/MEM_WB.bdf" { { 128 176 352 144 "ALU_result\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.444 ns) + CELL(0.053 ns) 4.277 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]~feeder 2 COMB LCCOMB_X39_Y22_N0 1 " "Info: 2: + IC(3.444 ns) + CELL(0.053 ns) = 4.277 ns; Loc. = LCCOMB_X39_Y22_N0; Fanout = 1; COMB Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.497 ns" { ALU_result[28] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.432 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[28\] 3 REG LCFF_X39_Y22_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.432 ns; Loc. = LCFF_X39_Y22_N1; Fanout = 1; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]~feeder D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.988 ns ( 22.29 % ) " "Info: Total cell delay = 0.988 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.444 ns ( 77.71 % ) " "Info: Total interconnect delay = 3.444 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { ALU_result[28] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]~feeder D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.432 ns" { ALU_result[28] {} ALU_result[28]~combout {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]~feeder {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.000ns 3.444ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { ALU_result[28] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]~feeder D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.432 ns" { ALU_result[28] {} ALU_result[28]~combout {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]~feeder {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.000ns 3.444ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 23:11:21 2020 " "Info: Processing ended: Fri Jul 17 23:11:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
>>>>>>> cea1f349326de6c5a53c28d3450add5a8831be17
