INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sim_1/new/fsm_shift_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'SEGMENT_7_INPUT_BITS_N' redefined [D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sim_1/new/fsm_shift_tb.v:64]
INFO: [VRFC 10-311] analyzing module fsm_shift_tb
WARNING: [VRFC 10-3248] data object 'kb_in' is already declared [D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sim_1/new/fsm_shift_tb.v:82]
WARNING: [VRFC 10-3703] second declaration of 'kb_in' ignored [D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sim_1/new/fsm_shift_tb.v:82]
