#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jan 29 16:14:55 2025
# Process ID: 25412
# Current directory: /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/AES_ECB_encrypt/xsim_script.tcl}
# Log file: /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/xsim.log
# Journal file: /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/xsim.jou
# Running On        :CTF
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :AMD Ryzen 7 4700U with Radeon Graphics
# CPU Frequency     :1996.251 MHz
# CPU Physical cores:4
# CPU Logical cores :4
# Host memory       :4106 MB
# Swap memory       :4087 MB
# Total Virtual     :8193 MB
# Available Virtual :3902 MB
#-----------------------------------------------------------
source xsim.dir/AES_ECB_encrypt/xsim_script.tcl
# xsim {AES_ECB_encrypt} -view {{AES_ECB_encrypt_dataflow_ana.wcfg}} -tclbatch {AES_ECB_encrypt.tcl} -protoinst {AES_ECB_encrypt.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file AES_ECB_encrypt.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt//AESL_inst_AES_ECB_encrypt_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289/grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297/grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_fu_34_activity
Time resolution is 1 ps
open_wave_config AES_ECB_encrypt_dataflow_ana.wcfg
source AES_ECB_encrypt.tcl
## open_vcd
## log_vcd [get_object /*]
INFO: HDL object /apatb_AES_ECB_encrypt_top/start_timestamp is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /apatb_AES_ECB_encrypt_top/ready_timestamp is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /apatb_AES_ECB_encrypt_top/finish_timestamp is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1115000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1175 ns : File "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt.autotb.v" Line 292
## close_vcd
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan 29 16:15:01 2025...
