Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Mon Oct  8 16:15:46 2018
| Host              : DESKTOP-9BSENP7 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design            : system_top
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.17 11-09-2017
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO (HIGH)

 There are 32 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0               120378        0.011        0.000                      0               120143        0.551        0.000                       0                 58526  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
clk_pl_0                                                                                             {0.000 5.001}          10.001          99.990          
clk_pl_1                                                                                             {0.000 2.666}          5.333           187.512         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o                                              {0.000 50.000}         100.000         10.000          
port_clk_in1_p                                                                                       {0.000 5.000}          10.000          100.000         
rx_div_clk                                                                                           {0.000 2.000}          4.000           250.000         
rx_ref_clk                                                                                           {0.000 1.000}          2.000           500.000         
  qpll2ch_clk                                                                                        {0.000 0.050}          0.100           10000.000       
  qpll2ch_ref_clk                                                                                    {0.000 1.000}          2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   4.599        0.000                      0                14577        0.015        0.000                      0                14577        3.200        0.000                       0                  6135  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       16.846        0.000                      0                 1044        0.024        0.000                      0                 1044       24.468        0.000                       0                   488  
i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o                                                   45.235        0.000                      0                   14        0.076        0.000                      0                   14       40.000        0.000                       0                     9  
rx_div_clk                                                                                                 0.198        0.000                      0               101677        0.011        0.000                      0               101677        0.551        0.000                       0                 51894  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rx_div_clk    clk_pl_0            8.751        0.000                      0                  322                                                                        
clk_pl_0      rx_div_clk          3.204        0.000                      0                   41                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   5.458        0.000                      0                 1990        1.814        0.000                      0                 1990  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.230        0.000                      0                  100        0.107        0.000                      0                  100  
**async_default**                                                                                    i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o                                              i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o                                                   44.485        0.000                      0                    8        1.593        0.000                      0                    8  
**async_default**                                                                                    rx_div_clk                                                                                           rx_div_clk                                                                                                 0.610        0.000                      0                  733        0.114        0.000                      0                  733  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.430ns (8.421%)  route 4.676ns (91.579%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 11.328 - 10.001 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.181ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.160ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.409     1.572    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X41Y188        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y188        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.652 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/Q
                         net (fo=229, routed)         3.114     4.766    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_raddr_int_reg[4][0]
    SLICE_X83Y237        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.916 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[27]_i_7/O
                         net (fo=1, routed)           0.185     5.101    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_lane_rdata[2]__0[13]
    SLICE_X80Y237        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     5.152 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[27]_i_2/O
                         net (fo=1, routed)           1.329     6.481    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_lane_rdata[13]
    SLICE_X42Y169        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.630 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata[27]_i_1/O
                         net (fo=1, routed)           0.048     6.678    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi_n_21
    SLICE_X42Y169        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.197    11.328    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/s_axi_aclk
    SLICE_X42Y169        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[27]/C
                         clock pessimism              0.054    11.382    
                         clock uncertainty           -0.130    11.252    
    SLICE_X42Y169        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.277    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.363ns (7.250%)  route 4.644ns (92.750%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 11.328 - 10.001 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.181ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.160ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.409     1.572    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X41Y188        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y188        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.652 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/Q
                         net (fo=229, routed)         2.903     4.555    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_raddr_int_reg[4][0]
    SLICE_X81Y240        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.704 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[14]_i_6/O
                         net (fo=1, routed)           0.358     5.062    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_lane_rdata[3]__0[0]
    SLICE_X76Y239        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     5.160 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[14]_i_2/O
                         net (fo=1, routed)           1.332     6.492    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_lane_rdata[0]
    SLICE_X42Y169        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.528 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata[14]_i_1/O
                         net (fo=1, routed)           0.051     6.579    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi_n_34
    SLICE_X42Y169        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.197    11.328    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/s_axi_aclk
    SLICE_X42Y169        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[14]/C
                         clock pessimism              0.054    11.382    
                         clock uncertainty           -0.130    11.252    
    SLICE_X42Y169        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.277    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.420ns (8.554%)  route 4.490ns (91.446%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 11.333 - 10.001 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.181ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.160ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.409     1.572    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X41Y188        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y188        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.652 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/Q
                         net (fo=229, routed)         2.957     4.609    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_raddr_int_reg[4][0]
    SLICE_X80Y240        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.758 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[19]_i_7/O
                         net (fo=1, routed)           0.144     4.902    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_lane_rdata[3]__0[5]
    SLICE_X77Y240        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     4.941 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[19]_i_2/O
                         net (fo=1, routed)           1.331     6.272    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_lane_rdata[5]
    SLICE_X41Y172        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.424 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata[19]_i_1/O
                         net (fo=1, routed)           0.058     6.482    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi_n_29
    SLICE_X41Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.202    11.333    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/s_axi_aclk
    SLICE_X41Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[19]/C
                         clock pessimism              0.054    11.387    
                         clock uncertainty           -0.130    11.257    
    SLICE_X41Y172        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.282    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         11.282    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 0.314ns (6.411%)  route 4.584ns (93.589%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 11.329 - 10.001 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.181ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.160ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.409     1.572    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X41Y188        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y188        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.652 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/Q
                         net (fo=229, routed)         3.024     4.676    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_raddr_int_reg[4][0]
    SLICE_X83Y240        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.825 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[26]_i_6/O
                         net (fo=1, routed)           0.272     5.097    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_lane_rdata[3]__0[12]
    SLICE_X78Y240        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     5.132 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[26]_i_2/O
                         net (fo=1, routed)           1.240     6.372    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_lane_rdata[12]
    SLICE_X47Y174        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.422 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata[26]_i_1/O
                         net (fo=1, routed)           0.048     6.470    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi_n_22
    SLICE_X47Y174        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.198    11.329    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/s_axi_aclk
    SLICE_X47Y174        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[26]/C
                         clock pessimism              0.054    11.383    
                         clock uncertainty           -0.130    11.253    
    SLICE_X47Y174        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.278    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 0.382ns (7.804%)  route 4.513ns (92.196%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 11.327 - 10.001 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.181ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.160ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.409     1.572    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X41Y188        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y188        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.652 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/Q
                         net (fo=229, routed)         2.984     4.636    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_raddr_int_reg[4][0]
    SLICE_X80Y239        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     4.726 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[29]_i_6/O
                         net (fo=1, routed)           0.193     4.919    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_lane_rdata[3]__0[15]
    SLICE_X77Y239        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.007 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[29]_i_2/O
                         net (fo=1, routed)           1.287     6.294    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_lane_rdata[15]
    SLICE_X42Y172        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     6.418 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata[29]_i_1/O
                         net (fo=1, routed)           0.049     6.467    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi_n_19
    SLICE_X42Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.196    11.327    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/s_axi_aclk
    SLICE_X42Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[29]/C
                         clock pessimism              0.054    11.381    
                         clock uncertainty           -0.130    11.251    
    SLICE_X42Y172        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.276    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.466ns (9.664%)  route 4.356ns (90.336%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 11.329 - 10.001 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.181ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.160ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.409     1.572    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X41Y188        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y188        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.652 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/Q
                         net (fo=229, routed)         2.610     4.262    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_raddr_int_reg[4][0]
    SLICE_X77Y240        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     4.410 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[21]_i_4/O
                         net (fo=1, routed)           0.392     4.802    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_lane_rdata[1]__0[21]
    SLICE_X77Y240        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.890 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[21]_i_2/O
                         net (fo=1, routed)           1.303     6.193    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_lane_rdata[7]
    SLICE_X47Y174        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.343 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata[21]_i_1/O
                         net (fo=1, routed)           0.051     6.394    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi_n_27
    SLICE_X47Y174        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.198    11.329    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/s_axi_aclk
    SLICE_X47Y174        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[21]/C
                         clock pessimism              0.054    11.383    
                         clock uncertainty           -0.130    11.253    
    SLICE_X47Y174        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.278    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.366ns (7.738%)  route 4.364ns (92.262%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 11.334 - 10.001 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.181ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.160ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.409     1.572    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X41Y188        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y188        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.652 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/Q
                         net (fo=229, routed)         2.533     4.185    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_raddr_int_reg[4][0]
    SLICE_X83Y239        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.274 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[18]_i_6/O
                         net (fo=1, routed)           0.519     4.793    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_lane_rdata[3]__0[4]
    SLICE_X77Y238        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     4.891 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[18]_i_2/O
                         net (fo=1, routed)           1.240     6.131    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_lane_rdata[4]
    SLICE_X41Y172        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     6.230 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata[18]_i_1/O
                         net (fo=1, routed)           0.072     6.302    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi_n_30
    SLICE_X41Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.203    11.334    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/s_axi_aclk
    SLICE_X41Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[18]/C
                         clock pessimism              0.054    11.388    
                         clock uncertainty           -0.130    11.258    
    SLICE_X41Y172        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.283    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.422ns (8.950%)  route 4.293ns (91.050%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 11.332 - 10.001 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.181ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.160ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.409     1.572    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X41Y188        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y188        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.652 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/Q
                         net (fo=229, routed)         2.870     4.522    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_raddr_int_reg[4][0]
    SLICE_X78Y238        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     4.618 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[20]_i_5/O
                         net (fo=1, routed)           0.058     4.676    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_lane_rdata[1]__0[20]
    SLICE_X78Y238        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.824 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[20]_i_2/O
                         net (fo=1, routed)           1.299     6.123    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_lane_rdata[6]
    SLICE_X46Y169        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     6.221 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata[20]_i_1/O
                         net (fo=1, routed)           0.066     6.287    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi_n_28
    SLICE_X46Y169        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.201    11.332    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/s_axi_aclk
    SLICE_X46Y169        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[20]/C
                         clock pessimism              0.054    11.386    
                         clock uncertainty           -0.130    11.256    
    SLICE_X46Y169        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.281    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.413ns (8.782%)  route 4.290ns (91.218%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 11.334 - 10.001 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.181ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.160ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.409     1.572    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X41Y188        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y188        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.652 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]/Q
                         net (fo=229, routed)         2.323     3.975    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_raddr_int_reg[4][0]
    SLICE_X80Y237        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     4.121 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[31]_i_9/O
                         net (fo=1, routed)           0.287     4.408    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_lane_rdata[0]__0[17]
    SLICE_X80Y237        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.557 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[31]_i_3/O
                         net (fo=1, routed)           1.627     6.184    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_lane_rdata[17]
    SLICE_X41Y172        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     6.222 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata[31]_i_1/O
                         net (fo=1, routed)           0.053     6.275    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi_n_17
    SLICE_X41Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.203    11.334    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/s_axi_aclk
    SLICE_X41Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[31]/C
                         clock pessimism              0.054    11.388    
                         clock uncertainty           -0.130    11.258    
    SLICE_X41Y172        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.283    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.414ns (8.998%)  route 4.187ns (91.002%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 11.326 - 10.001 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.498ns (routing 0.181ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.160ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.498     1.661    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X63Y193        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y193        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.740 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[0]_rep/Q
                         net (fo=112, routed)         2.071     3.811    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/ADDRA[0]
    SLICE_X83Y240        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     3.846 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/up_rdata[0]_i_13/O
                         net (fo=1, routed)           0.245     4.091    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_status_latency_reg[0]
    SLICE_X83Y235        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.240 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[0]_i_6/O
                         net (fo=1, routed)           0.437     4.677    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[0]_i_6_n_0
    SLICE_X79Y232        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.728 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/i_cdc_ilas_ready/up_rdata[0]_i_3/O
                         net (fo=1, routed)           1.375     6.103    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_raddr_int_reg[10]_0[0]
    SLICE_X46Y168        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.203 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata[0]_i_1/O
                         net (fo=1, routed)           0.059     6.262    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi_n_48
    SLICE_X46Y168        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.195    11.326    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/s_axi_aclk
    SLICE_X46Y168        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[0]/C
                         clock pessimism              0.054    11.380    
                         clock uncertainty           -0.130    11.250    
    SLICE_X46Y168        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.275    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.275    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  5.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_wdata_int_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/DRPDI[11]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.058ns (19.205%)  route 0.244ns (80.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.509ns (routing 0.160ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.181ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.509     1.639    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_clk
    SLICE_X96Y300        FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_wdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y300        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.697 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_wdata_int_reg[11]/Q
                         net (fo=1, routed)           0.244     1.941    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_wdata_int[11]
    GTHE4_CHANNEL_X1Y9   GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/DRPDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.659     1.822    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_clk
    GTHE4_CHANNEL_X1Y9   GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/DRPCLK
                         clock pessimism             -0.201     1.621    
    GTHE4_CHANNEL_X1Y9   GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_DRPCLK_DRPDI[11])
                                                      0.305     1.926    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.196ns (routing 0.160ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.181ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.196     1.326    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/s_axis_aclk
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.384 r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=24, routed)          0.115     1.499    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/ADDRH1
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.398     1.561    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/WCLK
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMA/CLK
                         clock pessimism             -0.168     1.393    
    SLICE_X40Y98         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.481    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.196ns (routing 0.160ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.181ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.196     1.326    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/s_axis_aclk
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.384 r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=24, routed)          0.115     1.499    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/ADDRH1
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.398     1.561    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/WCLK
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMA_D1/CLK
                         clock pessimism             -0.168     1.393    
    SLICE_X40Y98         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.481    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.196ns (routing 0.160ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.181ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.196     1.326    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/s_axis_aclk
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.384 r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=24, routed)          0.115     1.499    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/ADDRH1
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.398     1.561    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/WCLK
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMB/CLK
                         clock pessimism             -0.168     1.393    
    SLICE_X40Y98         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.481    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.196ns (routing 0.160ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.181ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.196     1.326    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/s_axis_aclk
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.384 r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=24, routed)          0.115     1.499    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/ADDRH1
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.398     1.561    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/WCLK
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMB_D1/CLK
                         clock pessimism             -0.168     1.393    
    SLICE_X40Y98         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.481    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.196ns (routing 0.160ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.181ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.196     1.326    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/s_axis_aclk
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.384 r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=24, routed)          0.115     1.499    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/ADDRH1
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.398     1.561    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/WCLK
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMC/CLK
                         clock pessimism             -0.168     1.393    
    SLICE_X40Y98         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.481    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.196ns (routing 0.160ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.181ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.196     1.326    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/s_axis_aclk
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.384 r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=24, routed)          0.115     1.499    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/ADDRH1
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.398     1.561    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/WCLK
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMC_D1/CLK
                         clock pessimism             -0.168     1.393    
    SLICE_X40Y98         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.481    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.196ns (routing 0.160ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.181ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.196     1.326    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/s_axis_aclk
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.384 r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=24, routed)          0.115     1.499    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/ADDRH1
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.398     1.561    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/WCLK
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMD/CLK
                         clock pessimism             -0.168     1.393    
    SLICE_X40Y98         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.481    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMD_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.196ns (routing 0.160ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.181ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.196     1.326    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/s_axis_aclk
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.384 r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=24, routed)          0.115     1.499    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/ADDRH1
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMD_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.398     1.561    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/WCLK
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMD_D1/CLK
                         clock pessimism             -0.168     1.393    
    SLICE_X40Y98         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.481    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAME/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.196ns (routing 0.160ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.181ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.196     1.326    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/s_axis_aclk
    SLICE_X40Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.384 r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=24, routed)          0.115     1.499    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/ADDRH1
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAME/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.398     1.561    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/WCLK
    SLICE_X40Y98         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAME/CLK
                         clock pessimism             -0.168     1.393    
    SLICE_X40Y98         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.481    i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_3/RAME
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.001      6.001      GTHE4_CHANNEL_X1Y8   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.001      6.001      GTHE4_CHANNEL_X1Y11  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.001      6.001      GTHE4_CHANNEL_X1Y10  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.001      6.001      GTHE4_CHANNEL_X1Y9   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_COMMON/DRPCLK   n/a            4.000         10.001      6.001      GTHE4_COMMON_X1Y2    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/i_gthe4_common/DRPCLK
Min Period        n/a     PS8/MAXIGP2ACLK       n/a            3.003         10.001      6.998      PS8_X0Y0             i_system_wrapper/system_i/sys_ps8/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP3RCLK       n/a            3.003         10.001      6.998      PS8_X0Y0             i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK       n/a            3.003         10.001      6.998      PS8_X0Y0             i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK       n/a            3.003         10.001      6.998      PS8_X0Y0             i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK       n/a            3.003         10.001      6.998      PS8_X0Y0             i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4WCLK
Low Pulse Width   Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X1Y2    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/i_gthe4_common/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y11  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y11  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y10  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y9   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y8   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y9   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y8   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y10  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.001       3.201      GTHE4_COMMON_X1Y2    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/i_gthe4_common/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X1Y8   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X1Y11  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X1Y10  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X1Y9   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X1Y2    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/i_gthe4_common/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y8   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y11  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y10  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.001       3.201      GTHE4_CHANNEL_X1Y9   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.001       3.201      GTHE4_COMMON_X1Y2    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/i_gthe4_common/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       16.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.330ns (18.023%)  route 1.501ns (81.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -6.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.825ns (routing 0.001ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.825     6.088    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.169 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          0.445     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X82Y101        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     6.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=34, routed)          0.288     6.939    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X81Y100        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     7.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.165     7.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X82Y100        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     7.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=1, routed)           0.603     7.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 16.846    

Slack (MET) :             18.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.821ns  (logic 5.412ns (69.198%)  route 2.409ns (30.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 51.899 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.161    31.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X76Y99         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    31.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604    31.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X74Y78         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    32.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.118    32.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y77         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052    32.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.526    32.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756    51.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    51.899    
                         clock uncertainty           -0.235    51.664    
    SLICE_X72Y103        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    51.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         51.590    
                         arrival time                         -32.821    
  -------------------------------------------------------------------
                         slack                                 18.769    

Slack (MET) :             18.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.821ns  (logic 5.412ns (69.198%)  route 2.409ns (30.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 51.899 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.161    31.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X76Y99         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    31.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604    31.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X74Y78         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    32.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.118    32.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y77         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052    32.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.526    32.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756    51.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    51.899    
                         clock uncertainty           -0.235    51.664    
    SLICE_X72Y103        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    51.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         51.590    
                         arrival time                         -32.821    
  -------------------------------------------------------------------
                         slack                                 18.769    

Slack (MET) :             18.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.821ns  (logic 5.412ns (69.198%)  route 2.409ns (30.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 51.899 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.161    31.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X76Y99         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    31.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604    31.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X74Y78         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    32.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.118    32.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y77         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052    32.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.526    32.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756    51.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    51.899    
                         clock uncertainty           -0.235    51.664    
    SLICE_X72Y103        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    51.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         51.590    
                         arrival time                         -32.821    
  -------------------------------------------------------------------
                         slack                                 18.769    

Slack (MET) :             18.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.821ns  (logic 5.412ns (69.198%)  route 2.409ns (30.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 51.899 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.161    31.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X76Y99         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    31.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604    31.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X74Y78         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    32.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.118    32.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y77         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052    32.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.526    32.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756    51.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    51.899    
                         clock uncertainty           -0.235    51.664    
    SLICE_X72Y103        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    51.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         51.590    
                         arrival time                         -32.821    
  -------------------------------------------------------------------
                         slack                                 18.769    

Slack (MET) :             18.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.821ns  (logic 5.412ns (69.198%)  route 2.409ns (30.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 51.899 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.161    31.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X76Y99         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    31.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604    31.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X74Y78         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    32.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.118    32.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y77         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052    32.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.526    32.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756    51.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    51.899    
                         clock uncertainty           -0.235    51.664    
    SLICE_X72Y103        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    51.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         51.590    
                         arrival time                         -32.821    
  -------------------------------------------------------------------
                         slack                                 18.769    

Slack (MET) :             18.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.821ns  (logic 5.412ns (69.198%)  route 2.409ns (30.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 51.899 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.161    31.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X76Y99         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    31.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604    31.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X74Y78         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    32.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.118    32.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y77         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052    32.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.526    32.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756    51.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    51.899    
                         clock uncertainty           -0.235    51.664    
    SLICE_X72Y103        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    51.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         51.590    
                         arrival time                         -32.821    
  -------------------------------------------------------------------
                         slack                                 18.769    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.504ns  (logic 5.350ns (71.295%)  route 2.154ns (28.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 51.896 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.753ns (routing 0.001ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.161    31.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X76Y99         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    31.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604    31.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X74Y78         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    32.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.389    32.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X74Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.753    51.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X74Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.000    51.896    
                         clock uncertainty           -0.235    51.661    
    SLICE_X74Y76         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    51.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         51.587    
                         arrival time                         -32.504    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.504ns  (logic 5.350ns (71.295%)  route 2.154ns (28.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 51.896 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.753ns (routing 0.001ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.161    31.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X76Y99         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    31.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604    31.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X74Y78         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    32.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.389    32.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X74Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.753    51.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X74Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.000    51.896    
                         clock uncertainty           -0.235    51.661    
    SLICE_X74Y76         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074    51.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         51.587    
                         arrival time                         -32.504    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.462ns  (logic 5.350ns (71.697%)  route 2.112ns (28.303%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 51.906 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.763ns (routing 0.001ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.161    31.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X76Y99         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    31.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604    31.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X74Y78         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    32.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.347    32.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X74Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763    51.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X74Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.000    51.906    
                         clock uncertainty           -0.235    51.671    
    SLICE_X74Y77         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    51.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         51.597    
                         arrival time                         -32.462    
  -------------------------------------------------------------------
                         slack                                 19.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.082ns (49.102%)  route 0.085ns (50.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.073ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    4.138ns
  Clock Net Delay (Source):      0.709ns (routing 0.001ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.001ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.709     1.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.063     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]
    SLICE_X78Y100        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.022     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X78Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.810     6.073    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -4.138     1.935    
    SLICE_X78Y100        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.081ns (45.506%)  route 0.097ns (54.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.064ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    4.138ns
  Clock Net Delay (Source):      0.695ns (routing 0.001ns, distribution 0.694ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.001ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.695     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/Q
                         net (fo=3, routed)           0.067     1.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]
    SLICE_X82Y93         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     1.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[25]_i_1/O
                         net (fo=1, routed)           0.030     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[25]_i_1_n_0
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.801     6.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/C
                         clock pessimism             -4.138     1.926    
    SLICE_X82Y93         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.126ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    4.199ns
  Clock Net Delay (Source):      0.750ns (routing 0.001ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.001ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.750     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X75Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.068     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X75Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.863     6.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X75Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -4.199     1.927    
    SLICE_X75Y79         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    4.200ns
  Clock Net Delay (Source):      0.757ns (routing 0.001ns, distribution 0.756ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.001ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.757     1.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X72Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y76         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.070     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/in0[0]
    SLICE_X72Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.871     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/m_bscan_tck[0]
    SLICE_X72Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.200     1.934    
    SLICE_X72Y75         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.828%)  route 0.048ns (55.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.536ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    4.067ns
  Clock Net Delay (Source):      0.486ns (routing 0.000ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.554ns (routing 0.001ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.486     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X75Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y79         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.048     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X75Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.554     5.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X75Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                         clock pessimism             -4.067     1.469    
    SLICE_X75Y79         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.062ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      0.694ns (routing 0.001ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.001ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.694     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/Q
                         net (fo=2, routed)           0.071     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[23]
    SLICE_X81Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.799     6.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                         clock pessimism             -4.192     1.870    
    SLICE_X81Y91         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.057ns (39.860%)  route 0.086ns (60.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.145ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    4.198ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.001ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/Q
                         net (fo=9, routed)           0.086     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg_n_0_[9]
    SLICE_X74Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.882     6.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism             -4.198     1.947    
    SLICE_X74Y77         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    4.055ns
  Clock Net Delay (Source):      0.509ns (routing 0.000ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.579ns (routing 0.001ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.509     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLICE_X62Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.064     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_4
    SLICE_X62Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.579     5.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X62Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -4.055     1.506    
    SLICE_X62Y73         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.835%)  route 0.063ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    4.055ns
  Clock Net Delay (Source):      0.509ns (routing 0.000ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.579ns (routing 0.001ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.509     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLICE_X62Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.063     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_14
    SLICE_X62Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.579     5.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X62Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -4.055     1.506    
    SLICE_X62Y73         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    4.055ns
  Clock Net Delay (Source):      0.509ns (routing 0.000ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.579ns (routing 0.001ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.509     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLICE_X62Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.064     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_11
    SLICE_X62Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.579     5.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X62Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism             -4.055     1.506    
    SLICE_X62Y73         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  To Clock:  i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o

Setup :            0  Failing Endpoints,  Worst Slack       45.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.235ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_rd_wr_n_reg/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        4.830ns  (logic 4.501ns (93.188%)  route 0.329ns (6.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.275ns = ( 100.275 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.275ns (routing 0.003ns, distribution 0.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0MO)
                                                      4.436    54.436 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0MO
                         net (fo=2, routed)           0.314    54.750    i_spi/spi0_mosi
    SLICE_X36Y176        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065    54.815 r  i_spi/spi_rd_wr_n_i_1__0/O
                         net (fo=1, routed)           0.015    54.830    i_spi/spi_rd_wr_n_i_1__0_n_0
    SLICE_X36Y176        FDCE                                         r  i_spi/spi_rd_wr_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.275   100.275    i_spi/spi0_sclk
    SLICE_X36Y176        FDCE                                         r  i_spi/spi_rd_wr_n_reg/C
                         clock pessimism              0.000   100.275    
                         clock uncertainty           -0.235   100.040    
    SLICE_X36Y176        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025   100.065    i_spi/spi_rd_wr_n_reg
  -------------------------------------------------------------------
                         required time                        100.065    
                         arrival time                         -54.830    
  -------------------------------------------------------------------
                         slack                                 45.235    

Slack (MET) :             48.599ns  (required time - arrival time)
  Source:                 i_spi/spi_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_enable_reg/D
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.362ns (33.674%)  route 0.713ns (66.326%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.266ns = ( 50.266 - 50.000 ) 
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.410ns (routing 0.005ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.266ns (routing 0.003ns, distribution 0.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.410     0.410    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.489 f  i_spi/spi_count_reg[5]/Q
                         net (fo=4, routed)           0.473     0.962    i_spi/spi_count_reg__0[5]
    SLICE_X37Y172        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.087 r  i_spi/spi_enable/O
                         net (fo=1, routed)           0.225     1.312    i_spi/spi_enable_n_0
    SLICE_X36Y172        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     1.470 r  i_spi/spi_enable_i_1__0/O
                         net (fo=1, routed)           0.015     1.485    i_spi/spi_enable_i_1__0_n_0
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.266    50.266    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_enable_reg/C  (IS_INVERTED)
                         clock pessimism              0.028    50.294    
                         clock uncertainty           -0.235    50.059    
    SLICE_X36Y172        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.084    i_spi/spi_enable_reg
  -------------------------------------------------------------------
                         required time                         50.084    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                 48.599    

Slack (MET) :             98.684ns  (required time - arrival time)
  Source:                 i_spi/spi_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.180ns (16.304%)  route 0.924ns (83.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 100.264 - 100.000 ) 
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.410ns (routing 0.005ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.264ns (routing 0.003ns, distribution 0.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.410     0.410    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.489 f  i_spi/spi_count_reg[5]/Q
                         net (fo=4, routed)           0.605     1.094    i_spi/spi_count_reg__0[5]
    SLICE_X37Y171        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     1.195 r  i_spi/spi_count0/O
                         net (fo=6, routed)           0.319     1.514    i_spi/spi_count0_n_0
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.264   100.264    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[4]/C
                         clock pessimism              0.028   100.292    
                         clock uncertainty           -0.035   100.257    
    SLICE_X36Y172        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059   100.198    i_spi/spi_count_reg[4]
  -------------------------------------------------------------------
                         required time                        100.198    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                 98.684    

Slack (MET) :             98.684ns  (required time - arrival time)
  Source:                 i_spi/spi_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.180ns (16.319%)  route 0.923ns (83.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 100.264 - 100.000 ) 
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.410ns (routing 0.005ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.264ns (routing 0.003ns, distribution 0.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.410     0.410    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.489 f  i_spi/spi_count_reg[5]/Q
                         net (fo=4, routed)           0.605     1.094    i_spi/spi_count_reg__0[5]
    SLICE_X37Y171        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     1.195 r  i_spi/spi_count0/O
                         net (fo=6, routed)           0.318     1.513    i_spi/spi_count0_n_0
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.264   100.264    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[3]/C
                         clock pessimism              0.028   100.292    
                         clock uncertainty           -0.035   100.257    
    SLICE_X36Y172        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060   100.197    i_spi/spi_count_reg[3]
  -------------------------------------------------------------------
                         required time                        100.197    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                 98.684    

Slack (MET) :             98.825ns  (required time - arrival time)
  Source:                 i_spi/spi_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.180ns (16.775%)  route 0.893ns (83.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 100.265 - 100.000 ) 
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.410ns (routing 0.005ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.265ns (routing 0.003ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.410     0.410    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.489 f  i_spi/spi_count_reg[5]/Q
                         net (fo=4, routed)           0.605     1.094    i_spi/spi_count_reg__0[5]
    SLICE_X37Y171        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     1.195 r  i_spi/spi_count0/O
                         net (fo=6, routed)           0.288     1.483    i_spi/spi_count0_n_0
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.265   100.265    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[0]/C
                         clock pessimism              0.137   100.402    
                         clock uncertainty           -0.035   100.367    
    SLICE_X36Y171        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059   100.308    i_spi/spi_count_reg[0]
  -------------------------------------------------------------------
                         required time                        100.308    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                 98.825    

Slack (MET) :             98.825ns  (required time - arrival time)
  Source:                 i_spi/spi_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.180ns (16.775%)  route 0.893ns (83.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 100.265 - 100.000 ) 
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.410ns (routing 0.005ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.265ns (routing 0.003ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.410     0.410    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.489 f  i_spi/spi_count_reg[5]/Q
                         net (fo=4, routed)           0.605     1.094    i_spi/spi_count_reg__0[5]
    SLICE_X37Y171        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     1.195 r  i_spi/spi_count0/O
                         net (fo=6, routed)           0.288     1.483    i_spi/spi_count0_n_0
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.265   100.265    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[2]/C
                         clock pessimism              0.137   100.402    
                         clock uncertainty           -0.035   100.367    
    SLICE_X36Y171        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059   100.308    i_spi/spi_count_reg[2]
  -------------------------------------------------------------------
                         required time                        100.308    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                 98.825    

Slack (MET) :             98.825ns  (required time - arrival time)
  Source:                 i_spi/spi_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.180ns (16.791%)  route 0.892ns (83.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 100.265 - 100.000 ) 
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.410ns (routing 0.005ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.265ns (routing 0.003ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.410     0.410    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.489 f  i_spi/spi_count_reg[5]/Q
                         net (fo=4, routed)           0.605     1.094    i_spi/spi_count_reg__0[5]
    SLICE_X37Y171        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     1.195 r  i_spi/spi_count0/O
                         net (fo=6, routed)           0.287     1.482    i_spi/spi_count0_n_0
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.265   100.265    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[1]/C
                         clock pessimism              0.137   100.402    
                         clock uncertainty           -0.035   100.367    
    SLICE_X36Y171        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060   100.307    i_spi/spi_count_reg[1]
  -------------------------------------------------------------------
                         required time                        100.307    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                 98.825    

Slack (MET) :             98.825ns  (required time - arrival time)
  Source:                 i_spi/spi_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.180ns (16.791%)  route 0.892ns (83.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 100.265 - 100.000 ) 
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.410ns (routing 0.005ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.265ns (routing 0.003ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.410     0.410    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.489 f  i_spi/spi_count_reg[5]/Q
                         net (fo=4, routed)           0.605     1.094    i_spi/spi_count_reg__0[5]
    SLICE_X37Y171        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     1.195 r  i_spi/spi_count0/O
                         net (fo=6, routed)           0.287     1.482    i_spi/spi_count0_n_0
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.265   100.265    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/C
                         clock pessimism              0.137   100.402    
                         clock uncertainty           -0.035   100.367    
    SLICE_X36Y171        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060   100.307    i_spi/spi_count_reg[5]
  -------------------------------------------------------------------
                         required time                        100.307    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                 98.825    

Slack (MET) :             99.114ns  (required time - arrival time)
  Source:                 i_spi/spi_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.130ns (17.150%)  route 0.628ns (82.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 100.264 - 100.000 ) 
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.410ns (routing 0.005ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.264ns (routing 0.003ns, distribution 0.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.410     0.410    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.490 r  i_spi/spi_count_reg[0]/Q
                         net (fo=9, routed)           0.579     1.069    i_spi/spi_count_reg__0[0]
    SLICE_X36Y172        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.119 r  i_spi/spi_count[3]_i_1__0/O
                         net (fo=1, routed)           0.049     1.168    i_spi/p_0_in__0[3]
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.264   100.264    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[3]/C
                         clock pessimism              0.028   100.292    
                         clock uncertainty           -0.035   100.257    
    SLICE_X36Y172        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025   100.282    i_spi/spi_count_reg[3]
  -------------------------------------------------------------------
                         required time                        100.282    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                 99.114    

Slack (MET) :             99.132ns  (required time - arrival time)
  Source:                 i_spi/spi_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.730%)  route 0.594ns (80.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 100.264 - 100.000 ) 
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.410ns (routing 0.005ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.264ns (routing 0.003ns, distribution 0.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.410     0.410    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.490 r  i_spi/spi_count_reg[0]/Q
                         net (fo=9, routed)           0.579     1.069    i_spi/spi_count_reg__0[0]
    SLICE_X36Y172        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     1.135 r  i_spi/spi_count[4]_i_1__0/O
                         net (fo=1, routed)           0.015     1.150    i_spi/p_0_in__0[4]
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.264   100.264    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[4]/C
                         clock pessimism              0.028   100.292    
                         clock uncertainty           -0.035   100.257    
    SLICE_X36Y172        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025   100.282    i_spi/spi_count_reg[4]
  -------------------------------------------------------------------
                         required time                        100.282    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                 99.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_spi/spi_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.112ns (42.424%)  route 0.152ns (57.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.419ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.265ns (routing 0.003ns, distribution 0.262ns)
  Clock Net Delay (Destination): 0.419ns (routing 0.005ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.265     0.265    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     0.324 r  i_spi/spi_count_reg[1]/Q
                         net (fo=8, routed)           0.143     0.467    i_spi/spi_count_reg__0[1]
    SLICE_X36Y172        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.053     0.520 r  i_spi/spi_count[4]_i_1__0/O
                         net (fo=1, routed)           0.009     0.529    i_spi/p_0_in__0[4]
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.419     0.419    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[4]/C
                         clock pessimism             -0.028     0.391    
    SLICE_X36Y172        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     0.453    i_spi/spi_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_spi/spi_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.116ns (41.281%)  route 0.165ns (58.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.419ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.265ns (routing 0.003ns, distribution 0.262ns)
  Clock Net Delay (Destination): 0.419ns (routing 0.005ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.265     0.265    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     0.324 r  i_spi/spi_count_reg[1]/Q
                         net (fo=8, routed)           0.143     0.467    i_spi/spi_count_reg__0[1]
    SLICE_X36Y172        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     0.524 r  i_spi/spi_count[3]_i_1__0/O
                         net (fo=1, routed)           0.022     0.546    i_spi/p_0_in__0[3]
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.419     0.419    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[3]/C
                         clock pessimism             -0.028     0.391    
    SLICE_X36Y172        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     0.451    i_spi/spi_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 i_spi/spi_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.072ns (42.857%)  route 0.096ns (57.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.191ns (routing 0.003ns, distribution 0.188ns)
  Clock Net Delay (Destination): 0.243ns (routing 0.004ns, distribution 0.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.191     0.191    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.230 r  i_spi/spi_count_reg[1]/Q
                         net (fo=8, routed)           0.090     0.320    i_spi/spi_count_reg__0[1]
    SLICE_X36Y171        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.353 r  i_spi/spi_count[2]_i_1__0/O
                         net (fo=1, routed)           0.006     0.359    i_spi/spi_count[2]_i_1__0_n_0
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.243     0.243    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[2]/C
                         clock pessimism             -0.046     0.197    
    SLICE_X36Y171        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.244    i_spi/spi_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 i_spi/spi_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.078ns (44.318%)  route 0.098ns (55.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.191ns (routing 0.003ns, distribution 0.188ns)
  Clock Net Delay (Destination): 0.243ns (routing 0.004ns, distribution 0.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.191     0.191    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.231 f  i_spi/spi_count_reg[0]/Q
                         net (fo=9, routed)           0.092     0.323    i_spi/spi_count_reg__0[0]
    SLICE_X36Y171        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     0.361 r  i_spi/spi_count[0]_i_1__0/O
                         net (fo=1, routed)           0.006     0.367    i_spi/p_0_in__0[0]
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.243     0.243    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[0]/C
                         clock pessimism             -0.046     0.197    
    SLICE_X36Y171        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.244    i_spi/spi_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_spi/spi_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.074ns (41.111%)  route 0.106ns (58.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.191ns (routing 0.003ns, distribution 0.188ns)
  Clock Net Delay (Destination): 0.243ns (routing 0.004ns, distribution 0.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.191     0.191    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.230 r  i_spi/spi_count_reg[1]/Q
                         net (fo=8, routed)           0.090     0.320    i_spi/spi_count_reg__0[1]
    SLICE_X36Y171        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.355 r  i_spi/spi_count[1]_i_1__0/O
                         net (fo=1, routed)           0.016     0.371    i_spi/p_0_in__0[1]
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.243     0.243    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[1]/C
                         clock pessimism             -0.046     0.197    
    SLICE_X36Y171        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.243    i_spi/spi_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_spi/spi_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.095ns (30.645%)  route 0.215ns (69.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.410ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.264ns (routing 0.003ns, distribution 0.261ns)
  Clock Net Delay (Destination): 0.410ns (routing 0.005ns, distribution 0.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.264     0.264    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y172        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     0.323 r  i_spi/spi_count_reg[3]/Q
                         net (fo=6, routed)           0.193     0.516    i_spi/spi_count_reg__0[3]
    SLICE_X36Y171        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     0.552 r  i_spi/spi_count[5]_i_1__0/O
                         net (fo=1, routed)           0.022     0.574    i_spi/p_0_in__0[5]
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.410     0.410    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/C
                         clock pessimism             -0.028     0.382    
    SLICE_X36Y171        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     0.442    i_spi/spi_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 i_spi/spi_rd_wr_n_reg/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_rd_wr_n_reg/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.097ns (41.277%)  route 0.138ns (58.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.249ns
    Source Clock Delay      (SCD):    0.196ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Net Delay (Source):      0.196ns (routing 0.003ns, distribution 0.193ns)
  Clock Net Delay (Destination): 0.249ns (routing 0.004ns, distribution 0.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.196     0.196    i_spi/spi0_sclk
    SLICE_X36Y176        FDCE                                         r  i_spi/spi_rd_wr_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y176        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.235 r  i_spi/spi_rd_wr_n_reg/Q
                         net (fo=2, routed)           0.132     0.367    i_spi/spi_rd_wr_n__0
    SLICE_X36Y176        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.058     0.425 r  i_spi/spi_rd_wr_n_i_1__0/O
                         net (fo=1, routed)           0.006     0.431    i_spi/spi_rd_wr_n_i_1__0_n_0
    SLICE_X36Y176        FDCE                                         r  i_spi/spi_rd_wr_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.249     0.249    i_spi/spi0_sclk
    SLICE_X36Y176        FDCE                                         r  i_spi/spi_rd_wr_n_reg/C
                         clock pessimism             -0.047     0.202    
    SLICE_X36Y176        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.249    i_spi/spi_rd_wr_n_reg
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 i_spi/spi_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_enable_reg/D
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        0.259ns  (logic 0.071ns (27.413%)  route 0.188ns (72.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.244ns = ( 50.244 - 50.000 ) 
    Source Clock Delay      (SCD):    0.192ns = ( 50.192 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.192ns (routing 0.003ns, distribution 0.189ns)
  Clock Net Delay (Destination): 0.244ns (routing 0.004ns, distribution 0.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.192    50.192    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y172        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039    50.231 r  i_spi/spi_enable_reg/Q
                         net (fo=2, routed)           0.182    50.413    i_spi/spi_enable_reg_0
    SLICE_X36Y172        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.032    50.445 r  i_spi/spi_enable_i_1__0/O
                         net (fo=1, routed)           0.006    50.451    i_spi/spi_enable_i_1__0_n_0
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.244    50.244    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_enable_reg/C  (IS_INVERTED)
                         clock pessimism             -0.046    50.198    
    SLICE_X36Y172        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047    50.245    i_spi/spi_enable_reg
  -------------------------------------------------------------------
                         required time                        -50.245    
                         arrival time                          50.451    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 i_spi/spi_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.064ns (23.188%)  route 0.212ns (76.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    0.189ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      0.189ns (routing 0.003ns, distribution 0.186ns)
  Clock Net Delay (Destination): 0.243ns (routing 0.004ns, distribution 0.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.189     0.189    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y172        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.230 f  i_spi/spi_count_reg[4]/Q
                         net (fo=5, routed)           0.091     0.321    i_spi/spi_count_reg__0[4]
    SLICE_X37Y171        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     0.344 r  i_spi/spi_count0/O
                         net (fo=6, routed)           0.121     0.465    i_spi/spi_count0_n_0
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.243     0.243    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[0]/C
                         clock pessimism             -0.016     0.227    
    SLICE_X36Y171        FDCE (Hold_CFF2_SLICEL_C_CE)
                                                     -0.007     0.220    i_spi/spi_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 i_spi/spi_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.064ns (23.188%)  route 0.212ns (76.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    0.189ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      0.189ns (routing 0.003ns, distribution 0.186ns)
  Clock Net Delay (Destination): 0.243ns (routing 0.004ns, distribution 0.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.189     0.189    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y172        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.230 f  i_spi/spi_count_reg[4]/Q
                         net (fo=5, routed)           0.091     0.321    i_spi/spi_count_reg__0[4]
    SLICE_X37Y171        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     0.344 r  i_spi/spi_count0/O
                         net (fo=6, routed)           0.121     0.465    i_spi/spi_count0_n_0
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.243     0.243    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[2]/C
                         clock pessimism             -0.016     0.227    
    SLICE_X36Y171        FDCE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.007     0.220    i_spi/spi_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/EMIOSPI0SCLKO  n/a            20.000        100.000     80.000     PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
Min Period        n/a     FDCE/C             n/a            0.550         100.000     99.450     SLICE_X36Y171  i_spi/spi_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.550         100.000     99.450     SLICE_X36Y171  i_spi/spi_count_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.550         100.000     99.450     SLICE_X36Y171  i_spi/spi_count_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.550         100.000     99.450     SLICE_X36Y172  i_spi/spi_count_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.550         100.000     99.450     SLICE_X36Y172  i_spi/spi_count_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.550         100.000     99.450     SLICE_X36Y171  i_spi/spi_count_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.550         100.000     99.450     SLICE_X36Y172  i_spi/spi_enable_reg/C
Min Period        n/a     FDCE/C             n/a            0.550         100.000     99.450     SLICE_X36Y176  i_spi/spi_rd_wr_n_reg/C
Low Pulse Width   Slow    PS8/EMIOSPI0SCLKO  n/a            10.000        50.000      40.000     PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
Low Pulse Width   Fast    PS8/EMIOSPI0SCLKO  n/a            10.000        50.000      40.000     PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
Low Pulse Width   Slow    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y171  i_spi/spi_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y171  i_spi/spi_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y171  i_spi/spi_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y172  i_spi/spi_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y172  i_spi/spi_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y171  i_spi/spi_count_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y172  i_spi/spi_enable_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y172  i_spi/spi_enable_reg/C
High Pulse Width  Slow    PS8/EMIOSPI0SCLKO  n/a            10.000        50.000      40.000     PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
High Pulse Width  Fast    PS8/EMIOSPI0SCLKO  n/a            10.000        50.000      40.000     PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
High Pulse Width  Slow    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y171  i_spi/spi_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y171  i_spi/spi_count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y171  i_spi/spi_count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y171  i_spi/spi_count_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y171  i_spi/spi_count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y171  i_spi/spi_count_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y172  i_spi/spi_count_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         50.000      49.725     SLICE_X36Y172  i_spi/spi_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  rx_div_clk
  To Clock:  rx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.202ns (5.666%)  route 3.363ns (94.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 6.580 - 4.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.703ns (routing 1.254ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.368ns (routing 1.139ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.703     2.945    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X56Y184        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y184        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.025 f  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep/Q
                         net (fo=114, routed)         3.314     6.339    i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep_n_0
    SLICE_X39Y114        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.461 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1[46]_i_1/O
                         net (fo=1, routed)           0.049     6.510    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1[46]_i_1_n_0
    SLICE_X39Y114        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.368     6.580    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X39Y114        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1_reg[46]/C
                         clock pessimism              0.149     6.729    
                         clock uncertainty           -0.046     6.683    
    SLICE_X39Y114        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.708    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1_reg[46]
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/start_LD_0/inst/start1_reg/C
                            (falling edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[1]_rep__10/D
                            (rising edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_div_clk rise@4.000ns - rx_div_clk fall@2.000ns)
  Data Path Delay:        1.481ns  (logic 0.242ns (16.340%)  route 1.239ns (83.660%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 6.670 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns = ( 4.937 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.695ns (routing 1.254ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.458ns (routing 1.139ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk fall edge)
                                                      2.000     2.000 f  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     2.000 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     2.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     2.242 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.695     4.937    i_system_wrapper/system_i/start_LD_0/inst/clk
    SLICE_X59Y185        FDCE                                         r  i_system_wrapper/system_i/start_LD_0/inst/start1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.016 f  i_system_wrapper/system_i/start_LD_0/inst/start1_reg/Q
                         net (fo=38, routed)          0.260     5.276    i_system_wrapper/system_i/format_9234_timestamp_0/inst/trig
    SLICE_X56Y184        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     5.329 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter[0]_i_10/O
                         net (fo=1, routed)           0.013     5.342    i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter[0]_i_10_n_0
    SLICE_X56Y184        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.110     5.452 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_i_1/O[1]
                         net (fo=21, routed)          0.966     6.418    i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_i_1_n_14
    SLICE_X74Y187        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[1]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.458     6.670    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X74Y187        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[1]_rep__10/C
                         clock pessimism              0.228     6.898    
                         clock uncertainty           -0.246     6.652    
    SLICE_X74Y187        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.677    i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          6.677    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[120][40]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.079ns (2.277%)  route 3.390ns (97.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 6.664 - 4.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.820ns (routing 1.254ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.452ns (routing 1.139ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.820     3.062    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/rx_clk
    SLICE_X80Y178        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y178        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.141 r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/Q
                         net (fo=252, routed)         3.390     6.531    i_system_wrapper/system_i/format_9234_timestamp_0/inst/in_1[40]
    SLICE_X62Y118        FDRE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[120][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.452     6.664    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X62Y118        FDRE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[120][40]/C
                         clock pessimism              0.167     6.831    
                         clock uncertainty           -0.046     6.785    
    SLICE_X62Y118        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.810    i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[120][40]
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[61][40]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.079ns (2.279%)  route 3.387ns (97.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 6.663 - 4.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.820ns (routing 1.254ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.139ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.820     3.062    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/rx_clk
    SLICE_X80Y178        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y178        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.141 r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/Q
                         net (fo=252, routed)         3.387     6.528    i_system_wrapper/system_i/format_9234_timestamp_0/inst/in_1[40]
    SLICE_X62Y118        FDRE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[61][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.451     6.663    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X62Y118        FDRE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[61][40]/C
                         clock pessimism              0.167     6.830    
                         clock uncertainty           -0.046     6.784    
    SLICE_X62Y118        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.809    i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[61][40]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.202ns (5.821%)  route 3.268ns (94.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 6.586 - 4.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.703ns (routing 1.254ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.374ns (routing 1.139ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.703     2.945    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X56Y184        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y184        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.025 f  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep/Q
                         net (fo=114, routed)         3.196     6.221    i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep_n_0
    SLICE_X43Y114        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.343 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1[48]_i_1/O
                         net (fo=1, routed)           0.072     6.415    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1[48]_i_1_n_0
    SLICE_X43Y114        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.374     6.586    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X43Y114        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1_reg[48]/C
                         clock pessimism              0.149     6.735    
                         clock uncertainty           -0.046     6.689    
    SLICE_X43Y114        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.714    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_1_reg[48]
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[50][40]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.079ns (2.299%)  route 3.358ns (97.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 6.664 - 4.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.820ns (routing 1.254ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.452ns (routing 1.139ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.820     3.062    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/rx_clk
    SLICE_X80Y178        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y178        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.141 r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/Q
                         net (fo=252, routed)         3.358     6.499    i_system_wrapper/system_i/format_9234_timestamp_0/inst/in_1[40]
    SLICE_X62Y118        FDRE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[50][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.452     6.664    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X62Y118        FDRE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[50][40]/C
                         clock pessimism              0.167     6.831    
                         clock uncertainty           -0.046     6.785    
    SLICE_X62Y118        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.810    i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[50][40]
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/start_LD_0/inst/start1_reg/C
                            (falling edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[31]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_div_clk rise@4.000ns - rx_div_clk fall@2.000ns)
  Data Path Delay:        1.282ns  (logic 0.499ns (38.924%)  route 0.783ns (61.076%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 6.560 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns = ( 4.937 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.695ns (routing 1.254ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.348ns (routing 1.139ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk fall edge)
                                                      2.000     2.000 f  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     2.000 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     2.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     2.242 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.695     4.937    i_system_wrapper/system_i/start_LD_0/inst/clk
    SLICE_X59Y185        FDCE                                         r  i_system_wrapper/system_i/start_LD_0/inst/start1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.016 f  i_system_wrapper/system_i/start_LD_0/inst/start1_reg/Q
                         net (fo=38, routed)          0.307     5.323    i_system_wrapper/system_i/format_9234_timestamp_0/inst/trig
    SLICE_X56Y186        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     5.423 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter[16]_i_8/O
                         net (fo=1, routed)           0.016     5.439    i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter[16]_i_8_n_0
    SLICE_X56Y186        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.629 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.655    i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[16]_i_1_n_0
    SLICE_X56Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.785 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[24]_i_1/O[7]
                         net (fo=4, routed)           0.434     6.219    i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[24]_i_1_n_8
    SLICE_X55Y190        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[31]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.348     6.560    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X55Y190        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[31]_rep__0/C
                         clock pessimism              0.224     6.784    
                         clock uncertainty           -0.246     6.537    
    SLICE_X55Y190        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.562    i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[31]_rep__0
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.791ns (23.081%)  route 2.636ns (76.919%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 6.603 - 4.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.708ns (routing 1.254ns, distribution 1.454ns)
  Clock Net Delay (Destination): 2.391ns (routing 1.139ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.708     2.950    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X58Y176        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y176        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.026 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep__2/Q
                         net (fo=121, routed)         0.528     3.554    i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep__2_n_0
    SLICE_X52Y185        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     3.653 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[31]_i_167/O
                         net (fo=992, routed)         0.946     4.599    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[31]_i_167_n_0
    SLICE_X39Y231        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     4.745 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[25]_i_149/O
                         net (fo=1, routed)           0.010     4.755    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[25]_i_149_n_0
    SLICE_X39Y231        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     4.812 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]_i_66/O
                         net (fo=1, routed)           0.000     4.812    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]_i_66_n_0
    SLICE_X39Y231        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     4.838 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]_i_25/O
                         net (fo=1, routed)           0.458     5.296    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]_i_25_n_0
    SLICE_X44Y224        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     5.445 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[25]_i_10/O
                         net (fo=1, routed)           0.017     5.462    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[25]_i_10_n_0
    SLICE_X44Y224        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     5.522 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]_i_5/O
                         net (fo=1, routed)           0.000     5.522    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]_i_5_n_0
    SLICE_X44Y224        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.550 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]_i_2/O
                         net (fo=1, routed)           0.618     6.168    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]_i_2_n_0
    SLICE_X56Y204        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     6.318 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[25]_i_1/O
                         net (fo=1, routed)           0.059     6.377    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[25]_i_1_n_0
    SLICE_X56Y204        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.391     6.603    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X56Y204        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]/C
                         clock pessimism              0.149     6.752    
                         clock uncertainty           -0.046     6.706    
    SLICE_X56Y204        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.731    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[25]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[144][40]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.079ns (2.328%)  route 3.314ns (97.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 6.663 - 4.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.820ns (routing 1.254ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.139ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.820     3.062    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/rx_clk
    SLICE_X80Y178        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y178        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.141 r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/data_int_reg[8]/Q
                         net (fo=252, routed)         3.314     6.455    i_system_wrapper/system_i/format_9234_timestamp_0/inst/in_1[40]
    SLICE_X62Y117        FDRE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[144][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.451     6.663    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X62Y117        FDRE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[144][40]/C
                         clock pessimism              0.167     6.830    
                         clock uncertainty           -0.046     6.784    
    SLICE_X62Y117        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.809    i_system_wrapper/system_i/format_9234_timestamp_0/inst/data_1_reg[144][40]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.613ns (18.109%)  route 2.772ns (81.891%))
  Logic Levels:           8  (LUT3=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 6.574 - 4.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.708ns (routing 1.254ns, distribution 1.454ns)
  Clock Net Delay (Destination): 2.362ns (routing 1.139ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.708     2.950    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X58Y176        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y176        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.026 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep__2/Q
                         net (fo=121, routed)         0.675     3.701    i_system_wrapper/system_i/format_9234_timestamp_0/inst/m_counter_reg[0]_rep__2_n_0
    SLICE_X44Y185        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.826 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[63]_i_113/O
                         net (fo=992, routed)         1.107     4.933    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[63]_i_113_n_0
    SLICE_X23Y219        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     4.968 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[53]_i_87/O
                         net (fo=1, routed)           0.010     4.978    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[53]_i_87_n_0
    SLICE_X23Y219        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     5.035 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]_i_40/O
                         net (fo=1, routed)           0.000     5.035    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]_i_40_n_0
    SLICE_X23Y219        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     5.061 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]_i_16/O
                         net (fo=1, routed)           0.572     5.633    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]_i_16_n_0
    SLICE_X33Y211        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     5.721 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[53]_i_6/O
                         net (fo=1, routed)           0.010     5.731    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[53]_i_6_n_0
    SLICE_X33Y211        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     5.788 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]_i_3/O
                         net (fo=1, routed)           0.000     5.788    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]_i_3_n_0
    SLICE_X33Y211        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     5.814 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]_i_2/O
                         net (fo=1, routed)           0.348     6.162    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]_i_2_n_0
    SLICE_X33Y200        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     6.285 r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[53]_i_1/O
                         net (fo=1, routed)           0.050     6.335    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0[53]_i_1_n_0
    SLICE_X33Y200        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.362     6.574    i_system_wrapper/system_i/format_9234_timestamp_0/inst/clk
    SLICE_X33Y200        FDCE                                         r  i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]/C
                         clock pessimism              0.149     6.723    
                         clock uncertainty           -0.046     6.677    
    SLICE_X33Y200        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.702    i_system_wrapper/system_i/format_9234_timestamp_0/inst/out_0_reg[53]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.058ns (49.153%)  route 0.060ns (50.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Net Delay (Source):      2.462ns (routing 1.139ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.254ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.462     2.674    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/up_pll_rst_cnt_reg[3]
    SLICE_X71Y120        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.732 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/Q
                         net (fo=5, routed)           0.060     2.792    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[34]
    SLICE_X71Y120        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.771     3.013    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/up_pll_rst_cnt_reg[3]
    SLICE_X71Y120        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]/C
                         clock pessimism             -0.292     2.721    
    SLICE_X71Y120        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.781    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.061ns (33.333%)  route 0.122ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      2.443ns (routing 1.139ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.760ns (routing 1.254ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.443     2.655    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/s_dclk_o
    SLICE_X66Y86         FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.716 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.122     2.838    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/s_do_o[10]
    SLICE_X68Y86         FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.760     3.002    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/s_dclk_o
    SLICE_X68Y86         FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism             -0.236     2.766    
    SLICE_X68Y86         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.826    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.059ns (24.895%)  route 0.178ns (75.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      2.445ns (routing 1.139ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.743ns (routing 1.254ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.445     2.657    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/up_pll_rst_cnt_reg[3]
    SLICE_X63Y119        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.716 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[57]/Q
                         net (fo=5, routed)           0.178     2.894    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[114]
    SLICE_X63Y120        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.743     2.985    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/up_pll_rst_cnt_reg[3]
    SLICE_X63Y120        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[57]/C
                         clock pessimism             -0.167     2.818    
    SLICE_X63Y120        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.880    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.060ns (25.641%)  route 0.174ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      2.469ns (routing 1.139ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.766ns (routing 1.254ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.469     2.681    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/up_pll_rst_cnt_reg[3]
    SLICE_X71Y117        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.741 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[54]/Q
                         net (fo=5, routed)           0.174     2.915    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[108]
    SLICE_X71Y122        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.766     3.008    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/up_pll_rst_cnt_reg[3]
    SLICE_X71Y122        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[54]/C
                         clock pessimism             -0.167     2.841    
    SLICE_X71Y122        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.901    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.092ns (52.273%)  route 0.084ns (47.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      2.432ns (routing 1.139ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.254ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.432     2.644    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X62Y91         FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.702 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state_reg[0]/Q
                         net (fo=23, routed)          0.074     2.776    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state[0]
    SLICE_X64Y91         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     2.810 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_i_1__32/O
                         net (fo=1, routed)           0.010     2.820    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_i_1__32_n_0
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.738     2.980    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X64Y91         FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_reg/C
                         clock pessimism             -0.236     2.744    
    SLICE_X64Y91         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.806    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_reg
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      2.462ns (routing 1.139ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.254ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.462     2.674    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/up_pll_rst_cnt_reg[3]
    SLICE_X71Y121        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y121        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.733 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[51]/Q
                         net (fo=5, routed)           0.075     2.808    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[102]
    SLICE_X71Y122        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.771     3.013    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/up_pll_rst_cnt_reg[3]
    SLICE_X71Y122        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[51]/C
                         clock pessimism             -0.282     2.731    
    SLICE_X71Y122        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.793    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_data_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.083ns (37.220%)  route 0.140ns (62.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      2.380ns (routing 1.139ns, distribution 1.241ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.254ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.380     2.592    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X53Y74         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.652 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[117]/Q
                         net (fo=1, routed)           0.110     2.762    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[127]_0[117]
    SLICE_X56Y74         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     2.785 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[1].i_dsf/adc_data[117]_i_1/O
                         net (fo=1, routed)           0.030     2.815    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[1].i_dsf_n_12
    SLICE_X56Y74         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_data_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.731     2.973    i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_clk
    SLICE_X56Y74         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_data_reg[117]/C
                         clock pessimism             -0.233     2.740    
    SLICE_X56Y74         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.800    i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_data_reg[117]
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.549%)  route 0.166ns (73.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      2.364ns (routing 1.139ns, distribution 1.225ns)
  Clock Net Delay (Destination): 2.716ns (routing 1.254ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.364     2.576    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/up_pll_rst_cnt_reg[3]
    SLICE_X55Y106        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.636 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[47]/Q
                         net (fo=5, routed)           0.166     2.802    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[94]
    SLICE_X58Y106        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.716     2.958    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/up_pll_rst_cnt_reg[3]
    SLICE_X58Y106        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[47]/C
                         clock pessimism             -0.233     2.725    
    SLICE_X58Y106        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.787    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.081ns (49.390%)  route 0.083ns (50.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      2.460ns (routing 1.139ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.254ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.460     2.672    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/s_dclk_o
    SLICE_X69Y73         FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.731 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.061     2.792    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg_n_0_[15]
    SLICE_X71Y73         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.814 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow[14]_i_1__50/O
                         net (fo=1, routed)           0.022     2.836    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow[14]_i_1__50_n_0
    SLICE_X71Y73         FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.755     2.997    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/s_dclk_o
    SLICE_X71Y73         FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.236     2.761    
    SLICE_X71Y73         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.821    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_mux_data_reg[679]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Net Delay (Source):      2.428ns (routing 1.139ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.254ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.428     2.640    i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_clk
    SLICE_X57Y64         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_mux_data_reg[679]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.699 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_mux_data_reg[679]/Q
                         net (fo=1, routed)           0.069     2.768    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[1].i_dsf/adc_mux_data_reg[767][39]
    SLICE_X57Y63         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.731     2.973    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[1].i_dsf/adc_clk
    SLICE_X57Y63         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[39]/C
                         clock pessimism             -0.284     2.689    
    SLICE_X57Y63         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.751    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_div_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C                   n/a                      3.195         4.000       0.805      BITSLICE_RX_TX_X0Y127  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X1Y11    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X1Y11    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X1Y10    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X1Y10    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X1Y9     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X1Y9     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                      1.569         4.000       2.431      RAMB18_X10Y94          i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C                   n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y127  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y127  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y11    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y11    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y11    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y11    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y10    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y10    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y127  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_r_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y127  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_r_reg/C
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y9     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y9     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y11    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y11    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.034       0.551      GTHE4_CHANNEL_X1Y10    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.034       0.551      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X1Y11    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X1Y9     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.012       0.591      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.012       0.591      GTHE4_CHANNEL_X1Y10    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.009       0.594      GTHE4_CHANNEL_X1Y11    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.009       0.594      GTHE4_CHANNEL_X1Y9     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.034       0.703      GTHE4_CHANNEL_X1Y10    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.034       0.703      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rx_div_clk
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        1.275ns  (logic 0.295ns (23.137%)  route 0.980ns (76.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y235                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMG_D1/CLK
    SLICE_X85Y235        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMG_D1/O
                         net (fo=1, routed)           0.980     1.275    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata0__1[13]
    SLICE_X80Y235        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
    SLICE_X80Y235        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.026    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -1.275    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        1.073ns  (logic 0.281ns (26.188%)  route 0.792ns (73.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y242                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMG/CLK
    SLICE_X77Y242        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     0.281 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMG/O
                         net (fo=1, routed)           0.792     1.073    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0__0[12]
    SLICE_X79Y231        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
    SLICE_X79Y231        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.026    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             9.106ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        0.920ns  (logic 0.302ns (32.826%)  route 0.618ns (67.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y235                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAME_D1/CLK
    SLICE_X85Y235        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAME_D1/O
                         net (fo=1, routed)           0.618     0.920    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata0__1[9]
    SLICE_X82Y230        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
    SLICE_X82Y230        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    10.026    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  9.106    

Slack (MET) :             9.141ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/frame_align_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/up_status_latency_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        0.885ns  (logic 0.080ns (9.040%)  route 0.805ns (90.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y250                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/frame_align_reg[0]/C
    SLICE_X80Y250        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/frame_align_reg[0]/Q
                         net (fo=37, routed)          0.805     0.885    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/core_status_lane_latency[0]
    SLICE_X80Y240        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/up_status_latency_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
    SLICE_X80Y240        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    10.026    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/up_status_latency_reg[0]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  9.141    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        0.853ns  (logic 0.305ns (35.756%)  route 0.548ns (64.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y242                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMA_D1/CLK
    SLICE_X77Y242        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     0.305 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.548     0.853    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0__0[1]
    SLICE_X79Y231        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
    SLICE_X79Y231        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.026    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.174ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        0.852ns  (logic 0.307ns (36.033%)  route 0.545ns (63.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y243                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/RAMC_D1/CLK
    SLICE_X77Y243        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.545     0.852    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0__0[19]
    SLICE_X78Y242        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
    SLICE_X78Y242        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    10.026    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  9.174    

Slack (MET) :             9.181ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        0.845ns  (logic 0.287ns (33.964%)  route 0.558ns (66.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y242                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMD/CLK
    SLICE_X77Y242        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287     0.287 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMD/O
                         net (fo=1, routed)           0.558     0.845    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0__0[6]
    SLICE_X78Y229        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
    SLICE_X78Y229        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    10.026    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  9.181    

Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        0.840ns  (logic 0.302ns (35.952%)  route 0.538ns (64.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y236                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAME_D1/CLK
    SLICE_X74Y236        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAME_D1/O
                         net (fo=1, routed)           0.538     0.840    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata0[9]
    SLICE_X80Y234        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
    SLICE_X80Y234        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.026    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  9.186    

Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        0.838ns  (logic 0.304ns (36.277%)  route 0.534ns (63.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y235                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMF_D1/CLK
    SLICE_X85Y235        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.304     0.304 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMF_D1/O
                         net (fo=1, routed)           0.534     0.838    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata0__1[11]
    SLICE_X81Y231        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
    SLICE_X81Y231        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.026    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  9.188    

Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        0.838ns  (logic 0.289ns (34.487%)  route 0.549ns (65.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y236                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMA/CLK
    SLICE_X85Y236        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     0.289 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           0.549     0.838    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata0__1[28]
    SLICE_X80Y236        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
    SLICE_X80Y236        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    10.026    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  9.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  rx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.204ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_disable_scrambler_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_disable_scrambler_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.821ns  (logic 0.080ns (9.744%)  route 0.741ns (90.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y166                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_disable_scrambler_reg/C
    SLICE_X42Y166        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_disable_scrambler_reg/Q
                         net (fo=2, routed)           0.741     0.821    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_disable_scrambler
    SLICE_X48Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_disable_scrambler_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y172        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_disable_scrambler_reg
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.821    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.783ns  (logic 0.078ns (9.962%)  route 0.705ns (90.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[2]/C
    SLICE_X46Y173        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[2]/Q
                         net (fo=2, routed)           0.705     0.783    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[2]_0[1]
    SLICE_X57Y185        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y185        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.763ns  (logic 0.079ns (10.354%)  route 0.684ns (89.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[1]/C
    SLICE_X46Y169        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[1]/Q
                         net (fo=2, routed)           0.684     0.763    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[2]_0[0]
    SLICE_X55Y184        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X55Y184        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.703ns  (logic 0.079ns (11.238%)  route 0.624ns (88.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[2]/C
    SLICE_X46Y173        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[2]/Q
                         net (fo=2, routed)           0.624     0.703    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/D[2]
    SLICE_X44Y173        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X44Y173        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_octets_per_frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_octets_per_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.637ns  (logic 0.081ns (12.716%)  route 0.556ns (87.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y177                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_octets_per_frame_reg[1]/C
    SLICE_X42Y177        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_octets_per_frame_reg[1]/Q
                         net (fo=2, routed)           0.556     0.637    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_octets_per_frame_reg[7]_0[1]
    SLICE_X48Y176        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_octets_per_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y176        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_octets_per_frame_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_links_disable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_links_disable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.595ns  (logic 0.079ns (13.277%)  route 0.516ns (86.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_links_disable_reg[0]/C
    SLICE_X44Y161        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_links_disable_reg[0]/Q
                         net (fo=3, routed)           0.516     0.595    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_links_disable
    SLICE_X46Y175        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_links_disable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X46Y175        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_links_disable_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_sysref_oneshot_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.577ns  (logic 0.079ns (13.692%)  route 0.498ns (86.308%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y170                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_sysref_oneshot_reg/C
    SLICE_X44Y170        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_sysref_oneshot_reg/Q
                         net (fo=2, routed)           0.498     0.577    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/D[17]
    SLICE_X46Y168        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X46Y168        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/up_cfg_buffer_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.571ns  (logic 0.080ns (14.011%)  route 0.491ns (85.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y170                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/up_cfg_buffer_delay_reg[5]/C
    SLICE_X45Y170        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/up_cfg_buffer_delay_reg[5]/Q
                         net (fo=2, routed)           0.491     0.571    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/D[13]
    SLICE_X45Y171        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X45Y171        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_octets_per_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_octets_per_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.536ns  (logic 0.079ns (14.739%)  route 0.457ns (85.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y172                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_octets_per_frame_reg[0]/C
    SLICE_X45Y172        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_octets_per_frame_reg[0]/Q
                         net (fo=2, routed)           0.457     0.536    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_octets_per_frame_reg[7]_0[0]
    SLICE_X49Y183        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_octets_per_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X49Y183        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_octets_per_frame_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.510ns  (logic 0.079ns (15.490%)  route 0.431ns (84.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[0]/C
    SLICE_X46Y173        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[0]/Q
                         net (fo=2, routed)           0.431     0.510    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg_n_0_[0]
    SLICE_X48Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y172        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  3.515    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.814ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ies_start_addr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.107ns (2.658%)  route 3.918ns (97.342%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 11.334 - 10.001 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.181ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.160ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.546     1.709    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.188     3.976    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.004 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        1.730     5.734    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/s_axi_aresetn
    SLICE_X41Y173        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ies_start_addr_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.203    11.334    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/s_axi_aclk
    SLICE_X41Y173        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ies_start_addr_reg[14]/C
                         clock pessimism              0.054    11.388    
                         clock uncertainty           -0.130    11.258    
    SLICE_X41Y173        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.192    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ies_start_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ies_start_addr_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.107ns (2.658%)  route 3.918ns (97.342%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 11.334 - 10.001 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.181ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.160ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.546     1.709    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.188     3.976    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.004 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        1.730     5.734    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/s_axi_aresetn
    SLICE_X41Y173        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ies_start_addr_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.203    11.334    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/s_axi_aclk
    SLICE_X41Y173        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ies_start_addr_reg[15]/C
                         clock pessimism              0.054    11.388    
                         clock uncertainty           -0.130    11.258    
    SLICE_X41Y173        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.192    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ies_start_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_rdata_d_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.107ns (2.658%)  route 3.918ns (97.342%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 11.334 - 10.001 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.181ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.160ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.546     1.709    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.188     3.976    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.004 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        1.730     5.734    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/s_axi_aresetn
    SLICE_X41Y173        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_rdata_d_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.203    11.334    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/s_axi_aclk
    SLICE_X41Y173        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_rdata_d_reg[14]/C
                         clock pessimism              0.054    11.388    
                         clock uncertainty           -0.130    11.258    
    SLICE_X41Y173        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.192    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_rdata_d_reg[14]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.107ns (2.680%)  route 3.886ns (97.320%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 11.303 - 10.001 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.181ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.160ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.546     1.709    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.188     3.976    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.004 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        1.698     5.702    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/p_0_in
    SLICE_X36Y177        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.172    11.303    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/s_axi_aclk
    SLICE_X36Y177        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[17]/C
                         clock pessimism              0.054    11.357    
                         clock uncertainty           -0.130    11.227    
    SLICE_X36Y177        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.161    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[17]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.107ns (2.680%)  route 3.886ns (97.320%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 11.303 - 10.001 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.181ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.160ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.546     1.709    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.188     3.976    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.004 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        1.698     5.702    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/p_0_in
    SLICE_X36Y177        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.172    11.303    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/s_axi_aclk
    SLICE_X36Y177        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[20]/C
                         clock pessimism              0.054    11.357    
                         clock uncertainty           -0.130    11.227    
    SLICE_X36Y177        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.161    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[20]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[25]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.107ns (2.680%)  route 3.886ns (97.320%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 11.303 - 10.001 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.181ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.160ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.546     1.709    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.188     3.976    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.004 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        1.698     5.702    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/p_0_in
    SLICE_X36Y177        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.172    11.303    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/s_axi_aclk
    SLICE_X36Y177        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[25]/C
                         clock pessimism              0.054    11.357    
                         clock uncertainty           -0.130    11.227    
    SLICE_X36Y177        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    11.161    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[25]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[27]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.107ns (2.680%)  route 3.886ns (97.320%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 11.303 - 10.001 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.181ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.160ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.546     1.709    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.188     3.976    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.004 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        1.698     5.702    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/p_0_in
    SLICE_X36Y177        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.172    11.303    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/s_axi_aclk
    SLICE_X36Y177        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[27]/C
                         clock pessimism              0.054    11.357    
                         clock uncertainty           -0.130    11.227    
    SLICE_X36Y177        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.161    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[27]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.107ns (2.680%)  route 3.885ns (97.320%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 11.303 - 10.001 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.181ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.160ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.546     1.709    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.188     3.976    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.004 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        1.697     5.701    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/p_0_in
    SLICE_X36Y175        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.172    11.303    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/s_axi_aclk
    SLICE_X36Y175        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[0]/C
                         clock pessimism              0.054    11.357    
                         clock uncertainty           -0.130    11.227    
    SLICE_X36Y175        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.161    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.107ns (2.680%)  route 3.885ns (97.320%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 11.303 - 10.001 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.181ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.160ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.546     1.709    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.188     3.976    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.004 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        1.697     5.701    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/p_0_in
    SLICE_X36Y175        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.172    11.303    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/s_axi_aclk
    SLICE_X36Y175        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[11]/C
                         clock pessimism              0.054    11.357    
                         clock uncertainty           -0.130    11.227    
    SLICE_X36Y175        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.161    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.107ns (2.680%)  route 3.885ns (97.320%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 11.303 - 10.001 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.181ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.160ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.546     1.709    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          2.188     3.976    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.004 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        1.697     5.701    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/p_0_in
    SLICE_X36Y174        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.172    11.303    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/s_axi_aclk
    SLICE_X36Y174        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[12]/C
                         clock pessimism              0.054    11.357    
                         clock uncertainty           -0.130    11.227    
    SLICE_X36Y174        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.161    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_daddr_reg[12]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  5.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_10/up_ready_int_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.056ns (2.838%)  route 1.917ns (97.162%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.845ns (routing 0.100ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.114ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        0.845     0.938    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.977 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.151     2.128    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.145 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        0.766     2.911    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_10/p_0_in
    SLICE_X89Y280        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_10/up_ready_int_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.044     1.160    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_10/s_axi_aclk
    SLICE_X89Y280        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_10/up_ready_int_reg/C
                         clock pessimism             -0.043     1.117    
    SLICE_X89Y280        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.097    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_10/up_ready_int_reg
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_rdata_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.056ns (2.838%)  route 1.917ns (97.162%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.845ns (routing 0.100ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.114ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        0.845     0.938    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.977 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.151     2.128    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.145 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        0.766     2.911    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/p_0_in
    SLICE_X89Y280        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_rdata_int_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.044     1.160    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/s_axi_aclk
    SLICE_X89Y280        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_rdata_int_reg[2]/C
                         clock pessimism             -0.043     1.117    
    SLICE_X89Y280        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.097    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_rdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_ready_m_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.056ns (2.841%)  route 1.915ns (97.159%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.845ns (routing 0.100ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.114ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        0.845     0.938    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.977 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.151     2.128    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.145 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        0.764     2.909    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/p_0_in
    SLICE_X89Y277        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_ready_m_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.042     1.158    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/s_axi_aclk
    SLICE_X89Y277        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_ready_m_reg/C
                         clock pessimism             -0.043     1.115    
    SLICE_X89Y277        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.095    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_ready_m_reg
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_ready_mi_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.056ns (2.841%)  route 1.915ns (97.159%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.845ns (routing 0.100ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.114ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        0.845     0.938    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.977 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.151     2.128    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.145 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        0.764     2.909    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/p_0_in
    SLICE_X89Y277        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_ready_mi_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.042     1.158    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/s_axi_aclk
    SLICE_X89Y277        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_ready_mi_reg/C
                         clock pessimism             -0.043     1.115    
    SLICE_X89Y277        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.095    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_11/up_ready_mi_reg
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_13/up_rdata_int_reg[9]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.056ns (2.841%)  route 1.915ns (97.159%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.845ns (routing 0.100ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.114ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        0.845     0.938    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.977 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.151     2.128    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.145 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        0.764     2.909    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_13/p_0_in
    SLICE_X89Y277        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_13/up_rdata_int_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.042     1.158    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_13/s_axi_aclk
    SLICE_X89Y277        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_13/up_rdata_int_reg[9]/C
                         clock pessimism             -0.043     1.115    
    SLICE_X89Y277        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.095    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_13/up_rdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_14/up_rdata_int_reg[11]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.056ns (2.841%)  route 1.915ns (97.159%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.845ns (routing 0.100ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.114ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        0.845     0.938    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.977 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.151     2.128    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.145 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        0.764     2.909    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_14/p_0_in
    SLICE_X89Y277        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_14/up_rdata_int_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.042     1.158    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_14/s_axi_aclk
    SLICE_X89Y277        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_14/up_rdata_int_reg[11]/C
                         clock pessimism             -0.043     1.115    
    SLICE_X89Y277        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.095    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_14/up_rdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_15/up_ready_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.056ns (2.841%)  route 1.915ns (97.159%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.845ns (routing 0.100ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.114ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        0.845     0.938    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.977 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.151     2.128    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.145 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        0.764     2.909    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_15/p_0_in
    SLICE_X89Y277        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_15/up_ready_i_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.042     1.158    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_15/s_axi_aclk
    SLICE_X89Y277        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_15/up_ready_i_reg/C
                         clock pessimism             -0.043     1.115    
    SLICE_X89Y277        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.095    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_15/up_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.056ns (2.831%)  route 1.922ns (97.169%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.845ns (routing 0.100ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.114ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        0.845     0.938    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.977 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.151     2.128    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.145 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        0.771     2.916    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/p_0_in
    SLICE_X89Y298        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.049     1.165    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/s_axi_aclk
    SLICE_X89Y298        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[13]/C
                         clock pessimism             -0.043     1.122    
    SLICE_X89Y298        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.102    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.056ns (2.831%)  route 1.922ns (97.169%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.845ns (routing 0.100ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.114ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        0.845     0.938    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.977 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.151     2.128    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.145 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        0.771     2.916    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/p_0_in
    SLICE_X89Y299        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.049     1.165    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/s_axi_aclk
    SLICE_X89Y299        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[3]/C
                         clock pessimism             -0.043     1.122    
    SLICE_X89Y299        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.102    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.056ns (2.831%)  route 1.922ns (97.169%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.845ns (routing 0.100ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.114ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        0.845     0.938    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.977 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.151     2.128    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.145 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2941, routed)        0.771     2.916    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/p_0_in
    SLICE_X89Y299        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6140, routed)        1.049     1.165    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/s_axi_aclk
    SLICE_X89Y299        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[4]/C
                         clock pessimism             -0.043     1.122    
    SLICE_X89Y299        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.102    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_4/up_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  1.814    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.230ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.289ns (17.697%)  route 1.344ns (82.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 51.899 - 50.000 ) 
    Source Clock Delay      (SCD):    6.075ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.812ns (routing 0.001ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.812     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.365     6.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X78Y100        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.289     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X75Y99         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.690     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X74Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756    51.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.140    56.039    
                         clock uncertainty           -0.035    56.004    
    SLICE_X74Y78         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    55.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         55.938    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 48.230    

Slack (MET) :             48.230ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.289ns (17.697%)  route 1.344ns (82.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 51.899 - 50.000 ) 
    Source Clock Delay      (SCD):    6.075ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.812ns (routing 0.001ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.812     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.365     6.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X78Y100        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.289     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X75Y99         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.690     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X74Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756    51.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.140    56.039    
                         clock uncertainty           -0.035    56.004    
    SLICE_X74Y78         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    55.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         55.938    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 48.230    

Slack (MET) :             48.230ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.289ns (17.697%)  route 1.344ns (82.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 51.899 - 50.000 ) 
    Source Clock Delay      (SCD):    6.075ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.812ns (routing 0.001ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.812     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.365     6.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X78Y100        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.289     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X75Y99         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.690     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X74Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756    51.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.140    56.039    
                         clock uncertainty           -0.035    56.004    
    SLICE_X74Y78         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    55.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         55.938    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 48.230    

Slack (MET) :             48.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.289ns (18.338%)  route 1.287ns (81.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 51.905 - 50.000 ) 
    Source Clock Delay      (SCD):    6.075ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.812ns (routing 0.001ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.001ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.812     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.365     6.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X78Y100        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.289     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X75Y99         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     7.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X74Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.762    51.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.140    56.045    
                         clock uncertainty           -0.035    56.010    
    SLICE_X74Y77         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    55.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         55.944    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 48.293    

Slack (MET) :             48.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.289ns (18.338%)  route 1.287ns (81.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 51.905 - 50.000 ) 
    Source Clock Delay      (SCD):    6.075ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.812ns (routing 0.001ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.001ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.812     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.365     6.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X78Y100        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.289     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X75Y99         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     7.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X74Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.762    51.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.140    56.045    
                         clock uncertainty           -0.035    56.010    
    SLICE_X74Y77         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    55.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         55.944    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 48.293    

Slack (MET) :             48.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.289ns (18.338%)  route 1.287ns (81.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 51.905 - 50.000 ) 
    Source Clock Delay      (SCD):    6.075ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.812ns (routing 0.001ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.001ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.812     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.365     6.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X78Y100        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.289     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X75Y99         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     7.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X74Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.762    51.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.140    56.045    
                         clock uncertainty           -0.035    56.010    
    SLICE_X74Y77         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    55.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         55.944    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 48.293    

Slack (MET) :             48.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.289ns (18.338%)  route 1.287ns (81.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 51.905 - 50.000 ) 
    Source Clock Delay      (SCD):    6.075ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.812ns (routing 0.001ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.001ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.812     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.365     6.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X78Y100        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.289     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X75Y99         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     7.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X74Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.762    51.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.140    56.045    
                         clock uncertainty           -0.035    56.010    
    SLICE_X74Y77         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    55.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         55.944    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 48.293    

Slack (MET) :             48.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.289ns (18.338%)  route 1.287ns (81.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 51.905 - 50.000 ) 
    Source Clock Delay      (SCD):    6.075ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.812ns (routing 0.001ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.001ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.812     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.365     6.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X78Y100        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.289     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X75Y99         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     7.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X74Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.762    51.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.140    56.045    
                         clock uncertainty           -0.035    56.010    
    SLICE_X74Y77         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    55.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         55.944    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 48.293    

Slack (MET) :             48.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.289ns (18.338%)  route 1.287ns (81.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 51.905 - 50.000 ) 
    Source Clock Delay      (SCD):    6.075ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.812ns (routing 0.001ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.001ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.812     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.365     6.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X78Y100        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.289     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X75Y99         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     7.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X74Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.762    51.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.140    56.045    
                         clock uncertainty           -0.035    56.010    
    SLICE_X74Y77         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    55.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         55.944    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 48.293    

Slack (MET) :             48.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.289ns (18.338%)  route 1.287ns (81.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 51.905 - 50.000 ) 
    Source Clock Delay      (SCD):    6.075ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.812ns (routing 0.001ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.001ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.812     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.365     6.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X78Y100        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.289     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X75Y99         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     7.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X74Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.762    51.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.140    56.045    
                         clock uncertainty           -0.035    56.010    
    SLICE_X74Y77         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    55.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         55.944    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 48.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.559ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    4.024ns
  Clock Net Delay (Source):      0.501ns (routing 0.000ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X71Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X67Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.577     5.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X67Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.024     1.535    
    SLICE_X67Y70         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.559ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    4.024ns
  Clock Net Delay (Source):      0.501ns (routing 0.000ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X71Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X67Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.577     5.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X67Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.024     1.535    
    SLICE_X67Y70         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.559ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    4.024ns
  Clock Net Delay (Source):      0.501ns (routing 0.000ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X71Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X67Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.577     5.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X67Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -4.024     1.535    
    SLICE_X67Y70         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.559ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    4.024ns
  Clock Net Delay (Source):      0.501ns (routing 0.000ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X71Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X67Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.577     5.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X67Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -4.024     1.535    
    SLICE_X67Y70         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.559ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    4.024ns
  Clock Net Delay (Source):      0.501ns (routing 0.000ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X71Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X67Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.577     5.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X67Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -4.024     1.535    
    SLICE_X67Y70         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.559ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    4.024ns
  Clock Net Delay (Source):      0.501ns (routing 0.000ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X71Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X67Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.577     5.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X67Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -4.024     1.535    
    SLICE_X67Y70         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.559ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    4.024ns
  Clock Net Delay (Source):      0.501ns (routing 0.000ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X71Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X67Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.577     5.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X67Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.024     1.535    
    SLICE_X67Y70         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.041ns (28.671%)  route 0.102ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.538ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    4.024ns
  Clock Net Delay (Source):      0.489ns (routing 0.000ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.556ns (routing 0.001ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.489     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y77         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.102     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X72Y77         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.556     5.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X72Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -4.024     1.514    
    SLICE_X72Y77         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.041ns (28.671%)  route 0.102ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.538ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    4.024ns
  Clock Net Delay (Source):      0.489ns (routing 0.000ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.556ns (routing 0.001ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.489     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y77         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.102     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X72Y77         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.556     5.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X72Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -4.024     1.514    
    SLICE_X72Y77         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.041ns (25.466%)  route 0.120ns (74.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.544ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    4.024ns
  Clock Net Delay (Source):      0.489ns (routing 0.000ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.562ns (routing 0.001ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.489     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y77         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.120     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X71Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.562     5.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X71Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -4.024     1.520    
    SLICE_X71Y77         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o
  To Clock:  i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o

Setup :            0  Failing Endpoints,  Worst Slack       44.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.485ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_rd_wr_n_reg/CLR
                            (recovery check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        5.489ns  (logic 4.742ns (86.391%)  route 0.747ns (13.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.275ns = ( 100.275 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.275ns (routing 0.003ns, distribution 0.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[0])
                                                      4.654    54.654 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[0]
                         net (fo=2, routed)           0.237    54.891    i_spi/spi0_csn[0]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    54.979 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.510    55.489    i_spi/spi_csn_s__0
    SLICE_X36Y176        FDCE                                         f  i_spi/spi_rd_wr_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.275   100.275    i_spi/spi0_sclk
    SLICE_X36Y176        FDCE                                         r  i_spi/spi_rd_wr_n_reg/C
                         clock pessimism              0.000   100.275    
                         clock uncertainty           -0.235   100.040    
    SLICE_X36Y176        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    99.974    i_spi/spi_rd_wr_n_reg
  -------------------------------------------------------------------
                         required time                         99.974    
                         arrival time                         -55.489    
  -------------------------------------------------------------------
                         slack                                 44.485    

Slack (MET) :             44.617ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[0]/CLR
                            (recovery check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        5.347ns  (logic 4.742ns (88.685%)  route 0.605ns (11.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 100.265 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.265ns (routing 0.003ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[0])
                                                      4.654    54.654 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[0]
                         net (fo=2, routed)           0.237    54.891    i_spi/spi0_csn[0]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    54.979 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.368    55.347    i_spi/spi_csn_s__0
    SLICE_X36Y171        FDCE                                         f  i_spi/spi_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.265   100.265    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[0]/C
                         clock pessimism              0.000   100.265    
                         clock uncertainty           -0.235   100.030    
    SLICE_X36Y171        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    99.964    i_spi/spi_count_reg[0]
  -------------------------------------------------------------------
                         required time                         99.964    
                         arrival time                         -55.347    
  -------------------------------------------------------------------
                         slack                                 44.617    

Slack (MET) :             44.617ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[1]/CLR
                            (recovery check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        5.347ns  (logic 4.742ns (88.685%)  route 0.605ns (11.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 100.265 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.265ns (routing 0.003ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[0])
                                                      4.654    54.654 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[0]
                         net (fo=2, routed)           0.237    54.891    i_spi/spi0_csn[0]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    54.979 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.368    55.347    i_spi/spi_csn_s__0
    SLICE_X36Y171        FDCE                                         f  i_spi/spi_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.265   100.265    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[1]/C
                         clock pessimism              0.000   100.265    
                         clock uncertainty           -0.235   100.030    
    SLICE_X36Y171        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    99.964    i_spi/spi_count_reg[1]
  -------------------------------------------------------------------
                         required time                         99.964    
                         arrival time                         -55.347    
  -------------------------------------------------------------------
                         slack                                 44.617    

Slack (MET) :             44.617ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[2]/CLR
                            (recovery check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        5.347ns  (logic 4.742ns (88.685%)  route 0.605ns (11.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 100.265 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.265ns (routing 0.003ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[0])
                                                      4.654    54.654 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[0]
                         net (fo=2, routed)           0.237    54.891    i_spi/spi0_csn[0]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    54.979 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.368    55.347    i_spi/spi_csn_s__0
    SLICE_X36Y171        FDCE                                         f  i_spi/spi_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.265   100.265    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[2]/C
                         clock pessimism              0.000   100.265    
                         clock uncertainty           -0.235   100.030    
    SLICE_X36Y171        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    99.964    i_spi/spi_count_reg[2]
  -------------------------------------------------------------------
                         required time                         99.964    
                         arrival time                         -55.347    
  -------------------------------------------------------------------
                         slack                                 44.617    

Slack (MET) :             44.617ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[5]/CLR
                            (recovery check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        5.347ns  (logic 4.742ns (88.685%)  route 0.605ns (11.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 100.265 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.265ns (routing 0.003ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[0])
                                                      4.654    54.654 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[0]
                         net (fo=2, routed)           0.237    54.891    i_spi/spi0_csn[0]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    54.979 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.368    55.347    i_spi/spi_csn_s__0
    SLICE_X36Y171        FDCE                                         f  i_spi/spi_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.265   100.265    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/C
                         clock pessimism              0.000   100.265    
                         clock uncertainty           -0.235   100.030    
    SLICE_X36Y171        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    99.964    i_spi/spi_count_reg[5]
  -------------------------------------------------------------------
                         required time                         99.964    
                         arrival time                         -55.347    
  -------------------------------------------------------------------
                         slack                                 44.617    

Slack (MET) :             44.674ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[3]/CLR
                            (recovery check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        5.289ns  (logic 4.742ns (89.658%)  route 0.547ns (10.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 100.264 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.264ns (routing 0.003ns, distribution 0.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[0])
                                                      4.654    54.654 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[0]
                         net (fo=2, routed)           0.237    54.891    i_spi/spi0_csn[0]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    54.979 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.310    55.289    i_spi/spi_csn_s__0
    SLICE_X36Y172        FDCE                                         f  i_spi/spi_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.264   100.264    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[3]/C
                         clock pessimism              0.000   100.264    
                         clock uncertainty           -0.235   100.029    
    SLICE_X36Y172        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    99.963    i_spi/spi_count_reg[3]
  -------------------------------------------------------------------
                         required time                         99.963    
                         arrival time                         -55.289    
  -------------------------------------------------------------------
                         slack                                 44.674    

Slack (MET) :             44.674ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[4]/CLR
                            (recovery check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@100.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        5.289ns  (logic 4.742ns (89.658%)  route 0.547ns (10.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 100.264 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.264ns (routing 0.003ns, distribution 0.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[0])
                                                      4.654    54.654 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[0]
                         net (fo=2, routed)           0.237    54.891    i_spi/spi0_csn[0]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    54.979 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.310    55.289    i_spi/spi_csn_s__0
    SLICE_X36Y172        FDCE                                         f  i_spi/spi_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                    100.000   100.000 r  
    PS8_X0Y0             PS8                          0.000   100.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.264   100.264    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[4]/C
                         clock pessimism              0.000   100.264    
                         clock uncertainty           -0.235   100.029    
    SLICE_X36Y172        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    99.963    i_spi/spi_count_reg[4]
  -------------------------------------------------------------------
                         required time                         99.963    
                         arrival time                         -55.289    
  -------------------------------------------------------------------
                         slack                                 44.674    

Slack (MET) :             94.877ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_enable_reg/CLR
                            (recovery check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@150.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        5.288ns  (logic 4.742ns (89.675%)  route 0.546ns (10.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.266ns = ( 150.266 - 150.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.266ns (routing 0.003ns, distribution 0.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[0])
                                                      4.654    54.654 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[0]
                         net (fo=2, routed)           0.237    54.891    i_spi/spi0_csn[0]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    54.979 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.309    55.288    i_spi/spi_csn_s__0
    SLICE_X36Y172        FDCE                                         f  i_spi/spi_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                    150.000   150.000 f  
    PS8_X0Y0             PS8                          0.000   150.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.266   150.266    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_enable_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   150.266    
                         clock uncertainty           -0.035   150.231    
    SLICE_X36Y172        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066   150.165    i_spi/spi_enable_reg
  -------------------------------------------------------------------
                         required time                        150.165    
                         arrival time                         -55.288    
  -------------------------------------------------------------------
                         slack                                 94.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.593ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_enable_reg/CLR
                            (removal check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        1.817ns  (logic 1.551ns (85.360%)  route 0.266ns (14.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.244ns = ( 50.244 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.244ns (routing 0.004ns, distribution 0.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[2])
                                                      1.501    51.501 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[2]
                         net (fo=3, routed)           0.139    51.640    i_spi/spi0_csn[2]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050    51.690 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.127    51.817    i_spi/spi_csn_s__0
    SLICE_X36Y172        FDCE                                         f  i_spi/spi_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.244    50.244    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_enable_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    50.244    
    SLICE_X36Y172        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020    50.224    i_spi/spi_enable_reg
  -------------------------------------------------------------------
                         required time                        -50.224    
                         arrival time                          51.817    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             51.362ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[3]/CLR
                            (removal check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        1.817ns  (logic 1.551ns (85.360%)  route 0.266ns (14.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.240ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.240ns (routing 0.004ns, distribution 0.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[2])
                                                      1.501    51.501 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[2]
                         net (fo=3, routed)           0.139    51.640    i_spi/spi0_csn[2]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050    51.690 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.127    51.817    i_spi/spi_csn_s__0
    SLICE_X36Y172        FDCE                                         f  i_spi/spi_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.240     0.240    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[3]/C
                         clock pessimism              0.000     0.240    
                         clock uncertainty            0.235     0.475    
    SLICE_X36Y172        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.455    i_spi/spi_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                          51.817    
  -------------------------------------------------------------------
                         slack                                 51.362    

Slack (MET) :             51.362ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[4]/CLR
                            (removal check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        1.817ns  (logic 1.551ns (85.360%)  route 0.266ns (14.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.240ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.240ns (routing 0.004ns, distribution 0.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[2])
                                                      1.501    51.501 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[2]
                         net (fo=3, routed)           0.139    51.640    i_spi/spi0_csn[2]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050    51.690 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.127    51.817    i_spi/spi_csn_s__0
    SLICE_X36Y172        FDCE                                         f  i_spi/spi_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.240     0.240    i_spi/spi0_sclk
    SLICE_X36Y172        FDCE                                         r  i_spi/spi_count_reg[4]/C
                         clock pessimism              0.000     0.240    
                         clock uncertainty            0.235     0.475    
    SLICE_X36Y172        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.455    i_spi/spi_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                          51.817    
  -------------------------------------------------------------------
                         slack                                 51.362    

Slack (MET) :             51.398ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[0]/CLR
                            (removal check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        1.856ns  (logic 1.551ns (83.567%)  route 0.305ns (16.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.243ns (routing 0.004ns, distribution 0.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[2])
                                                      1.501    51.501 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[2]
                         net (fo=3, routed)           0.139    51.640    i_spi/spi0_csn[2]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050    51.690 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.166    51.856    i_spi/spi_csn_s__0
    SLICE_X36Y171        FDCE                                         f  i_spi/spi_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.243     0.243    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[0]/C
                         clock pessimism              0.000     0.243    
                         clock uncertainty            0.235     0.478    
    SLICE_X36Y171        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.458    i_spi/spi_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                          51.856    
  -------------------------------------------------------------------
                         slack                                 51.398    

Slack (MET) :             51.398ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[1]/CLR
                            (removal check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        1.856ns  (logic 1.551ns (83.567%)  route 0.305ns (16.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.243ns (routing 0.004ns, distribution 0.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[2])
                                                      1.501    51.501 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[2]
                         net (fo=3, routed)           0.139    51.640    i_spi/spi0_csn[2]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050    51.690 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.166    51.856    i_spi/spi_csn_s__0
    SLICE_X36Y171        FDCE                                         f  i_spi/spi_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.243     0.243    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[1]/C
                         clock pessimism              0.000     0.243    
                         clock uncertainty            0.235     0.478    
    SLICE_X36Y171        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.458    i_spi/spi_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                          51.856    
  -------------------------------------------------------------------
                         slack                                 51.398    

Slack (MET) :             51.398ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[2]/CLR
                            (removal check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        1.856ns  (logic 1.551ns (83.567%)  route 0.305ns (16.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.243ns (routing 0.004ns, distribution 0.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[2])
                                                      1.501    51.501 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[2]
                         net (fo=3, routed)           0.139    51.640    i_spi/spi0_csn[2]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050    51.690 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.166    51.856    i_spi/spi_csn_s__0
    SLICE_X36Y171        FDCE                                         f  i_spi/spi_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.243     0.243    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[2]/C
                         clock pessimism              0.000     0.243    
                         clock uncertainty            0.235     0.478    
    SLICE_X36Y171        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.458    i_spi/spi_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                          51.856    
  -------------------------------------------------------------------
                         slack                                 51.398    

Slack (MET) :             51.398ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_count_reg[5]/CLR
                            (removal check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        1.856ns  (logic 1.551ns (83.567%)  route 0.305ns (16.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.243ns (routing 0.004ns, distribution 0.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[2])
                                                      1.501    51.501 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[2]
                         net (fo=3, routed)           0.139    51.640    i_spi/spi0_csn[2]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050    51.690 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.166    51.856    i_spi/spi_csn_s__0
    SLICE_X36Y171        FDCE                                         f  i_spi/spi_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.243     0.243    i_spi/spi0_sclk
    SLICE_X36Y171        FDCE                                         r  i_spi/spi_count_reg[5]/C
                         clock pessimism              0.000     0.243    
                         clock uncertainty            0.235     0.478    
    SLICE_X36Y171        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.458    i_spi/spi_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                          51.856    
  -------------------------------------------------------------------
                         slack                                 51.398    

Slack (MET) :             51.467ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8 clocked by i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_spi/spi_rd_wr_n_reg/CLR
                            (removal check against rising-edge clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise@0.000ns - i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall@50.000ns)
  Data Path Delay:        1.931ns  (logic 1.551ns (80.321%)  route 0.380ns (19.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.249ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.249ns (routing 0.004ns, distribution 0.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o fall edge)
                                                     50.000    50.000 f  
    PS8_X0Y0             PS8                          0.000    50.000 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[2])
                                                      1.501    51.501 f  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SSON[2]
                         net (fo=3, routed)           0.139    51.640    i_spi/spi0_csn[2]
    SLICE_X37Y172        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050    51.690 f  i_spi/spi_csn_s/O
                         net (fo=8, routed)           0.241    51.931    i_spi/spi_csn_s__0
    SLICE_X36Y176        FDCE                                         f  i_spi/spi_rd_wr_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
    X0Y0 (CLOCK_ROOT)    net (fo=9, routed)           0.249     0.249    i_spi/spi0_sclk
    SLICE_X36Y176        FDCE                                         r  i_spi/spi_rd_wr_n_reg/C
                         clock pessimism              0.000     0.249    
                         clock uncertainty            0.235     0.484    
    SLICE_X36Y176        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.464    i_spi/spi_rd_wr_n_reg
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                          51.931    
  -------------------------------------------------------------------
                         slack                                 51.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_div_clk
  To Clock:  rx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[45]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.078ns (2.475%)  route 3.074ns (97.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 6.590 - 4.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.254ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.378ns (routing 1.139ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.623     2.865    i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/slowest_sync_clk
    SLICE_X55Y191        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.943 f  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=268, routed)         3.074     6.017    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_rst
    SLICE_X50Y74         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.378     6.590    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_clk
    SLICE_X50Y74         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[45]/C
                         clock pessimism              0.149     6.739    
                         clock uncertainty           -0.046     6.693    
    SLICE_X50Y74         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.627    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[45]
  -------------------------------------------------------------------
                         required time                          6.627    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[46]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.078ns (2.475%)  route 3.074ns (97.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 6.590 - 4.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.254ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.378ns (routing 1.139ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.623     2.865    i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/slowest_sync_clk
    SLICE_X55Y191        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.943 f  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=268, routed)         3.074     6.017    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_rst
    SLICE_X50Y74         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.378     6.590    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_clk
    SLICE_X50Y74         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[46]/C
                         clock pessimism              0.149     6.739    
                         clock uncertainty           -0.046     6.693    
    SLICE_X50Y74         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.627    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[46]
  -------------------------------------------------------------------
                         required time                          6.627    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[109]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.078ns (2.631%)  route 2.887ns (97.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 6.588 - 4.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.254ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.139ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.623     2.865    i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/slowest_sync_clk
    SLICE_X55Y191        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.943 f  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=268, routed)         2.887     5.830    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_rst
    SLICE_X50Y77         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.376     6.588    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_clk
    SLICE_X50Y77         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[109]/C
                         clock pessimism              0.149     6.737    
                         clock uncertainty           -0.046     6.691    
    SLICE_X50Y77         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.625    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[109]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[110]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.078ns (2.631%)  route 2.887ns (97.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 6.588 - 4.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.254ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.139ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.623     2.865    i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/slowest_sync_clk
    SLICE_X55Y191        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.943 f  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=268, routed)         2.887     5.830    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_rst
    SLICE_X50Y77         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.376     6.588    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_clk
    SLICE_X50Y77         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[110]/C
                         clock pessimism              0.149     6.737    
                         clock uncertainty           -0.046     6.691    
    SLICE_X50Y77         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.625    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[110]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[105]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.078ns (2.755%)  route 2.753ns (97.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 6.593 - 4.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.254ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.139ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.623     2.865    i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/slowest_sync_clk
    SLICE_X55Y191        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.943 f  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=268, routed)         2.753     5.696    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_rst
    SLICE_X50Y69         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.381     6.593    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_clk
    SLICE_X50Y69         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[105]/C
                         clock pessimism              0.149     6.742    
                         clock uncertainty           -0.046     6.696    
    SLICE_X50Y69         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.630    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[105]
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[106]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.078ns (2.755%)  route 2.753ns (97.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 6.593 - 4.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.254ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.139ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.623     2.865    i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/slowest_sync_clk
    SLICE_X55Y191        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.943 f  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=268, routed)         2.753     5.696    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_rst
    SLICE_X50Y69         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.381     6.593    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_clk
    SLICE_X50Y69         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[106]/C
                         clock pessimism              0.149     6.742    
                         clock uncertainty           -0.046     6.696    
    SLICE_X50Y69         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.630    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[106]
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[41]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.078ns (2.832%)  route 2.676ns (97.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 6.584 - 4.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.254ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.139ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.623     2.865    i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/slowest_sync_clk
    SLICE_X55Y191        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.943 f  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=268, routed)         2.676     5.619    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_rst
    SLICE_X50Y65         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.372     6.584    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_clk
    SLICE_X50Y65         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[41]/C
                         clock pessimism              0.149     6.733    
                         clock uncertainty           -0.046     6.687    
    SLICE_X50Y65         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     6.621    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[41]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[42]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.078ns (2.832%)  route 2.676ns (97.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 6.584 - 4.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.254ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.139ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.623     2.865    i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/slowest_sync_clk
    SLICE_X55Y191        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.943 f  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=268, routed)         2.676     5.619    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_rst
    SLICE_X50Y65         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.372     6.584    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_clk
    SLICE_X50Y65         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[42]/C
                         clock pessimism              0.149     6.733    
                         clock uncertainty           -0.046     6.687    
    SLICE_X50Y65         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     6.621    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[42]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[95]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.078ns (2.832%)  route 2.676ns (97.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 6.584 - 4.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.254ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.139ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.623     2.865    i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/slowest_sync_clk
    SLICE_X55Y191        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.943 f  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=268, routed)         2.676     5.619    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_rst
    SLICE_X50Y65         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.372     6.584    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_clk
    SLICE_X50Y65         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[95]/C
                         clock pessimism              0.149     6.733    
                         clock uncertainty           -0.046     6.687    
    SLICE_X50Y65         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     6.621    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[95]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[96]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.078ns (2.832%)  route 2.676ns (97.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 6.584 - 4.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.254ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.139ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.623     2.865    i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/slowest_sync_clk
    SLICE_X55Y191        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.943 f  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=268, routed)         2.676     5.619    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_rst
    SLICE_X50Y65         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       2.372     6.584    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_clk
    SLICE_X50Y65         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[96]/C
                         clock pessimism              0.149     6.733    
                         clock uncertainty           -0.046     6.687    
    SLICE_X50Y65         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066     6.621    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_wdata_int_reg[96]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  1.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.508ns (routing 0.684ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.761ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.508     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.693 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X70Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.697     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X70Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.157     1.707    
    SLICE_X70Y78         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.508ns (routing 0.684ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.761ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.508     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.693 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X70Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.697     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X70Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.157     1.707    
    SLICE_X70Y78         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.508ns (routing 0.684ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.761ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.508     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.693 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X70Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.695     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X70Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.157     1.705    
    SLICE_X70Y78         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.508ns (routing 0.684ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.761ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.508     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.693 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X70Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.695     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X70Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.157     1.705    
    SLICE_X70Y78         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.508ns (routing 0.684ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.761ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.508     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.693 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X70Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.695     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X70Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.157     1.705    
    SLICE_X70Y78         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.517ns (routing 0.684ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.761ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.517     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.701 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.096     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X66Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.690     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X66Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.157     1.700    
    SLICE_X66Y71         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.517ns (routing 0.684ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.761ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.517     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.701 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.096     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X66Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.690     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X66Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.157     1.700    
    SLICE_X66Y71         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.517ns (routing 0.684ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.761ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.517     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.701 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.096     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X66Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.690     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X66Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.157     1.700    
    SLICE_X66Y71         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.510ns (routing 0.684ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.761ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.510     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X69Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y71         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.698     1.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X69Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.187     1.678    
    SLICE_X69Y71         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.508ns (routing 0.684ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.761ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.508     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.693 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X70Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X1Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=51894, routed)       1.702     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X70Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.157     1.712    
    SLICE_X70Y76         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.132    





