# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do wimax_top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:06 on Nov 30,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fec_rtl
# -- Compiling architecture behav of fec_rtl
# End time: 22:45:06 on Nov 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:06 on Nov 30,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity dpr
# -- Compiling architecture SYN of dpr
# End time: 22:45:06 on Nov 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/../fec_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:06 on Nov 30,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/../fec_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fec_tb
# -- Compiling architecture tbarch of fec_tb
# End time: 22:45:06 on Nov 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  fec_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" fec_tb 
# Start time: 22:45:06 on Nov 30,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fec_tb(tbarch)
# Loading work.fec_rtl(behav)
# Loading altera_mf.altera_mf_components
# Loading work.dpr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
run
add wave -position end  sim:/fec_tb/uut/address_a
add wave -position end  sim:/fec_tb/uut/address_b
add wave -position end  sim:/fec_tb/uut/q_b
add wave -position end  sim:/fec_tb/uut/shift_reg
add wave -position end  sim:/fec_tb/uut/state_reg
add wave -position end  sim:/fec_tb/uut/state_counter
add wave -position end  sim:/fec_tb/uut/holdCount
restart -f

run
do wimax_top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:50 on Nov 30,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fec_rtl
# -- Compiling architecture behav of fec_rtl
# End time: 22:49:51 on Nov 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:51 on Nov 30,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity dpr
# -- Compiling architecture SYN of dpr
# End time: 22:49:51 on Nov 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/../fec_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:51 on Nov 30,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/../fec_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fec_tb
# -- Compiling architecture tbarch of fec_tb
# End time: 22:49:51 on Nov 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  fec_tb
# End time: 22:49:52 on Nov 30,2019, Elapsed time: 0:04:46
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" fec_tb 
# Start time: 22:49:52 on Nov 30,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fec_tb(tbarch)
# Loading work.fec_rtl(behav)
# Loading altera_mf.altera_mf_components
# Loading work.dpr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position end  sim:/fec_tb/uut/address_a
add wave -position end  sim:/fec_tb/uut/address_b
add wave -position end  sim:/fec_tb/uut/q_b
add wave -position end  sim:/fec_tb/uut/shift_reg
add wave -position end  sim:/fec_tb/uut/state_reg
add wave -position end  sim:/fec_tb/uut/state_counter
add wave -position end  sim:/fec_tb/uut/holdCount
restart -f


run
