m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Work/Codes/FPGALearning/half_adder/quartus_prj/simulation/modelsim
T_opt
!s110 1719468795
VN_nRbb@hQSH5kzTg?kz3[2
04 13 4 work tb_half_adder fast 0
=1-08bfb8749d21-667d02fb-af-4ba4
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vhalf_adder
Z1 !s110 1719468794
!i10b 1
!s100 PhRVlTIPTgBN;`Z;EPmR01
IWV;R`I39ad0hXQo^[Y61Z3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1719468466
8C:/Work/Codes/FPGALearning/half_adder/rtl/half_adder.v
FC:/Work/Codes/FPGALearning/half_adder/rtl/half_adder.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1719468794.937000
!s107 C:/Work/Codes/FPGALearning/half_adder/rtl/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Work/Codes/FPGALearning/half_adder/rtl|C:/Work/Codes/FPGALearning/half_adder/rtl/half_adder.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Work/Codes/FPGALearning/half_adder/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vtb_half_adder
R1
!i10b 1
!s100 0Gk_oj5flzNQRQRPn:Y^93
IA6h:bcooL5hZNm?fcSlTT2
R2
R0
w1719468779
8C:/Work/Codes/FPGALearning/half_adder/quartus_prj/../sim/tb_half_adder.v
FC:/Work/Codes/FPGALearning/half_adder/quartus_prj/../sim/tb_half_adder.v
L0 3
R3
r1
!s85 0
31
!s108 1719468794.977000
!s107 C:/Work/Codes/FPGALearning/half_adder/quartus_prj/../sim/tb_half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Work/Codes/FPGALearning/half_adder/quartus_prj/../sim|C:/Work/Codes/FPGALearning/half_adder/quartus_prj/../sim/tb_half_adder.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+C:/Work/Codes/FPGALearning/half_adder/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
