#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar  8 13:54:22 2020
# Process ID: 18136
# Current directory: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17992 C:\Users\abuba\Documents\POV Fan Project\POV_Project\POV_Project\VHDL Files\Remaking_SPI\Addressable_Strips.xpr
# Log file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/vivado.log
# Journal file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI'
INFO: [Project 1-313] Project file moved from 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/abuba/Documents/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 752.430 ; gain = 104.766
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top SPI_Master_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_Master_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SPI_Master_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/SPI_Master_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_Master_TB_behav xil_defaultlib.SPI_Master_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_Master_TB_behav xil_defaultlib.SPI_Master_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_master_tb
Built simulation snapshot SPI_Master_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 14:13:02 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_Master_TB_behav -key {Behavioral:sim_1:Functional:SPI_Master_TB} -tclbatch {SPI_Master_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SPI_Master_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_Master_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 835.688 ; gain = 27.879
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SPI_Master_TB/UUT/r_TX_Byte}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 888.824 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
open_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_Master_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SPI_Master_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/SPI_Master_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_Master_TB_behav xil_defaultlib.SPI_Master_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_Master_TB_behav xil_defaultlib.SPI_Master_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_master_tb
Built simulation snapshot SPI_Master_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_Master_TB_behav -key {Behavioral:sim_1:Functional:SPI_Master_TB} -tclbatch {SPI_Master_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SPI_Master_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_Master_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 915.270 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/SPI_Master_TB/UUT/r_SPI_Bits}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_Master_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SPI_Master_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/SPI_Master_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_Master_TB_behav xil_defaultlib.SPI_Master_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_Master_TB_behav xil_defaultlib.SPI_Master_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_master_tb
Built simulation snapshot SPI_Master_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 15:35:25 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_Master_TB_behav -key {Behavioral:sim_1:Functional:SPI_Master_TB} -tclbatch {SPI_Master_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SPI_Master_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_Master_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 915.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_Master_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SPI_Master_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/SPI_Master_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_Master_TB_behav xil_defaultlib.SPI_Master_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_Master_TB_behav xil_defaultlib.SPI_Master_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_master_tb
Built simulation snapshot SPI_Master_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 15:37:45 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_Master_TB_behav -key {Behavioral:sim_1:Functional:SPI_Master_TB} -tclbatch {SPI_Master_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SPI_Master_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_Master_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 915.270 ; gain = 0.000
set_property top Top_Level_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(g_spi_clk=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_Strip_Control [led_strip_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 15:38:42 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_TB_behav -key {Behavioral:sim_1:Functional:Top_Level_TB} -tclbatch {Top_Level_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Level_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 915.270 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 915.270 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/Top_Level_TB/UUT/SPI/r_STATE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/Top_Level_TB/UUT/SPI/r_TX_Count}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
set_property top LED_Strip_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_Strip_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_Strip_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/LED_Strip_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(g_spi_clk=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_Strip_Control [led_strip_control_default]
Compiling architecture behavioral of entity xil_defaultlib.led_strip_tb
Built simulation snapshot LED_Strip_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 15:43:29 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_Strip_TB_behav -key {Behavioral:sim_1:Functional:LED_Strip_TB} -tclbatch {LED_Strip_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LED_Strip_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_Strip_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 953.391 ; gain = 0.691
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/LED_Strip_TB/UUT/r_TX_Count}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/LED_Strip_TB/UUT/r_STATE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/LED_Strip_TB/UUT/w_TX_Ready}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 15:57:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 15:57:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1865.992 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1865.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1865.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1984.621 ; gain = 1011.391
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AD3F3AA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.738 ; gain = 1080.043
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_Strip_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_Strip_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/LED_Strip_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(g_spi_clk=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_Strip_Control [led_strip_control_default]
Compiling architecture behavioral of entity xil_defaultlib.led_strip_tb
Built simulation snapshot LED_Strip_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_Strip_TB_behav -key {Behavioral:sim_1:Functional:LED_Strip_TB} -tclbatch {LED_Strip_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LED_Strip_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_Strip_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3166.723 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 16:13:47 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 16:13:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 17:36:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 17:36:50 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_Strip_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_Strip_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/LED_Strip_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_TB'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3400.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(g_spi_clk=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_Strip_Control [led_strip_control_default]
Compiling architecture behavioral of entity xil_defaultlib.led_strip_tb
Built simulation snapshot LED_Strip_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3400.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_Strip_TB_behav -key {Behavioral:sim_1:Functional:LED_Strip_TB} -tclbatch {LED_Strip_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LED_Strip_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3400.766 ; gain = 0.313
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_Strip_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 3400.766 ; gain = 0.313
set_property top SPI_Master_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_Master_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SPI_Master_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/SPI_Master_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master_TB'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3405.246 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_Master_TB_behav xil_defaultlib.SPI_Master_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_Master_TB_behav xil_defaultlib.SPI_Master_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_master_tb
Built simulation snapshot SPI_Master_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 18:57:54 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3405.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_Master_TB_behav -key {Behavioral:sim_1:Functional:SPI_Master_TB} -tclbatch {SPI_Master_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SPI_Master_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3405.246 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_Master_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3405.246 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
set_property top LED_Strip_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3405.531 ; gain = 0.000
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_Strip_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_Strip_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/LED_Strip_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(g_spi_clk=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_Strip_Control [led_strip_control_default]
Compiling architecture behavioral of entity xil_defaultlib.led_strip_tb
Built simulation snapshot LED_Strip_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 19:03:19 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3405.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_Strip_TB_behav -key {Behavioral:sim_1:Functional:LED_Strip_TB} -tclbatch {LED_Strip_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LED_Strip_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_Strip_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3405.531 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/LED_Strip_TB/UUT/spi/r_SPI_Bits}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/LED_Strip_TB/UUT/r_TX_Count}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/LED_Strip_TB/UUT/r_LED_STATE}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/LED_Strip_TB/UUT/r_STATE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3406.543 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/LED_Strip_TB/UUT/r_TX_DV}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/LED_Strip_TB/UUT/w_TX_Ready}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3406.543 ; gain = 0.000
run 1 s
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 19:17:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 19:17:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]'
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 19:20:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 19:20:59 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_Strip_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_Strip_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/LED_Strip_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(g_spi_clk=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_Strip_Control [led_strip_control_default]
Compiling architecture behavioral of entity xil_defaultlib.led_strip_tb
Built simulation snapshot LED_Strip_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_Strip_TB_behav -key {Behavioral:sim_1:Functional:LED_Strip_TB} -tclbatch {LED_Strip_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LED_Strip_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_Strip_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3510.465 ; gain = 2.969
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_Strip_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_Strip_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/LED_Strip_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(g_spi_clk=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_Strip_Control [led_strip_control_default]
Compiling architecture behavioral of entity xil_defaultlib.led_strip_tb
Built simulation snapshot LED_Strip_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_Strip_TB_behav -key {Behavioral:sim_1:Functional:LED_Strip_TB} -tclbatch {LED_Strip_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LED_Strip_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_Strip_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_Strip_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_Strip_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/LED_Strip_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Strip_TB_behav xil_defaultlib.LED_Strip_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(g_spi_clk=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_Strip_Control [led_strip_control_default]
Compiling architecture behavioral of entity xil_defaultlib.led_strip_tb
Built simulation snapshot LED_Strip_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 19:40:35 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_Strip_TB_behav -key {Behavioral:sim_1:Functional:LED_Strip_TB} -tclbatch {LED_Strip_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LED_Strip_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_Strip_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3510.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.465 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/LED_Strip_TB/UUT/r_STATE}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/LED_Strip_TB/UUT/r_TX_Count}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 19:47:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 19:47:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 19:55:39 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 19:55:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AD3F3AA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AD3F3AA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 21:00:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 21:00:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top Top_Level_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
ERROR: [VRFC 10-719] formal port/generic <o_pin> is not declared in <top_level> [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/Top_Level_TB.vhd:23]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/Top_Level_TB.vhd:7]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/Top_Level_TB.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(g_spi_clk=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_Strip_Control [led_strip_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 21:13:41 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3787.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_TB_behav -key {Behavioral:sim_1:Functional:Top_Level_TB} -tclbatch {Top_Level_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Level_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3792.281 ; gain = 5.176
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3830.695 ; gain = 38.414
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Strip_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/Top_Level_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Level_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
"xelab -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2fbc48e09ec241039bfcf01b7f8fca4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_TB_behav xil_defaultlib.Top_Level_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(g_spi_clk=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_Strip_Control [led_strip_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot Top_Level_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/abuba/Documents/POV -notrace
couldn't read file "C:/Users/abuba/Documents/POV": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 21:14:39 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_TB_behav -key {Behavioral:sim_1:Functional:Top_Level_TB} -tclbatch {Top_Level_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Level_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3834.105 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3834.105 ; gain = 0.000
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/Top_Level_TB/UUT/SPI/r_Red}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/Top_Level_TB/UUT/SPI/r_LED_STATE}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/Top_Level_TB/UUT/SPI/r_STATE}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/Top_Level_TB/UUT/SPI/r_TX_Count}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3834.105 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 21:43:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 21:43:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 21:55:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 21:55:50 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Top_Level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3834.105 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd:14]
INFO: [Synth 8-638] synthesizing module 'LED_Strip_Control' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd:17]
	Parameter g_NUMBER_OF_LEDS bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SPI_Master' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd:24]
	Parameter g_SPI_CLK bound to: 1000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_TX_DV_reg was removed.  [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'SPI_Master' (1#1) [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd:24]
WARNING: [Synth 8-614] signal 'r_Half_Clk' is read in the process but is not in the sensitivity list [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'LED_Strip_Control' (2#1) [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Top_Level' (3#1) [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3858.488 ; gain = 24.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3876.359 ; gain = 42.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3876.359 ; gain = 42.254
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/constrs_1/new/top_constraints.xdc]
Finished Parsing XDC File [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/constrs_1/new/top_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3984.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3984.680 ; gain = 150.574
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3984.680 ; gain = 150.574
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip}
generate_target {instantiation_template} [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1 -dir {c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip}
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.PRIM_IN_FREQ {12.000} CONFIG.CLKIN1_JITTER_PS {833.33} CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} CONFIG.MMCM_CLKIN1_PERIOD {83.333} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.500} CONFIG.CLKOUT1_JITTER {479.872} CONFIG.CLKOUT1_PHASE_ERROR {668.310}] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
generate_target all [get_files  {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
launch_runs -jobs 4 clk_wiz_1_synth_1
[Sun Mar  8 22:08:34 2020] Launched clk_wiz_1_synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}] -directory {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files} -ipstatic_source_dir {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/modelsim} {questa=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/questa} {riviera=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/riviera} {activehdl=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_1 {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}
INFO: [Project 1-386] Moving file 'c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' from fileset 'clk_wiz_1' to fileset 'sources_1'.
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips clk_wiz_0]
generate_target all [get_files  {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs -jobs 4 clk_wiz_0_synth_1
[Sun Mar  8 22:10:30 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files} -ipstatic_source_dir {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/modelsim} {questa=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/questa} {riviera=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/riviera} {activehdl=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 22:12:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 22:12:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
report_ssn -name ssn_1
INFO: [Designutils 20-1021] SSN analysis is only relevant to output and bidirectional ports.  Input ports are not used in the analysis, and are not shown in the Noise report.
    1. i_Clk
    2. i_Rst_H

INFO: [Coretcl 2-1142] Start SSN Analysis...
WARNING: [Coretcl 2-1256] Assumes 'commercial' temperature grade for elaborated designs.  Please rerun SSN analysis after synthesis for improved accuracy.
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.PRIM_IN_FREQ {12.000} CONFIG.CLKIN1_JITTER_PS {833.33} CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} CONFIG.MMCM_CLKIN1_PERIOD {83.333} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.500} CONFIG.CLKOUT1_JITTER {479.872} CONFIG.CLKOUT1_PHASE_ERROR {668.310}] [get_ips clk_wiz_0]
generate_target all [get_files  {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
[Sun Mar  8 22:19:24 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files} -ipstatic_source_dir {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/modelsim} {questa=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/questa} {riviera=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/riviera} {activehdl=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run clk_wiz_0_synth_1
[Sun Mar  8 22:19:46 2020] Waiting for clk_wiz_0_synth_1 to finish...
[Sun Mar  8 22:19:51 2020] Waiting for clk_wiz_0_synth_1 to finish...
[Sun Mar  8 22:19:56 2020] Waiting for clk_wiz_0_synth_1 to finish...
[Sun Mar  8 22:20:01 2020] Waiting for clk_wiz_0_synth_1 to finish...
[Sun Mar  8 22:20:12 2020] Waiting for clk_wiz_0_synth_1 to finish...

*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
Command: synth_design -top clk_wiz_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 728.094 ; gain = 176.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 62.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 83.333000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 7.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 792.852 ; gain = 240.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 792.852 ; gain = 240.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 792.852 ; gain = 240.828
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 828.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 828.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.867 ; gain = 276.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.867 ; gain = 276.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.867 ; gain = 276.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.867 ; gain = 276.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 828.867 ; gain = 276.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 861.516 ; gain = 309.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 861.516 ; gain = 309.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 871.043 ; gain = 319.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 886.848 ; gain = 334.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 886.848 ; gain = 334.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 886.848 ; gain = 334.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 886.848 ; gain = 334.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 886.848 ; gain = 334.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 886.848 ; gain = 334.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |     4|
|2     |  inst   |clk_wiz_0_clk_wiz |     4|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 886.848 ; gain = 334.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 886.848 ; gain = 298.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 886.848 ; gain = 334.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 902.184 ; gain = 593.402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.184 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wiz_0, cache-ID = c94e1e277b72a7c1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.184 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  8 22:20:11 2020...
[Sun Mar  8 22:20:17 2020] clk_wiz_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 4520.031 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4563.633 ; gain = 43.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd:14]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/.Xil/Vivado-18136-DESKTOP-ECPARC8/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'your_instance_name' of component 'clk_wiz_0' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd:27]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/.Xil/Vivado-18136-DESKTOP-ECPARC8/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'LED_Strip_Control' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd:17]
	Parameter g_NUMBER_OF_LEDS bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SPI_Master' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd:24]
	Parameter g_SPI_CLK bound to: 1000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_TX_DV_reg was removed.  [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'SPI_Master' (1#1) [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd:24]
WARNING: [Synth 8-614] signal 'r_Half_Clk' is read in the process but is not in the sensitivity list [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'LED_Strip_Control' (2#1) [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Top_Level' (3#1) [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4594.043 ; gain = 74.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4611.828 ; gain = 91.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4611.828 ; gain = 91.797
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'your_instance_name'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'your_instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/constrs_1/new/top_constraints.xdc]
Finished Parsing XDC File [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/constrs_1/new/top_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 4615.801 ; gain = 95.770
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 22:20:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 22:20:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {64} CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.000} CONFIG.CLKOUT1_JITTER {502.557} CONFIG.CLKOUT1_PHASE_ERROR {693.818}] [get_ips clk_wiz_0]
generate_target all [get_files  {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
[Sun Mar  8 22:40:28 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files} -ipstatic_source_dir {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/modelsim} {questa=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/questa} {riviera=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/riviera} {activehdl=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 22:43:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 22:43:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {32} CONFIG.MMCM_CLKOUT0_DIVIDE_F {24.000} CONFIG.CLKOUT1_JITTER {557.715}] [get_ips clk_wiz_0]
generate_target all [get_files  {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4615.801 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
[Sun Mar  8 23:04:43 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files} -ipstatic_source_dir {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/modelsim} {questa=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/questa} {riviera=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/riviera} {activehdl=C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 23:11:21 2020] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 23:11:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 23:17:08 2020] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 23:17:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1

reset_run clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar  8 23:23:19 2020] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/synth_1/runme.log
[Sun Mar  8 23:23:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AD3F3AA
