###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Thu Mar 23 01:09:48 2023
#  Design:            minimips
#  Command:           time_design -pre_cts
###############################################################
Path 1: MET (2.272 ns) Clock Gating Setup Check with Pin U1_pf_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          2.728
            Slack:=          2.272
     Timing Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                           (ns)    (ns)   Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)     151  0.000   0.000       -    5.000  
  clock                             -      -      -     (net)         151      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.000   0.303   2.425    7.728  
  U1_pf_RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/g12/B      -      B      F     AND2X1          1  0.168   0.001       -    7.728  
#--------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                       (ns)    (ns)  Given     (ns)  
#                                                                                        To           
#                                                                                     Start           
#                                                                                     Point           
#---------------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000       -      -   10.000  
  U1_pf_RC_CG_HIER_INST1/g12/A  -      -      R     AND2X1        151  0.000   0.000      -   10.000  
  clock                         -      -      -     (net)         151      -       -      -        -  
#---------------------------------------------------------------------------------------------------
Path 2: MET (2.472 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          2.528
            Slack:=          2.472
     Timing Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                           (ns)    (ns)   Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)     151  0.000   0.000       -    5.000  
  clock                             -      -      -     (net)         151      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.000   0.292   2.236    7.528  
  U2_ei_RC_CG_HIER_INST3/enl        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/g12/B      -      B      F     AND2X1          1  0.155   0.001       -    7.528  
#--------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                       (ns)    (ns)  Given     (ns)  
#                                                                                        To           
#                                                                                     Start           
#                                                                                     Point           
#---------------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000       -      -   10.000  
  U2_ei_RC_CG_HIER_INST3/g12/A  -      -      R     AND2X1        151  0.000   0.000      -   10.000  
  clock                         -      -      -     (net)         151      -       -      -        -  
#---------------------------------------------------------------------------------------------------
Path 3: MET (2.603 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          2.397
            Slack:=          2.603
     Timing Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                           (ns)    (ns)   Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)     151  0.000   0.000       -    5.000  
  clock                             -      -      -     (net)         151      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.000   0.218   2.179    7.397  
  U2_ei_RC_CG_HIER_INST2/enl        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/B      -      B      F     AND2X1          1  0.078   0.000       -    7.397  
#--------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                       (ns)    (ns)  Given     (ns)  
#                                                                                        To           
#                                                                                     Start           
#                                                                                     Point           
#---------------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000       -      -   10.000  
  U2_ei_RC_CG_HIER_INST2/g12/A  -      -      R     AND2X1        151  0.000   0.000      -   10.000  
  clock                         -      -      -     (net)         151      -       -      -        -  
#---------------------------------------------------------------------------------------------------
Path 4: MET (4.441 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.559
            Slack:=          4.441
     Timing Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  clock                                    -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                    -      -      -     (net)         151      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.000   0.559    5.559  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B      -      B      R     AND2X1          1  0.674   0.008    5.559  
#-------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)     151  0.000       -   10.000  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                                -      -      -     (net)         151      -       -        -  
#---------------------------------------------------------------------------------------------------
Path 5: MET (4.574 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.426
            Slack:=          4.574
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.000   0.426    5.426  
  U7_banc_RC_CG_HIER_INST28/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/g13/B      -      B      R     AND2X1          1  0.432   0.004    5.426  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST28/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 6: MET (4.576 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.424
            Slack:=          4.576
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.000   0.424    5.424  
  U7_banc_RC_CG_HIER_INST20/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/g13/B      -      B      R     AND2X1          1  0.430   0.003    5.424  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST20/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 7: MET (4.583 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.417
            Slack:=          4.583
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.000   0.417    5.417  
  U7_banc_RC_CG_HIER_INST35/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/g13/B      -      B      R     AND2X1          1  0.417   0.003    5.417  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST35/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 8: MET (4.592 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.408
            Slack:=          4.592
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.408    5.408  
  U7_banc_RC_CG_HIER_INST13/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/g13/B      -      B      F     AND2X1          1  0.238   0.003    5.408  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST13/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 9: MET (4.592 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.408
            Slack:=          4.592
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.408    5.408  
  U7_banc_RC_CG_HIER_INST31/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/g13/B      -      B      F     AND2X1          1  0.238   0.003    5.408  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST31/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 10: MET (4.595 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.405
            Slack:=          4.595
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.405    5.405  
  U7_banc_RC_CG_HIER_INST16/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/g13/B      -      B      F     AND2X1          1  0.231   0.002    5.405  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST16/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 11: MET (4.602 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.398
            Slack:=          4.602
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.398    5.398  
  U7_banc_RC_CG_HIER_INST29/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/g13/B      -      B      F     AND2X1          1  0.221   0.003    5.398  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST29/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 12: MET (4.606 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.394
            Slack:=          4.606
     Timing Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  clock                                    -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                    -      -      -     (net)         151      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.394    5.394  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B      -      B      F     AND2X1          1  0.217   0.002    5.394  
#-------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)     151  0.000       -   10.000  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                                -      -      -     (net)         151      -       -        -  
#---------------------------------------------------------------------------------------------------
Path 13: MET (4.642 ns) Clock Gating Setup Check with Pin U3_di_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.358
            Slack:=          4.642
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                             -      -      -     (net)         151      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.358    5.358  
  U3_di_RC_CG_HIER_INST4/enl        -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g12/B      -      B      F     AND2X1          1  0.175   0.001    5.358  
#------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000       -   10.000  
  U3_di_RC_CG_HIER_INST4/g12/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
#--------------------------------------------------------------------------------------------
Path 14: MET (4.646 ns) Clock Gating Setup Check with Pin RC_CG_DECLONE_HIER_INST/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_DECLONE_HIER_INST/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) RC_CG_DECLONE_HIER_INST/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.354
            Slack:=          4.646
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.354    5.354  
  RC_CG_DECLONE_HIER_INST/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/B      -      B      F     AND2X1          1  0.169   0.001    5.354  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000       -   10.000  
  RC_CG_DECLONE_HIER_INST/g12/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
#---------------------------------------------------------------------------------------------
Path 15: MET (4.665 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.335
            Slack:=          4.665
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.335    5.335  
  U7_banc_RC_CG_HIER_INST30/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/g13/B      -      B      F     AND2X1          1  0.149   0.001    5.335  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST30/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 16: MET (4.667 ns) Clock Gating Setup Check with Pin U9_bus_ctrl_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.333
            Slack:=          4.667
     Timing Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  clock                                    -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                    -      -      -     (net)         151      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.333    5.333  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/B      -      B      F     AND2X1          1  0.147   0.001    5.333  
#-------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)     151  0.000       -   10.000  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                                -      -      -     (net)         151      -       -        -  
#---------------------------------------------------------------------------------------------------
Path 17: MET (4.671 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.329
            Slack:=          4.671
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.329    5.329  
  U7_banc_RC_CG_HIER_INST37/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/g13/B      -      B      F     AND2X1          1  0.142   0.001    5.329  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST37/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 18: MET (4.674 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.326
            Slack:=          4.674
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.325    5.326  
  U7_banc_RC_CG_HIER_INST21/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/g13/B      -      B      F     AND2X1          1  0.138   0.001    5.326  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST21/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 19: MET (4.675 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.325
            Slack:=          4.675
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.325    5.325  
  U7_banc_RC_CG_HIER_INST18/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/g13/B      -      B      F     AND2X1          1  0.138   0.001    5.325  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST18/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 20: MET (4.677 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.323
            Slack:=          4.677
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.323    5.323  
  U7_banc_RC_CG_HIER_INST39/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/g13/B      -      B      F     AND2X1          1  0.136   0.001    5.323  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST39/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 21: MET (4.678 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.322
            Slack:=          4.678
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.322    5.322  
  U7_banc_RC_CG_HIER_INST32/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/g13/B      -      B      F     AND2X1          1  0.135   0.001    5.322  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST32/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 22: MET (4.681 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.319
            Slack:=          4.681
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.319    5.319  
  U7_banc_RC_CG_HIER_INST23/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/g13/B      -      B      F     AND2X1          1  0.131   0.001    5.319  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST23/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 23: MET (4.684 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.316
            Slack:=          4.684
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.316    5.316  
  U7_banc_RC_CG_HIER_INST15/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/g13/B      -      B      F     AND2X1          1  0.128   0.001    5.316  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST15/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 24: MET (4.693 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.307
            Slack:=          4.693
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.307    5.307  
  U7_banc_RC_CG_HIER_INST24/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/g13/B      -      B      F     AND2X1          1  0.119   0.001    5.307  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST24/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 25: MET (4.695 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.305
            Slack:=          4.695
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.305    5.305  
  U7_banc_RC_CG_HIER_INST22/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/g13/B      -      B      F     AND2X1          1  0.117   0.001    5.305  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST22/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 26: MET (4.698 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.302
            Slack:=          4.698
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.302    5.302  
  U7_banc_RC_CG_HIER_INST25/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/g13/B      -      B      F     AND2X1          1  0.114   0.001    5.302  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST25/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 27: MET (4.701 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.299
            Slack:=          4.701
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.299    5.299  
  U7_banc_RC_CG_HIER_INST17/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/g13/B      -      B      F     AND2X1          1  0.110   0.000    5.299  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST17/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 28: MET (4.714 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.286
            Slack:=          4.714
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.286    5.286  
  U7_banc_RC_CG_HIER_INST34/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/g13/B      -      B      F     AND2X1          1  0.097   0.000    5.286  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST34/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 29: MET (4.715 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.285
            Slack:=          4.715
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.285    5.285  
  U7_banc_RC_CG_HIER_INST27/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/g13/B      -      B      F     AND2X1          1  0.097   0.000    5.285  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST27/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 30: MET (4.721 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.279
            Slack:=          4.721
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.279    5.279  
  U7_banc_RC_CG_HIER_INST26/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/g13/B      -      B      F     AND2X1          1  0.091   0.000    5.279  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST26/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 31: MET (4.722 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.278
            Slack:=          4.722
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.278    5.278  
  U7_banc_RC_CG_HIER_INST33/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/g13/B      -      B      F     AND2X1          1  0.089   0.000    5.278  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST33/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 32: MET (4.725 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST41/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST41/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U8_syscop_RC_CG_HIER_INST41/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.275
            Slack:=          4.725
     Timing Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  clock                                  -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                  -      -      -     (net)         151      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.275    5.275  
  U8_syscop_RC_CG_HIER_INST41/enl        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/g12/B      -      B      F     AND2X1          1  0.086   0.000    5.275  
#-----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  R     (arrival)     151  0.000       -   10.000  
  U8_syscop_RC_CG_HIER_INST41/g12/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 33: MET (4.729 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.271
            Slack:=          4.729
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.271    5.271  
  U7_banc_RC_CG_HIER_INST14/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/g13/B      -      B      F     AND2X1          1  0.082   0.000    5.271  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST14/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 34: MET (4.731 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U8_syscop_RC_CG_HIER_INST40/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.269
            Slack:=          4.731
     Timing Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  clock                                  -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                  -      -      -     (net)         151      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.269    5.269  
  U8_syscop_RC_CG_HIER_INST40/enl        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/g12/B      -      B      F     AND2X1          1  0.080   0.000    5.269  
#-----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  R     (arrival)     151  0.000       -   10.000  
  U8_syscop_RC_CG_HIER_INST40/g12/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 35: MET (4.733 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST9/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.267
            Slack:=          4.733
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clock                               -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                               -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.267    5.267  
  U7_banc_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/g13/B      -      B      F     AND2X1          1  0.077   0.000    5.267  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  clock                           -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST9/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                           -      -      -     (net)         151      -       -        -  
#----------------------------------------------------------------------------------------------
Path 36: MET (4.734 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.266
            Slack:=          4.734
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.266    5.266  
  U7_banc_RC_CG_HIER_INST38/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/g13/B      -      B      F     AND2X1          1  0.077   0.000    5.266  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST38/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 37: MET (4.734 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.266
            Slack:=          4.734
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.266    5.266  
  U7_banc_RC_CG_HIER_INST36/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/g13/B      -      B      F     AND2X1          1  0.077   0.000    5.266  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST36/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 38: MET (4.735 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.265
            Slack:=          4.735
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.265    5.265  
  U7_banc_RC_CG_HIER_INST10/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/g13/B      -      B      F     AND2X1          1  0.076   0.000    5.265  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST10/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 39: MET (4.736 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.264
            Slack:=          4.736
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.264    5.264  
  U7_banc_RC_CG_HIER_INST12/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/g13/B      -      B      F     AND2X1          1  0.075   0.000    5.264  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST12/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 40: MET (4.736 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.264
            Slack:=          4.736
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.264    5.264  
  U7_banc_RC_CG_HIER_INST11/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/g13/B      -      B      F     AND2X1          1  0.075   0.000    5.264  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST11/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------
Path 41: MET (4.736 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.264
            Slack:=          4.736
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)     151  0.000   0.000    5.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U7_banc_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.264    5.264  
  U7_banc_RC_CG_HIER_INST19/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST19/g13/B      -      B      F     AND2X1          1  0.075   0.000    5.264  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)     151  0.000       -   10.000  
  U7_banc_RC_CG_HIER_INST19/g13/A  -      -      R     AND2X1        151  0.000   0.000   10.000  
  clock                            -      -      -     (net)         151      -       -        -  
#-----------------------------------------------------------------------------------------------

