#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Tue Oct 20 20:45:20 2015
# Process ID: 10328
# Current directory: /home/hamster/repos/FPGA_Mandelbrot/src
# Command line: vivado
# Log file: /home/hamster/repos/FPGA_Mandelbrot/src/vivado.log
# Journal file: /home/hamster/repos/FPGA_Mandelbrot/src/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Mandelbrot_Gensys2 /home/hamster/repos/FPGA_Mandelbrot -part xc7k325tffg900-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5740.840 ; gain = 0.918 ; free physical = 107 ; free virtual = 4223
add_files -norecurse {/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd /home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd /home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd /home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd /home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd /home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd /home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd /home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd /home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd /home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd /home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd}
close [ open /home/hamster/repos/FPGA_Mandelbrot/constraints/gensys2.xdc w ]
add_files -fileset constrs_1 /home/hamster/repos/FPGA_Mandelbrot/constraints/gensys2.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 20 21:05:02 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.runs/synth_1/runme.log
[Tue Oct 20 21:05:02 2015] Launched impl_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Oct 20 21:13:50 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.runs/synth_1/runme.log
[Tue Oct 20 21:13:50 2015] Launched impl_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 20 21:15:24 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.runs/synth_1/runme.log
[Tue Oct 20 21:15:24 2015] Launched impl_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.runs/impl_1/runme.log
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_u17_u17_l4
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {17} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {17} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.PipeStages {4} CONFIG.OutputWidthHigh {33}] [get_ips mult_u17_u17_l4]
generate_target {instantiation_template} [get_files /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.srcs/sources_1/ip/mult_u17_u17_l4/mult_u17_u17_l4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_u17_u17_l4'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.srcs/sources_1/ip/mult_u17_u17_l4/mult_u17_u17_l4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_u17_u17_l4'...
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_u17_u17_l4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_u17_u17_l4'...
export_ip_user_files -of_objects [get_files /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.srcs/sources_1/ip/mult_u17_u17_l4/mult_u17_u17_l4.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.srcs/sources_1/ip/mult_u17_u17_l4/mult_u17_u17_l4.xci]
launch_run  mult_u17_u17_l4_synth_1
[Tue Oct 20 21:19:58 2015] Launched mult_u17_u17_l4_synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.runs/mult_u17_u17_l4_synth_1/runme.log
export_simulation -of_objects [get_files /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.srcs/sources_1/ip/mult_u17_u17_l4/mult_u17_u17_l4.xci] -directory /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.ip_user_files/sim_scripts -force -quiet
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/hamster/repos/FPGA_Mandelbrot/src/vivado_pid10328.debug)
