<?xml version="1.0" encoding="utf-8"?>
<module id="Stc" HW_revision="" XML_version="1" description="Self Test Controller">
  <!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
  <!-- Filename: Hercules_STC_spec_3.2.1.xml                  -->
  <!-- Version: 1.0                                          -->
  <!--        1.1 Updated Register offset for Cpu1_xx        -->
  <!--            Updated Description of registers           -->
  <!--1.2 Added new registes for support dual-core LBIST-->
  <register id="GlbCtrl0" acronym="GlbCtrl0" offset="0x00" width="32" description="Global Control Register 0"></register>
  <register id="GlbCtrl1" acronym="GlbCtrl1" offset="0x04" width="32" description="Global Control Register 1"></register>
  <register id="Tpr" acronym="Tpr" offset="0x08" width="32" description="Run TimeOut Counter Preload Register"></register>
  <register id="CAddr" acronym="CAddr" offset="0x0C" width="32" description="Current ROM Address Register"></register>
  <register id="CICnt" acronym="CICnt" offset="0x10" width="32" description="Current Interval Count Register"></register>
  <register id="GStat" acronym="GStat" offset="0x14" width="32" description="SelfTest Global Status Register"></register>
  <register id="FStat" acronym="FStat" offset="0x18" width="32" description="Fail Status Register"></register>
  <register id="Cpu1CurMisr0" acronym="Cpu1CurMisr0" offset="0x1C" width="32" description="Cpu1 Current Misr Register"></register>
  <register id="Cpu1CurMisr1" acronym="Cpu1CurMisr1" offset="0x20" width="32" description="Cpu1 Current Misr Register"></register>
  <register id="Cpu1CurMisr2" acronym="Cpu1CurMisr2" offset="0x24" width="32" description="Cpu1 Current Misr Register"></register>
  <register id="Cpu1CurMisr3" acronym="Cpu1CurMisr3" offset="0x28" width="32" description="Cpu1 Current Misr Register"></register>
  <register id="Cpu2CurMisr0" acronym="Cpu2CurMisr0" offset="0x2C" width="32" description="Cpu2 Current Misr Register"></register>
  <register id="Cpu2CurMisr1" acronym="Cpu2CurMisr1" offset="0x30" width="32" description="Cpu2 Current Misr Register"></register>
  <register id="Cpu2CurMisr2" acronym="Cpu2CurMisr2" offset="0x34" width="32" description="Cpu2 Current Misr Register"></register>
  <register id="Cpu2CurMisr3" acronym="Cpu2CurMisr3" offset="0x38" width="32" description="Cpu2 Current Misr Register"></register>
  <register id="StcSelfCheckReg" acronym="StcSelfCheckReg" offset="0x3C" width="32" description="Signature SelfCheck Register"></register>
  <register id="StcCurAddr2" acronym="StcCurAddr2" offset="0x40" width="32" description="STC Current ROM Address Register - Core2"></register>
  <register id="StcClkDiv" acronym="StcClkDiv" offset="0x44" width="32" description="STC Clock Prescalar"></register>
  <register id="StcSegPlr" acronym="StcSegPlr" offset="0x48" width="32" description="STC Segment Preload Register"></register>
</module>