// Seed: 1653660589
module module_0 ();
  wire id_1, id_2;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    input logic id_7,
    input wor id_8,
    output wor id_9,
    output uwire id_10,
    input uwire id_11,
    input tri id_12,
    input wand id_13
    , id_15
);
  reg id_16;
  module_0();
  always @* begin
    id_16 <= id_7;
  end
  wire id_17;
endmodule
