$date
	Sat Oct 07 22:38:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 7 ! displayDisp3 [6:0] $end
$var wire 7 " displayDisp2 [6:0] $end
$var wire 7 # displayDisp1 [6:0] $end
$var wire 7 $ displayDisp0 [6:0] $end
$var wire 1 % clk $end
$var wire 1 & S3 $end
$var wire 1 ' S2 $end
$var wire 1 ( S1 $end
$var wire 1 ) S0 $end
$var reg 4 * entrada [0:3] $end
$var reg 1 + ready $end
$var reg 1 , readyDisp $end
$var reg 1 - reset $end
$var reg 1 . resetDisp $end
$var integer 32 / i [31:0] $end
$scope module clock $end
$var reg 1 % clk $end
$upscope $end
$scope module display0 $end
$var wire 1 % clk $end
$var wire 1 , ready $end
$var wire 1 . reset $end
$var wire 1 ) entrada $end
$var reg 7 0 display [6:0] $end
$upscope $end
$scope module display1 $end
$var wire 1 % clk $end
$var wire 1 , ready $end
$var wire 1 . reset $end
$var wire 1 ( entrada $end
$var reg 7 1 display [6:0] $end
$upscope $end
$scope module display2 $end
$var wire 1 % clk $end
$var wire 1 , ready $end
$var wire 1 . reset $end
$var wire 1 ' entrada $end
$var reg 7 2 display [6:0] $end
$upscope $end
$scope module display3 $end
$var wire 1 % clk $end
$var wire 1 , ready $end
$var wire 1 . reset $end
$var wire 1 & entrada $end
$var reg 7 3 display [6:0] $end
$upscope $end
$scope module saidas $end
$var wire 1 4 A $end
$var wire 1 5 B $end
$var wire 1 6 C $end
$var wire 1 7 D $end
$var wire 1 + ready $end
$var wire 1 - reset $end
$var reg 1 ) S0 $end
$var reg 1 ( S1 $end
$var reg 1 ' S2 $end
$var reg 1 & S3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
b110 3
b111111 2
b110 1
b110 0
bx /
0.
0-
1,
1+
b0 *
1)
1(
0'
1&
0%
b110 $
b110 #
b111111 "
b110 !
$end
#1
1%
#2
0%
b0 /
#3
b111111 #
b111111 1
1%
0(
17
b1 *
#4
0%
#5
1%
#6
0%
b1 /
#7
b111111 !
b111111 3
b110 "
b110 2
b110 #
b110 1
b111111 $
b111111 0
1%
0)
1(
1'
0&
16
07
b10 *
#8
0%
#9
1%
#10
0%
b10 /
#11
b110 !
b110 3
b110 $
b110 0
1%
1)
1&
17
b11 *
#12
0%
#13
1%
#14
0%
b11 /
#15
b111111 !
b111111 3
b111111 #
b111111 1
1%
0(
0&
15
06
07
b100 *
#16
0%
#17
1%
#18
0%
b100 /
#19
b111111 "
b111111 2
b110 #
b110 1
b111111 $
b111111 0
1%
0)
1(
0'
17
b101 *
#20
0%
#21
1%
#22
0%
b101 /
#23
b110 !
b110 3
b110 "
b110 2
b111111 #
b111111 1
1%
0(
1'
1&
16
07
b110 *
#24
0%
#25
1%
#26
0%
b110 /
#27
b110 #
b110 1
1%
1(
17
b111 *
#28
0%
#29
1%
#30
0%
b111 /
#31
b111111 !
b111111 3
b110 $
b110 0
1%
1)
0&
14
05
06
07
b1000 *
#32
0%
#33
1%
#34
0%
b1000 /
#35
b111111 "
b111111 2
b111111 #
b111111 1
b111111 $
b111111 0
1%
0)
0(
0'
17
b1001 *
#36
0%
#37
1%
#38
0%
b1001 /
#39
b110 !
b110 3
1%
1&
16
07
b1010 *
#40
0%
#41
1%
#42
0%
b1010 /
#43
b110 #
b110 1
1%
1(
17
b1011 *
#44
0%
#45
1%
#46
0%
b1011 /
#47
b111111 !
b111111 3
b111111 #
b111111 1
b110 $
b110 0
1%
1)
0(
0&
15
06
07
b1100 *
#48
0%
#49
1%
#50
0%
b1100 /
#51
b110 #
b110 1
1%
1(
17
b1101 *
#52
0%
#53
1%
#54
0%
b1101 /
#55
b110 "
b110 2
b111111 #
b111111 1
b111111 $
b111111 0
1%
0)
0(
1'
16
07
b1110 *
#56
0%
#57
1%
#58
0%
b1110 /
#59
b110 !
b110 3
b110 $
b110 0
1%
1)
1&
17
b1111 *
#60
0%
#61
1%
#62
0%
b1111 /
#63
b111111 "
b111111 2
b110 #
b110 1
1%
1(
0'
04
05
06
07
b0 *
#64
0%
#65
1%
#66
0%
b10000 /
#67
1%
#68
0%
#69
1%
#70
0%
#71
1%
#72
0%
#73
1%
#74
0%
#75
1%
#76
0%
