// Seed: 840259349
module module_0 (
    input  wand  id_0,
    input  wire  id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  wand  id_4
    , id_13,
    input  tri1  id_5,
    input  tri1  id_6,
    input  tri0  id_7,
    output wand  id_8,
    input  wand  id_9,
    output tri1  id_10,
    input  tri   id_11
);
  logic [-1 : -1] id_14;
  ;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output wand  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_4,
      id_1,
      id_4,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
