entity g10_possibility_table is
port (TC_EN : in std_logic;
		TC_RST : in std_logic;
		TM_IN : in std_logic;
		TM_EN : in std_logic;
		CLK : in std_logic;
		TC_LAST : out std_logic;
		TM_ADDR : out std_logic_vector (11 downto 0);
		TM_OUT : out std_logic);
end g10_possibility_table;

