INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_lab5_prelab/EC413_lab5_prelab.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413/lab5_prelab/FA_str.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_str
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_lab5_prelab/EC413_lab5_prelab.srcs/sources_1/new/Verify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Verify
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413/lab5_prelab/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_lab5_prelab/EC413_lab5_prelab.srcs/sources_1/new/not_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_p
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_lab5_prelab/EC413_lab5_prelab.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_lab5_prelab/EC413_lab5_prelab.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_lab5_prelab/EC413_lab5_prelab.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
