# Compile of adder_4bit.v was successful.
# Compile of adder_16bit_tb.sv was successful.
# Compile of addsub_4bit_sat.v was successful.
# Compile of addsub_4bit_tb.sv was successful.
# Compile of addsub_16bit.v was successful.
# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of cpu.v failed with 6 errors.
# Compile of D-Flip-Flop.v was successful.
# Compile of FA.v was successful.
# Compile of LW_SW_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of PADDSB.v was successful.
# Compile of PADDSB_tb.sv was successful.
# Compile of PC_control.v failed with 1 errors.
# Compile of project-phase1-testbench.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED.v was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Shifter.v was successful.
# Compile of Shifter_tb.sv was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of XOR.v was successful.
# Compile of XOR_tb.sv was successful.
# 26 compiles, 2 failed with 7 errors.
# Compile of cpu.v was successful.
# Compile of PC_control.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of PC_control.v failed with 1 errors.
# Compile of PC_control.v failed with 1 errors.
# Compile of PC_control.v failed with 1 errors.
# Compile of PC_control.v was successful.
vsim work.cpu_tb
# vsim work.cpu_tb 
# Start time: 21:41:37 on Feb 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: I:/ece552/project/cpu.v(35): Module 'Control' is not defined.
#  For instance 'controlunit' at path 'cpu_tb.DUT'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 21:41:43 on Feb 29,2024, Elapsed time: 0:00:06
# Errors: 1, Warnings: 10
