

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_16u_array_ap_fixed_21_10_5_3_0_10u_config19_s'
================================================================
* Date:           Tue Nov  4 16:14:13 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.307 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 5 [1/1] (1.82ns)   --->   "%layer18_out_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer18_out" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 5 'read' 'layer18_out_read' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_pack = trunc i128 %layer18_out_read" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 6 'trunc' 'data_pack' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_pack_32 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 8, i32 15" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 7 'partselect' 'data_pack_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_pack_33 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 16, i32 23" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 8 'partselect' 'data_pack_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_pack_34 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 24, i32 31" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 9 'partselect' 'data_pack_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_pack_35 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 32, i32 39" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 10 'partselect' 'data_pack_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_pack_36 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 40, i32 47" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 11 'partselect' 'data_pack_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_pack_37 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 48, i32 55" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 12 'partselect' 'data_pack_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_pack_38 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 56, i32 63" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 13 'partselect' 'data_pack_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_pack_39 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 64, i32 71" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 14 'partselect' 'data_pack_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_pack_40 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 72, i32 79" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 15 'partselect' 'data_pack_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_pack_41 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 80, i32 87" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 16 'partselect' 'data_pack_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_pack_42 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 88, i32 95" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 17 'partselect' 'data_pack_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_pack_43 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 96, i32 103" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 18 'partselect' 'data_pack_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_pack_44 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 104, i32 111" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 19 'partselect' 'data_pack_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_pack_45 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 112, i32 119" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 20 'partselect' 'data_pack_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_pack_46 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer18_out_read, i32 120, i32 127" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 21 'partselect' 'data_pack_46' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 22 [2/2] (3.30ns)   --->   "%call_ret = call i210 @dense_latency_wrapper<ap_fixed,ap_fixed<21,10,5,3,0>,config19>, i8 %data_pack, i8 %data_pack_32, i8 %data_pack_33, i8 %data_pack_34, i8 %data_pack_35, i8 %data_pack_36, i8 %data_pack_37, i8 %data_pack_38, i8 %data_pack_39, i8 %data_pack_40, i8 %data_pack_41, i8 %data_pack_42, i8 %data_pack_43, i8 %data_pack_44, i8 %data_pack_45, i8 %data_pack_46" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 22 'call' 'call_ret' <Predicate = true> <Delay = 3.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.18>
ST_3 : Operation 23 [1/2] (3.18ns)   --->   "%call_ret = call i210 @dense_latency_wrapper<ap_fixed,ap_fixed<21,10,5,3,0>,config19>, i8 %data_pack, i8 %data_pack_32, i8 %data_pack_33, i8 %data_pack_34, i8 %data_pack_35, i8 %data_pack_36, i8 %data_pack_37, i8 %data_pack_38, i8 %data_pack_39, i8 %data_pack_40, i8 %data_pack_41, i8 %data_pack_42, i8 %data_pack_43, i8 %data_pack_44, i8 %data_pack_45, i8 %data_pack_46" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%res = extractvalue i210 %call_ret" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 24 'extractvalue' 'res' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%res_1 = extractvalue i210 %call_ret" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 25 'extractvalue' 'res_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%res_2 = extractvalue i210 %call_ret" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 26 'extractvalue' 'res_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%res_3 = extractvalue i210 %call_ret" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 27 'extractvalue' 'res_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%res_4 = extractvalue i210 %call_ret" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 28 'extractvalue' 'res_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%res_5 = extractvalue i210 %call_ret" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 29 'extractvalue' 'res_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%res_6 = extractvalue i210 %call_ret" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 30 'extractvalue' 'res_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%res_7 = extractvalue i210 %call_ret" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 31 'extractvalue' 'res_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%res_8 = extractvalue i210 %call_ret" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 32 'extractvalue' 'res_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%res_9 = extractvalue i210 %call_ret" [firmware/nnet_utils/nnet_dense_stream.h:95]   --->   Operation 33 'extractvalue' 'res_9' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i210 %layer19_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer18_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i210 @_ssdm_op_BitConcatenate.i210.i21.i21.i21.i21.i21.i21.i21.i21.i21.i21, i21 %res_9, i21 %res_8, i21 %res_7, i21 %res_6, i21 %res_5, i21 %res_4, i21 %res_3, i21 %res_2, i21 %res_1, i21 %res" [firmware/nnet_utils/nnet_dense_stream.h:77->firmware/nnet_utils/nnet_dense_stream.h:100]   --->   Operation 36 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.82ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i210P0A, i210 %layer19_out, i210 %p_s" [firmware/nnet_utils/nnet_dense_stream.h:77->firmware/nnet_utils/nnet_dense_stream.h:100]   --->   Operation 37 'write' 'write_ln77' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 210> <Depth = 1> <FIFO>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [firmware/nnet_utils/nnet_dense_stream.h:101]   --->   Operation 38 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.825ns
The critical path consists of the following:
	fifo read operation ('layer18_out_read', firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93) on port 'layer18_out' (firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93) [5]  (1.825 ns)

 <State 2>: 3.307ns
The critical path consists of the following:
	'call' operation 210 bit ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:95) to 'dense_latency_wrapper<ap_fixed,ap_fixed<21,10,5,3,0>,config19>' [22]  (3.307 ns)

 <State 3>: 3.185ns
The critical path consists of the following:
	'call' operation 210 bit ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:95) to 'dense_latency_wrapper<ap_fixed,ap_fixed<21,10,5,3,0>,config19>' [22]  (3.185 ns)

 <State 4>: 1.825ns
The critical path consists of the following:
	fifo write operation ('write_ln77', firmware/nnet_utils/nnet_dense_stream.h:77->firmware/nnet_utils/nnet_dense_stream.h:100) on port 'layer19_out' (firmware/nnet_utils/nnet_dense_stream.h:77->firmware/nnet_utils/nnet_dense_stream.h:100) [34]  (1.825 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
