{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721858595811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721858595812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 17:03:15 2024 " "Processing started: Wed Jul 24 17:03:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721858595812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858595812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PS2_test -c PS2_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off PS2_test -c PS2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858595812 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PS2/synthesis/PS2.qip " "Tcl Script File PS2/synthesis/PS2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip " "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1721858596247 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1721858596247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721858596788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721858596788 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(192) " "Verilog HDL Expression warning at PS2_test.v(192): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 192 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608507 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(193) " "Verilog HDL Expression warning at PS2_test.v(193): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 193 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(194) " "Verilog HDL Expression warning at PS2_test.v(194): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 194 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(195) " "Verilog HDL Expression warning at PS2_test.v(195): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 195 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(196) " "Verilog HDL Expression warning at PS2_test.v(196): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 196 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(197) " "Verilog HDL Expression warning at PS2_test.v(197): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 197 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(198) " "Verilog HDL Expression warning at PS2_test.v(198): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 198 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(199) " "Verilog HDL Expression warning at PS2_test.v(199): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 199 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(200) " "Verilog HDL Expression warning at PS2_test.v(200): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 200 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(201) " "Verilog HDL Expression warning at PS2_test.v(201): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 201 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(202) " "Verilog HDL Expression warning at PS2_test.v(202): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 202 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(203) " "Verilog HDL Expression warning at PS2_test.v(203): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 203 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(204) " "Verilog HDL Expression warning at PS2_test.v(204): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 204 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(205) " "Verilog HDL Expression warning at PS2_test.v(205): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 205 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(206) " "Verilog HDL Expression warning at PS2_test.v(206): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 206 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(207) " "Verilog HDL Expression warning at PS2_test.v(207): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 207 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(208) " "Verilog HDL Expression warning at PS2_test.v(208): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 208 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(209) " "Verilog HDL Expression warning at PS2_test.v(209): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 209 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(210) " "Verilog HDL Expression warning at PS2_test.v(210): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 210 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(211) " "Verilog HDL Expression warning at PS2_test.v(211): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 211 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(212) " "Verilog HDL Expression warning at PS2_test.v(212): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 212 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(213) " "Verilog HDL Expression warning at PS2_test.v(213): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 213 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(214) " "Verilog HDL Expression warning at PS2_test.v(214): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 214 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(215) " "Verilog HDL Expression warning at PS2_test.v(215): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(216) " "Verilog HDL Expression warning at PS2_test.v(216): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(217) " "Verilog HDL Expression warning at PS2_test.v(217): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 217 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(218) " "Verilog HDL Expression warning at PS2_test.v(218): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 218 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(219) " "Verilog HDL Expression warning at PS2_test.v(219): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 219 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(220) " "Verilog HDL Expression warning at PS2_test.v(220): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 220 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(221) " "Verilog HDL Expression warning at PS2_test.v(221): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 221 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(222) " "Verilog HDL Expression warning at PS2_test.v(222): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 222 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(223) " "Verilog HDL Expression warning at PS2_test.v(223): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 223 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608510 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(224) " "Verilog HDL Expression warning at PS2_test.v(224): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 224 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(225) " "Verilog HDL Expression warning at PS2_test.v(225): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 225 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(226) " "Verilog HDL Expression warning at PS2_test.v(226): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(227) " "Verilog HDL Expression warning at PS2_test.v(227): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 227 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(228) " "Verilog HDL Expression warning at PS2_test.v(228): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 228 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(229) " "Verilog HDL Expression warning at PS2_test.v(229): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 229 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(230) " "Verilog HDL Expression warning at PS2_test.v(230): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 230 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(231) " "Verilog HDL Expression warning at PS2_test.v(231): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 231 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(232) " "Verilog HDL Expression warning at PS2_test.v(232): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 232 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(233) " "Verilog HDL Expression warning at PS2_test.v(233): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 233 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(234) " "Verilog HDL Expression warning at PS2_test.v(234): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 234 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(235) " "Verilog HDL Expression warning at PS2_test.v(235): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 235 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(236) " "Verilog HDL Expression warning at PS2_test.v(236): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 236 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(237) " "Verilog HDL Expression warning at PS2_test.v(237): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 237 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(238) " "Verilog HDL Expression warning at PS2_test.v(238): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 238 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(239) " "Verilog HDL Expression warning at PS2_test.v(239): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 239 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608512 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(240) " "Verilog HDL Expression warning at PS2_test.v(240): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 240 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608512 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(241) " "Verilog HDL Expression warning at PS2_test.v(241): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 241 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721858608512 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2_test.v(265) " "Verilog HDL information at PS2_test.v(265): always construct contains both blocking and non-blocking assignments" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 265 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1721858608512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_test " "Found entity 1: PS2_test" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721858608514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858608514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/hex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721858608520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858608520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Downloads/PS2_Demo/Altera_UP_PS2_Command_Out.v " "Can't analyze file -- file ../../../../Downloads/PS2_Demo/Altera_UP_PS2_Command_Out.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721858608529 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Downloads/PS2_Demo/Altera_UP_PS2_Data_In.v " "Can't analyze file -- file ../../../../Downloads/PS2_Demo/Altera_UP_PS2_Data_In.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721858608538 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Downloads/PS2_Demo/PS2_Controller.v " "Can't analyze file -- file ../../../../Downloads/PS2_Demo/PS2_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721858608546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "ps2/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721858608558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858608558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "ps2/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721858608569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858608569 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "PS2_Controller.v(267) " "Verilog HDL Module Instantiation warning at PS2_Controller.v(267): ignored dangling comma in List of Port Connections" {  } { { "ps2/PS2_Controller.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/PS2_Controller.v" 267 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1721858608575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "ps2/PS2_Controller.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721858608580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858608580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_inner_driver.v(47) " "Verilog HDL information at keyboard_inner_driver.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../../../../Downloads/KeyboardFiles/keyboard_inner_driver.v" "" { Text "C:/Users/Malcolm/Downloads/KeyboardFiles/keyboard_inner_driver.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1721858608587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/malcolm/downloads/keyboardfiles/keyboard_inner_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/malcolm/downloads/keyboardfiles/keyboard_inner_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_inner_driver " "Found entity 1: keyboard_inner_driver" {  } { { "../../../../Downloads/KeyboardFiles/keyboard_inner_driver.v" "" { Text "C:/Users/Malcolm/Downloads/KeyboardFiles/keyboard_inner_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721858608588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858608588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/malcolm/downloads/keyboardfiles/keyboard_press_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/malcolm/downloads/keyboardfiles/keyboard_press_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "../../../../Downloads/KeyboardFiles/keyboard_press_driver.v" "" { Text "C:/Users/Malcolm/Downloads/KeyboardFiles/keyboard_press_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721858608594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858608594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Buffer " "Found entity 1: Keyboard_Buffer" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721858608600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858608600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PS2_test " "Elaborating entity \"PS2_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721858608738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_print PS2_test.v(55) " "Verilog HDL or VHDL warning at PS2_test.v(55): object \"data_print\" assigned a value but never read" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721858608741 "|PS2_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_raw PS2_test.v(58) " "Verilog HDL or VHDL warning at PS2_test.v(58): object \"data_raw\" assigned a value but never read" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721858608741 "|PS2_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PS2_test.v(269) " "Verilog HDL assignment warning at PS2_test.v(269): truncated value with size 32 to match size of target (8)" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721858608741 "|PS2_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PS2_test.v(270) " "Verilog HDL assignment warning at PS2_test.v(270): truncated value with size 32 to match size of target (8)" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721858608741 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table.data_a 0 PS2_test.v(84) " "Net \"raw_table.data_a\" at PS2_test.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721858608741 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table.waddr_a 0 PS2_test.v(84) " "Net \"raw_table.waddr_a\" at PS2_test.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721858608742 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table_ex.data_a 0 PS2_test.v(85) " "Net \"raw_table_ex.data_a\" at PS2_test.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721858608742 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table_ex.waddr_a 0 PS2_test.v(85) " "Net \"raw_table_ex.waddr_a\" at PS2_test.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721858608742 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ascii_table.data_a 0 PS2_test.v(86) " "Net \"ascii_table.data_a\" at PS2_test.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721858608742 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ascii_table.waddr_a 0 PS2_test.v(86) " "Net \"ascii_table.waddr_a\" at PS2_test.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721858608742 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table.we_a 0 PS2_test.v(84) " "Net \"raw_table.we_a\" at PS2_test.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721858608742 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table_ex.we_a 0 PS2_test.v(85) " "Net \"raw_table_ex.we_a\" at PS2_test.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721858608742 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ascii_table.we_a 0 PS2_test.v(86) " "Net \"ascii_table.we_a\" at PS2_test.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721858608742 "|PS2_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 PS2_test.v(18) " "Output port \"HEX4\" at PS2_test.v(18) has no driver" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721858608742 "|PS2_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 PS2_test.v(19) " "Output port \"HEX5\" at PS2_test.v(19) has no driver" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721858608742 "|PS2_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:H0 " "Elaborating entity \"hex\" for hierarchy \"hex:H0\"" {  } { { "PS2_test.v" "H0" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858608744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:inst " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:inst\"" {  } { { "PS2_test.v" "inst" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858608753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:inst\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:inst\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "ps2/PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/PS2_Controller.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858608761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:inst\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:inst\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "ps2/PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/PS2_Controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858608767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Buffer Keyboard_Buffer:printable_buf " "Elaborating entity \"Keyboard_Buffer\" for hierarchy \"Keyboard_Buffer:printable_buf\"" {  } { { "PS2_test.v" "printable_buf" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858608773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Keyboard_Buffer.v(41) " "Verilog HDL assignment warning at Keyboard_Buffer.v(41): truncated value with size 32 to match size of target (12)" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721858608775 "|PS2_test|Keyboard_Buffer:printable_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyboard_Buffer.v(46) " "Verilog HDL assignment warning at Keyboard_Buffer.v(46): truncated value with size 32 to match size of target (8)" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721858608775 "|PS2_test|Keyboard_Buffer:printable_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\"" {  } { { "Keyboard_Buffer.v" "altsyncram_component" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858608883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\"" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858608887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component " "Instantiated megafunction \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608887 ""}  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721858608887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0032.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0032.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0032 " "Found entity 1: altsyncram_0032" {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721858608959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858608959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0032 Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated " "Elaborating entity \"altsyncram_0032\" for hierarchy \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858608960 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken2 " "Variable or input pin \"clocken2\" is defined but never used." {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 64 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1139 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1721858608963 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken3 " "Variable or input pin \"clocken3\" is defined but never used." {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 64 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1139 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1721858608963 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Buffer Keyboard_Buffer:raw_buf " "Elaborating entity \"Keyboard_Buffer\" for hierarchy \"Keyboard_Buffer:raw_buf\"" {  } { { "PS2_test.v" "raw_buf" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858608964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Keyboard_Buffer.v(41) " "Verilog HDL assignment warning at Keyboard_Buffer.v(41): truncated value with size 32 to match size of target (12)" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721858608965 "|PS2_test|Keyboard_Buffer:raw_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Keyboard_Buffer.v(46) " "Verilog HDL assignment warning at Keyboard_Buffer.v(46): truncated value with size 32 to match size of target (16)" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721858608966 "|PS2_test|Keyboard_Buffer:raw_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\"" {  } { { "Keyboard_Buffer.v" "altsyncram_component" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858608994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\"" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858608995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component " "Instantiated megafunction \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721858608995 ""}  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721858608995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u232.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u232.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u232 " "Found entity 1: altsyncram_u232" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721858609067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858609067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u232 Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated " "Elaborating entity \"altsyncram_u232\" for hierarchy \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858609068 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken2 " "Variable or input pin \"clocken2\" is defined but never used." {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 64 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1151 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1721858609070 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken3 " "Variable or input pin \"clocken3\" is defined but never used." {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 64 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1151 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1721858609070 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[0\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[1\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[2\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 113 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[3\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[4\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[5\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[6\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[7\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[8\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[9\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[10\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[11\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[12\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 463 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[13\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[14\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[15\] " "Synthesized away node \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[0\] " "Synthesized away node \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 292 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[1\] " "Synthesized away node \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 292 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[2\] " "Synthesized away node \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 113 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 292 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[3\] " "Synthesized away node \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 292 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[4\] " "Synthesized away node \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 292 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[5\] " "Synthesized away node \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 292 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[6\] " "Synthesized away node \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 292 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[7\] " "Synthesized away node \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 76 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 292 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858609221 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1721858609221 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1721858609221 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "raw_table " "RAM logic \"raw_table\" is uninferred due to asynchronous read logic" {  } { { "PS2_test.v" "raw_table" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1721858609509 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "raw_table_ex " "RAM logic \"raw_table_ex\" is uninferred due to inappropriate RAM size" {  } { { "PS2_test.v" "raw_table_ex" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 85 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1721858609509 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ascii_table " "RAM logic \"ascii_table\" is uninferred due to inappropriate RAM size" {  } { { "PS2_test.v" "ascii_table" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 86 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1721858609509 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1721858609509 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 132 C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram0_PS2_test_f95242bf.hdl.mif " "Memory depth (256) in the design file differs from memory depth (132) in the Memory Initialization File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram0_PS2_test_f95242bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1721858609511 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram0_PS2_test_f95242bf.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram0_PS2_test_f95242bf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1721858609512 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 126 C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram1_PS2_test_f95242bf.hdl.mif " "Memory depth (128) in the design file differs from memory depth (126) in the Memory Initialization File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram1_PS2_test_f95242bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1721858609513 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram1_PS2_test_f95242bf.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram1_PS2_test_f95242bf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1721858609513 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 94 C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram2_PS2_test_f95242bf.hdl.mif " "Memory depth (128) in the design file differs from memory depth (94) in the Memory Initialization File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram2_PS2_test_f95242bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1721858609645 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram2_PS2_test_f95242bf.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram2_PS2_test_f95242bf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1721858609646 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721858609989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721858610188 "|PS2_test|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721858610188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721858610302 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Keyboard_Buffer:printable_buf\|wr_addr\[5\] Low " "Register Keyboard_Buffer:printable_buf\|wr_addr\[5\] will power up to Low" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1721858610468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Keyboard_Buffer:printable_buf\|wr_addr\[4\] High " "Register Keyboard_Buffer:printable_buf\|wr_addr\[4\] will power up to High" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1721858610468 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1721858610468 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721858610598 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/output_files/PS2_test.map.smsg " "Generated suppressed messages file C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/output_files/PS2_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858610694 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721858610896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721858610896 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721858611055 "|PS2_test|KEY1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721858611055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "308 " "Implemented 308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721858611058 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721858611058 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1721858611058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "255 " "Implemented 255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721858611058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721858611058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721858611191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 17:03:31 2024 " "Processing ended: Wed Jul 24 17:03:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721858611191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721858611191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721858611191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721858611191 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PS2/synthesis/PS2.qip " "Tcl Script File PS2/synthesis/PS2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip " "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1721858613016 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1721858613016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721858613044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721858613046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 17:03:32 2024 " "Processing started: Wed Jul 24 17:03:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721858613046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721858613046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PS2_test -c PS2_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PS2_test -c PS2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721858613046 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721858613387 ""}
{ "Info" "0" "" "Project  = PS2_test" {  } {  } 0 0 "Project  = PS2_test" 0 0 "Fitter" 0 0 1721858613387 ""}
{ "Info" "0" "" "Revision = PS2_test" {  } {  } 0 0 "Revision = PS2_test" 0 0 "Fitter" 0 0 1721858613387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721858613574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721858613575 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PS2_test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"PS2_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721858613593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721858613654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721858613654 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721858614131 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721858614169 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1721858614431 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1721858625474 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 114 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 114 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1721858625645 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY2~inputCLKENA0 12 global CLKCTRL_G7 " "KEY2~inputCLKENA0 with 12 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1721858625645 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1721858625645 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721858625646 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1721858625652 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721858625653 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721858625654 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1721858625655 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1721858625655 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1721858625655 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PS2_test.sdc " "Synopsys Design Constraints File file not found: 'PS2_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721858626445 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721858626445 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1721858626454 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1721858626455 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1721858626456 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1721858626503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1721858626504 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721858626504 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721858626592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721858634239 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1721858634612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721858645251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721858660502 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721858664378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721858664379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721858666010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721858670684 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721858670684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721858672428 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721858672428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721858672433 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.13 " "Total time spent on timing analysis during the Fitter is 1.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721858674875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721858674952 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721858675661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721858675662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721858676234 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721858680104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/output_files/PS2_test.fit.smsg " "Generated suppressed messages file C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/output_files/PS2_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721858680547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6944 " "Peak virtual memory: 6944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721858681328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 17:04:41 2024 " "Processing ended: Wed Jul 24 17:04:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721858681328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721858681328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:42 " "Total CPU time (on all processors): 00:03:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721858681328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721858681328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721858682957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721858682958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 17:04:42 2024 " "Processing started: Wed Jul 24 17:04:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721858682958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721858682958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PS2_test -c PS2_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PS2_test -c PS2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721858682958 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PS2/synthesis/PS2.qip " "Tcl Script File PS2/synthesis/PS2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip " "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1721858683438 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1721858683438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721858684621 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721858691118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721858691620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 17:04:51 2024 " "Processing ended: Wed Jul 24 17:04:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721858691620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721858691620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721858691620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721858691620 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721858692287 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PS2/synthesis/PS2.qip " "Tcl Script File PS2/synthesis/PS2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip " "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1721858693324 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1721858693324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721858693355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721858693356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 17:04:52 2024 " "Processing started: Wed Jul 24 17:04:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721858693356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721858693356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PS2_test -c PS2_test " "Command: quartus_sta PS2_test -c PS2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721858693356 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721858693743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721858694872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721858694873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858694941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858694941 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PS2_test.sdc " "Synopsys Design Constraints File file not found: 'PS2_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1721858695607 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858695608 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY2 KEY2 " "create_clock -period 1.000 -name KEY2 KEY2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721858695610 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721858695610 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721858695610 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1721858695614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721858695615 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721858695616 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1721858695643 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1721858695680 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721858695680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.279 " "Worst-case setup slack is -2.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.279             -26.886 KEY2  " "   -2.279             -26.886 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.035            -162.853 CLOCK_50  " "   -2.035            -162.853 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858695692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.218 " "Worst-case hold slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 KEY2  " "    0.218               0.000 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 CLOCK_50  " "    0.280               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858695699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721858695713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721858695725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -60.945 CLOCK_50  " "   -0.394             -60.945 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.577 KEY2  " "   -0.394              -7.577 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858695739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858695739 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721858695757 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721858695808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721858696995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721858697123 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1721858697140 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721858697140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.275 " "Worst-case setup slack is -2.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.275             -26.946 KEY2  " "   -2.275             -26.946 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.143            -158.689 CLOCK_50  " "   -2.143            -158.689 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858697147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 CLOCK_50  " "    0.264               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 KEY2  " "    0.275               0.000 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858697160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721858697168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721858697178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -65.701 CLOCK_50  " "   -0.394             -65.701 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.901 KEY2  " "   -0.394              -7.901 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858697187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858697187 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1721858697208 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721858697406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721858698410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721858698508 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1721858698511 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721858698511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.769 " "Worst-case setup slack is -0.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769             -43.758 CLOCK_50  " "   -0.769             -43.758 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653              -7.632 KEY2  " "   -0.653              -7.632 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858698516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 KEY2  " "    0.139               0.000 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 CLOCK_50  " "    0.159               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858698527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721858698540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721858698550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -9.933 CLOCK_50  " "   -0.090              -9.933 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.634 KEY2  " "   -0.054              -0.634 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858698560 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721858698579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721858698781 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1721858698785 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721858698785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.647 " "Worst-case setup slack is -0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647             -33.007 CLOCK_50  " "   -0.647             -33.007 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567              -6.635 KEY2  " "   -0.567              -6.635 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858698792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 KEY2  " "    0.144               0.000 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 CLOCK_50  " "    0.146               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858698804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721858698813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721858698821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -9.894 CLOCK_50  " "   -0.088              -9.894 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.822 KEY2  " "   -0.069              -0.822 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721858698830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721858698830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721858700843 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721858700843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5192 " "Peak virtual memory: 5192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721858700963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 17:05:00 2024 " "Processing ended: Wed Jul 24 17:05:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721858700963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721858700963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721858700963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721858700963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1721858702269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721858702270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 17:05:02 2024 " "Processing started: Wed Jul 24 17:05:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721858702270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721858702270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PS2_test -c PS2_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PS2_test -c PS2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721858702271 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PS2/synthesis/PS2.qip " "Tcl Script File PS2/synthesis/PS2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip " "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1721858702765 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1721858702765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1721858704069 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PS2_test.vo C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/simulation/questa/ simulation " "Generated file PS2_test.vo in folder \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1721858704174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721858704264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 17:05:04 2024 " "Processing ended: Wed Jul 24 17:05:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721858704264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721858704264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721858704264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721858704264 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Quartus Prime Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721858704990 ""}
