# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Divisiontest.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../Divisiontest.srcs/sources_1/new/divtest.vhd" \
"../../../../Divisiontest.srcs/sim_1/new/divetest_tb.vhd" \

# Do not sort compile order
nosort
