#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027230d0 .scope module, "ex01_test" "ex01_test" 2 2;
 .timescale -9 -9;
v00000000027b00e0_0 .var "in1", 0 0;
v00000000027b0180_0 .var "in2", 0 0;
v00000000027b0220_0 .net "out1", 0 0, L_00000000027b02c0;  1 drivers
S_0000000002723250 .scope module, "a" "ex01" 2 5, 3 1 0, S_00000000027230d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out1"
L_00000000027b02c0 .functor AND 1, v00000000027b00e0_0, v00000000027b0180_0, C4<1>, C4<1>;
v00000000001fef00_0 .net "in1", 0 0, v00000000027b00e0_0;  1 drivers
v00000000027233d0_0 .net "in2", 0 0, v00000000027b0180_0;  1 drivers
v00000000001fec70_0 .net "out1", 0 0, L_00000000027b02c0;  alias, 1 drivers
    .scope S_00000000027230d0;
T_0 ;
    %vpi_call 2 7 "$dumpfile", "test_out.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000000027230d0;
T_1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027b00e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027b0180_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027b00e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027b0180_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027b00e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027b0180_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027b00e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027b0180_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\ex01_test.v";
    "ex01.v";
