// Seed: 535349820
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd37,
    parameter id_7 = 32'd70
) (
    input  wor   _id_0,
    input  uwire id_1,
    inout  tri0  id_2,
    output wor   id_3,
    output wor   id_4
);
  wire id_6 = id_2;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  wire _id_7;
  ;
  assign id_7 = id_1;
  wire id_8;
  ;
  wire id_9;
  ;
  logic id_10;
  ;
  wire [id_7 : id_0] id_11;
  wire id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  inout wire id_2;
  inout wire id_1;
  assign id_5 = id_2;
endmodule
