{"Mattan Kamon": [0, ["Package and Interconnect Modeling of the HFA3624, a 2.4GHz RF to IF Converter", ["Mattan Kamon", "Steve S. Majors"], "https://doi.org/10.1145/240518.240519", "dac", 1996]], "Steve S. Majors": [0, ["Package and Interconnect Modeling of the HFA3624, a 2.4GHz RF to IF Converter", ["Mattan Kamon", "Steve S. Majors"], "https://doi.org/10.1145/240518.240519", "dac", 1996]], "Janardhan H. Satyanarayana": [0, ["HEAT: Hierarchical Energy Analysis Tool", ["Janardhan H. Satyanarayana", "Keshab K. Parhi"], "https://doi.org/10.1145/240518.240520", "dac", 1996]], "Keshab K. Parhi": [0, ["HEAT: Hierarchical Energy Analysis Tool", ["Janardhan H. Satyanarayana", "Keshab K. Parhi"], "https://doi.org/10.1145/240518.240520", "dac", 1996]], "Andrew Wolfe": [0, ["Opportunities and Obstacles in Low-Power System-Level CAD", ["Andrew Wolfe"], "https://doi.org/10.1145/240518.240521", "dac", 1996]], "Sasan Iman": [0, ["POSE: Power Optimization and Synthesis Environment", ["Sasan Iman", "Massoud Pedram"], "https://doi.org/10.1145/240518.240522", "dac", 1996]], "Massoud Pedram": [0, ["POSE: Power Optimization and Synthesis Environment", ["Sasan Iman", "Massoud Pedram"], "https://doi.org/10.1145/240518.240522", "dac", 1996], ["Improving the Efficiency of Power Simulators by Input Vector Compaction", ["Chi-Ying Tsui", "Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/240518.240549", "dac", 1996], ["Constructing Lower and Upper Bounded Delay Routing Trees Using Linear Programming", ["Jaewon Oh", "Iksoo Pyo", "Massoud Pedram"], "https://doi.org/10.1145/240518.240595", "dac", 1996], ["Stochastic Sequential Machine Synthesis Targeting Constrained Sequence Generation", ["Diana Marculescu", "Radu Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/240518.240650", "dac", 1996]], "David Lidsky": [0, ["Early Power Exploration - A World Wide Web Application", ["David Lidsky", "Jan M. Rabaey"], "https://doi.org/10.1145/240518.240523", "dac", 1996]], "Jan M. Rabaey": [0, ["Early Power Exploration - A World Wide Web Application", ["David Lidsky", "Jan M. Rabaey"], "https://doi.org/10.1145/240518.240523", "dac", 1996]], "Raul Camposano": [0, ["Behavioral Synthesis", ["Raul Camposano"], "https://doi.org/10.1145/240518.240524", "dac", 1996]], "Ehat Ercanli": [0, ["A Register File and Scheduling Model for Application Specific Processor Synthesis", ["Ehat Ercanli", "Christos A. Papachristou"], "https://doi.org/10.1145/240518.240525", "dac", 1996]], "Christos A. Papachristou": [0, ["A Register File and Scheduling Model for Application Specific Processor Synthesis", ["Ehat Ercanli", "Christos A. Papachristou"], "https://doi.org/10.1145/240518.240525", "dac", 1996], ["An Effective Power Management Scheme for RTL Design Based on Multiple Clocks", ["Christos A. Papachristou", "Mark Spining", "Mehrdad Nourani"], "https://doi.org/10.1145/240518.240582", "dac", 1996]], "Mahesh Mehendale": [0, ["Optimized Code Generation of Multiplication-free Linear Transforms", ["Mahesh Mehendale", "G. Venkatesh", "Sunil D. Sherlekar"], "https://doi.org/10.1145/240518.240526", "dac", 1996]], "G. Venkatesh": [0, ["Optimized Code Generation of Multiplication-free Linear Transforms", ["Mahesh Mehendale", "G. Venkatesh", "Sunil D. Sherlekar"], "https://doi.org/10.1145/240518.240526", "dac", 1996]], "Sunil D. Sherlekar": [0, ["Optimized Code Generation of Multiplication-free Linear Transforms", ["Mahesh Mehendale", "G. Venkatesh", "Sunil D. Sherlekar"], "https://doi.org/10.1145/240518.240526", "dac", 1996]], "Chuck Monahan": [0, ["Concurrent Analysis Techniques for Data Path Timing Optimization", ["Chuck Monahan", "Forrest Brewer"], "https://doi.org/10.1145/240518.240527", "dac", 1996]], "Forrest Brewer": [0, ["Concurrent Analysis Techniques for Data Path Timing Optimization", ["Chuck Monahan", "Forrest Brewer"], "https://doi.org/10.1145/240518.240527", "dac", 1996], ["Implementation of an Efficient Parallel BDD Package", ["Tony Stornetta", "Forrest Brewer"], "https://doi.org/10.1145/240518.240639", "dac", 1996]], "Jian Li": [0, ["HDL Optimization Using Timed Decision Tables", ["Jian Li", "Rajesh K. Gupta"], "https://doi.org/10.1145/240518.240528", "dac", 1996]], "Rajesh K. Gupta": [0, ["HDL Optimization Using Timed Decision Tables", ["Jian Li", "Rajesh K. Gupta"], "https://doi.org/10.1145/240518.240528", "dac", 1996], ["Analysis of Operation Delay and Execution Rate Constraints for Embedded Systems", ["Rajesh K. Gupta"], "https://doi.org/10.1145/240518.240632", "dac", 1996]], "Eric Verlind": [0, ["Efficient Partial Enumeration for Timing Analysis of Asynchronous Systems", ["Eric Verlind", "Gjalt G. de Jong", "Bill Lin"], "https://doi.org/10.1145/240518.240529", "dac", 1996]], "Gjalt G. de Jong": [0, ["Efficient Partial Enumeration for Timing Analysis of Asynchronous Systems", ["Eric Verlind", "Gjalt G. de Jong", "Bill Lin"], "https://doi.org/10.1145/240518.240529", "dac", 1996]], "Bill Lin": [0, ["Efficient Partial Enumeration for Timing Analysis of Asynchronous Systems", ["Eric Verlind", "Gjalt G. de Jong", "Bill Lin"], "https://doi.org/10.1145/240518.240529", "dac", 1996], ["Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications", ["Steven Vercauteren", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/240518.240617", "dac", 1996], ["A System Design Methodology for Software/Hardware Co-Development of Telecommunication Network Applications", ["Bill Lin"], "https://doi.org/10.1145/240518.240645", "dac", 1996], ["A Strategy for Real-Time Kernel Support in Application-Specific HW/SW Embedded Architectures", ["Steven Vercauteren", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/240518.240646", "dac", 1996]], "Alexei L. Semenov": [0, ["Verification of asynchronous circuits using Time Petri Net unfolding", ["Alexei L. Semenov", "Alexandre Yakovlev"], "https://doi.org/10.1145/240518.240530", "dac", 1996]], "Alexandre Yakovlev": [0, ["Verification of asynchronous circuits using Time Petri Net unfolding", ["Alexei L. Semenov", "Alexandre Yakovlev"], "https://doi.org/10.1145/240518.240530", "dac", 1996], ["Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/240518.240531", "dac", 1996]], "Jordi Cortadella": [0, ["Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/240518.240531", "dac", 1996]], "Michael Kishinevsky": [0, ["Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/240518.240531", "dac", 1996]], "Alex Kondratyev": [0, ["Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/240518.240531", "dac", 1996]], "Luciano Lavagno": [0, ["Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/240518.240531", "dac", 1996], ["Formal Verification of Embedded Systems based on CFSM Networks", ["Felice Balarin", "Harry Hsieh", "Attila Jurecska", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240626", "dac", 1996]], "Prabhakar Kudva": [0, ["A Technique for Synthesizing Distributed Burst-mode Circuits", ["Prabhakar Kudva", "Ganesh Gopalakrishnan", "Hans M. Jacobson"], "https://doi.org/10.1145/240518.240532", "dac", 1996], ["Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes", ["Prabhakar Kudva", "Ganesh Gopalakrishnan", "Hans M. Jacobson", "Steven M. Nowick"], "https://doi.org/10.1145/240518.240534", "dac", 1996]], "Ganesh Gopalakrishnan": [0, ["A Technique for Synthesizing Distributed Burst-mode Circuits", ["Prabhakar Kudva", "Ganesh Gopalakrishnan", "Hans M. Jacobson"], "https://doi.org/10.1145/240518.240532", "dac", 1996], ["Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes", ["Prabhakar Kudva", "Ganesh Gopalakrishnan", "Hans M. Jacobson", "Steven M. Nowick"], "https://doi.org/10.1145/240518.240534", "dac", 1996]], "Hans M. Jacobson": [0, ["A Technique for Synthesizing Distributed Burst-mode Circuits", ["Prabhakar Kudva", "Ganesh Gopalakrishnan", "Hans M. Jacobson"], "https://doi.org/10.1145/240518.240532", "dac", 1996], ["Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes", ["Prabhakar Kudva", "Ganesh Gopalakrishnan", "Hans M. Jacobson", "Steven M. Nowick"], "https://doi.org/10.1145/240518.240534", "dac", 1996]], "Michael Theobald": [0, ["Espresso-HF: A Heuristic Hazard-Free Minimizer for Two-Level Logic", ["Michael Theobald", "Steven M. Nowick", "Tao Wu"], "https://doi.org/10.1145/240518.240533", "dac", 1996]], "Steven M. Nowick": [0, ["Espresso-HF: A Heuristic Hazard-Free Minimizer for Two-Level Logic", ["Michael Theobald", "Steven M. Nowick", "Tao Wu"], "https://doi.org/10.1145/240518.240533", "dac", 1996], ["Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes", ["Prabhakar Kudva", "Ganesh Gopalakrishnan", "Hans M. Jacobson", "Steven M. Nowick"], "https://doi.org/10.1145/240518.240534", "dac", 1996]], "Tao Wu": [0.0013258812250569463, ["Espresso-HF: A Heuristic Hazard-Free Minimizer for Two-Level Logic", ["Michael Theobald", "Steven M. Nowick", "Tao Wu"], "https://doi.org/10.1145/240518.240533", "dac", 1996]], "Frank M. Johannes": [0, ["Partitioning of VLSI Circuits and Systems", ["Frank M. Johannes"], "https://doi.org/10.1145/240518.240535", "dac", 1996]], "Jianmin Li": [0, ["New Spectral Linear Placement and Clustering Approach", ["Jianmin Li", "John Lillis", "Lung-Tien Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240536", "dac", 1996]], "John Lillis": [0, ["New Spectral Linear Placement and Clustering Approach", ["Jianmin Li", "John Lillis", "Lung-Tien Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240536", "dac", 1996], ["New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing", ["John Lillis", "Chung-Kuan Cheng", "Ting-Ting Y. Lin", "Chin-Yen Ho"], "https://doi.org/10.1145/240518.240594", "dac", 1996]], "Lung-Tien Liu": [0, ["New Spectral Linear Placement and Clustering Approach", ["Jianmin Li", "John Lillis", "Lung-Tien Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240536", "dac", 1996], ["Network Partitioning into Tree Hierarchies", ["Ming-Ter Kuo", "Lung-Tien Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240609", "dac", 1996]], "Chung-Kuan Cheng": [0, ["New Spectral Linear Placement and Clustering Approach", ["Jianmin Li", "John Lillis", "Lung-Tien Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240536", "dac", 1996], ["Area Efficient Pipelined Pseudo-Exhaustive Testing with Retiming", ["Huoy-Yu Liou", "Ting-Ting Y. Lin", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240569", "dac", 1996], ["New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing", ["John Lillis", "Chung-Kuan Cheng", "Ting-Ting Y. Lin", "Chin-Yen Ho"], "https://doi.org/10.1145/240518.240594", "dac", 1996], ["Network Partitioning into Tree Hierarchies", ["Ming-Ter Kuo", "Lung-Tien Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240609", "dac", 1996]], "Michael D. Hutton": [0, ["Characterization and Parameterized Random Generation of Digital Circuits", ["Michael D. Hutton", "Jerry P. Grossman", "Jonathan Rose", "Derek G. Corneil"], "https://doi.org/10.1145/240518.240537", "dac", 1996]], "Jerry P. Grossman": [0, ["Characterization and Parameterized Random Generation of Digital Circuits", ["Michael D. Hutton", "Jerry P. Grossman", "Jonathan Rose", "Derek G. Corneil"], "https://doi.org/10.1145/240518.240537", "dac", 1996]], "Jonathan Rose": [0, ["Characterization and Parameterized Random Generation of Digital Circuits", ["Michael D. Hutton", "Jerry P. Grossman", "Jonathan Rose", "Derek G. Corneil"], "https://doi.org/10.1145/240518.240537", "dac", 1996]], "Derek G. Corneil": [0, ["Characterization and Parameterized Random Generation of Digital Circuits", ["Michael D. Hutton", "Jerry P. Grossman", "Jonathan Rose", "Derek G. Corneil"], "https://doi.org/10.1145/240518.240537", "dac", 1996]], "Shantanu Dutt": [0, ["A Probability-Based Approach to VLSI Circuit Partitioning", ["Shantanu Dutt", "Wenyong Deng"], "https://doi.org/10.1145/240518.240538", "dac", 1996]], "Wenyong Deng": [0, ["A Probability-Based Approach to VLSI Circuit Partitioning", ["Shantanu Dutt", "Wenyong Deng"], "https://doi.org/10.1145/240518.240538", "dac", 1996]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Verification of Electronic Systems", ["Alberto L. Sangiovanni-Vincentelli", "Patrick C. McGeer", "Alexander Saldanha"], "https://doi.org/10.1145/240518.240539", "dac", 1996], ["Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design", ["Paolo Miliozzi", "Iasson Vassiliou", "Edoardo Charbon", "Enrico Malavasi", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240560", "dac", 1996], ["Engineering Change in a Non-Deterministic FSM Setting", ["Sunil P. Khatri", "Amit Narayan", "Sriram C. Krishnan", "Kenneth L. McMillan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240604", "dac", 1996], ["Formal Verification of Embedded Systems based on CFSM Networks", ["Felice Balarin", "Harry Hsieh", "Attila Jurecska", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240626", "dac", 1996], ["Efficient Software Performance Estimation Methods for Hardware/Software Codesign", ["Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240633", "dac", 1996], ["High Performance BDD Package By Exploiting Memory Hiercharchy", ["Jagesh V. Sanghavi", "Rajeev K. Ranjan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240638", "dac", 1996]], "Patrick C. McGeer": [0, ["Verification of Electronic Systems", ["Alberto L. Sangiovanni-Vincentelli", "Patrick C. McGeer", "Alexander Saldanha"], "https://doi.org/10.1145/240518.240539", "dac", 1996]], "Alexander Saldanha": [0, ["Verification of Electronic Systems", ["Alberto L. Sangiovanni-Vincentelli", "Patrick C. McGeer", "Alexander Saldanha"], "https://doi.org/10.1145/240518.240539", "dac", 1996]], "Anantha Chandrakasan": [0, ["Design Considerations and Tools for Low-voltage Digital System Design", ["Anantha Chandrakasan", "Isabel Y. Yang", "Carlin Vieri", "Dimitri Antoniadis"], "https://doi.org/10.1145/240518.240540", "dac", 1996]], "Isabel Y. Yang": [1.2348350608704095e-07, ["Design Considerations and Tools for Low-voltage Digital System Design", ["Anantha Chandrakasan", "Isabel Y. Yang", "Carlin Vieri", "Dimitri Antoniadis"], "https://doi.org/10.1145/240518.240540", "dac", 1996]], "Carlin Vieri": [0, ["Design Considerations and Tools for Low-voltage Digital System Design", ["Anantha Chandrakasan", "Isabel Y. Yang", "Carlin Vieri", "Dimitri Antoniadis"], "https://doi.org/10.1145/240518.240540", "dac", 1996]], "Dimitri Antoniadis": [0, ["Design Considerations and Tools for Low-voltage Digital System Design", ["Anantha Chandrakasan", "Isabel Y. Yang", "Carlin Vieri", "Dimitri Antoniadis"], "https://doi.org/10.1145/240518.240540", "dac", 1996]], "Bernhard Wunder": [0, ["VAMP: A VHDL-Based Concept for Accurate Modeling and Post Layout Timing Simulation of Electronic Systems", ["Bernhard Wunder", "Gunther Lehmann", "Klaus D. Muller-Glaser"], "https://doi.org/10.1145/240518.240541", "dac", 1996]], "Gunther Lehmann": [0, ["VAMP: A VHDL-Based Concept for Accurate Modeling and Post Layout Timing Simulation of Electronic Systems", ["Bernhard Wunder", "Gunther Lehmann", "Klaus D. Muller-Glaser"], "https://doi.org/10.1145/240518.240541", "dac", 1996]], "Klaus D. Muller-Glaser": [0, ["VAMP: A VHDL-Based Concept for Accurate Modeling and Post Layout Timing Simulation of Electronic Systems", ["Bernhard Wunder", "Gunther Lehmann", "Klaus D. Muller-Glaser"], "https://doi.org/10.1145/240518.240541", "dac", 1996]], "Madhav P. Desai": [0, ["A Systematic Technique for Verifying Critical Path Delays in a 300MHz Alpha CPU Design Using Circuit Simulation", ["Madhav P. Desai", "Yao-Tsung Yen"], "https://doi.org/10.1145/240518.240542", "dac", 1996], ["Sizing of Clock Distribution Networks for High Performance CPU Chips", ["Madhav P. Desai", "Radenko Cvijetic", "James Jensen"], "https://doi.org/10.1145/240518.240593", "dac", 1996]], "Yao-Tsung Yen": [0, ["A Systematic Technique for Verifying Critical Path Delays in a 300MHz Alpha CPU Design Using Circuit Simulation", ["Madhav P. Desai", "Yao-Tsung Yen"], "https://doi.org/10.1145/240518.240542", "dac", 1996]], "Kenneth D. Wagner": [0, ["High-Level Synthesis for Testability: A Survey and Perspective", ["Kenneth D. Wagner", "Sujit Dey"], "https://doi.org/10.1145/240518.240543", "dac", 1996]], "Sujit Dey": [0, ["High-Level Synthesis for Testability: A Survey and Perspective", ["Kenneth D. Wagner", "Sujit Dey"], "https://doi.org/10.1145/240518.240543", "dac", 1996], ["Glitch Analysis and Reduction in Register Transfer Level", ["Anand Raghunathan", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1145/240518.240581", "dac", 1996]], "Balakrishnan Iyer": [0, ["Introspection: A Low Overhead Binding Technique During Self-Diagnosing Microarchitecture Synthesis", ["Balakrishnan Iyer", "Ramesh Karri"], "https://doi.org/10.1145/240518.240544", "dac", 1996]], "Ramesh Karri": [0, ["Introspection: A Low Overhead Binding Technique During Self-Diagnosing Microarchitecture Synthesis", ["Balakrishnan Iyer", "Ramesh Karri"], "https://doi.org/10.1145/240518.240544", "dac", 1996], ["Electromigration Reliability Enhancement via Bus Activity Distribution", ["Aurobindo Dasgupta", "Ramesh Karri"], "https://doi.org/10.1145/240518.240585", "dac", 1996], ["Hot-Carrier Reliability Enhancement via Input Reordering and Transistor Sizing", ["Aurobindo Dasgupta", "Ramesh Karri"], "https://doi.org/10.1145/240518.240672", "dac", 1996]], "Ishwar Parulkar": [0, ["Lower Bounds on Test Resources for Scheduled Data Flow Graphs", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/240518.240545", "dac", 1996]], "Sandeep K. Gupta": [0, ["Lower Bounds on Test Resources for Scheduled Data Flow Graphs", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/240518.240545", "dac", 1996], ["A Satisfiability-Based Test Generator for Path Delay Faults in Combinational Circuts", ["Chih-Ang Chen", "Sandeep K. Gupta"], "https://doi.org/10.1145/240518.240557", "dac", 1996]], "Melvin A. Breuer": [0, ["Lower Bounds on Test Resources for Scheduled Data Flow Graphs", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/240518.240545", "dac", 1996]], "Antonio R. W. Todesco": [0, ["Symphony: A Simulation Backplane for Parallel Mixed-Mode Co-Simulation of VLSI Systems", ["Antonio R. W. Todesco", "Teresa H. Y. Meng"], "https://doi.org/10.1145/240518.240546", "dac", 1996]], "Teresa H. Y. Meng": [0, ["Symphony: A Simulation Backplane for Parallel Mixed-Mode Co-Simulation of VLSI Systems", ["Antonio R. W. Todesco", "Teresa H. Y. Meng"], "https://doi.org/10.1145/240518.240546", "dac", 1996]], "Peter Dahlgren": [0, ["Oscillation Control in Logic Simulation using Dynamic Dominance Grahps", ["Peter Dahlgren"], "https://doi.org/10.1145/240518.240547", "dac", 1996]], "Shi-Yu Huang": [0, ["Compact Vector Generation for Accurate Power Simulation", ["Shi-Yu Huang", "Kuang-Chien Chen", "Kwang-Ting Cheng", "Tien-Chien Lee"], "https://doi.org/10.1145/240518.240548", "dac", 1996], ["Error Correction Based on Verification Techniques", ["Shi-Yu Huang", "Kuang-Chien Chen", "Kwang-Ting Cheng"], "https://doi.org/10.1145/240518.240566", "dac", 1996]], "Kuang-Chien Chen": [0, ["Compact Vector Generation for Accurate Power Simulation", ["Shi-Yu Huang", "Kuang-Chien Chen", "Kwang-Ting Cheng", "Tien-Chien Lee"], "https://doi.org/10.1145/240518.240548", "dac", 1996], ["Error Correction Based on Verification Techniques", ["Shi-Yu Huang", "Kuang-Chien Chen", "Kwang-Ting Cheng"], "https://doi.org/10.1145/240518.240566", "dac", 1996]], "Kwang-Ting Cheng": [0, ["Compact Vector Generation for Accurate Power Simulation", ["Shi-Yu Huang", "Kuang-Chien Chen", "Kwang-Ting Cheng", "Tien-Chien Lee"], "https://doi.org/10.1145/240518.240548", "dac", 1996], ["Error Correction Based on Verification Techniques", ["Shi-Yu Huang", "Kuang-Chien Chen", "Kwang-Ting Cheng"], "https://doi.org/10.1145/240518.240566", "dac", 1996], ["Test Point Insertion: Scan Paths through Combinational Logic", ["Chih-Chang Lin", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng", "Mike Tien-Chien Lee"], "https://doi.org/10.1145/240518.240568", "dac", 1996], ["A New Hybrid Methodology for Power Estimation", ["David Ihsin Cheng", "Kwang-Ting Cheng", "Deborah C. Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/240518.240602", "dac", 1996]], "Tien-Chien Lee": [5.51272829468763e-11, ["Compact Vector Generation for Accurate Power Simulation", ["Shi-Yu Huang", "Kuang-Chien Chen", "Kwang-Ting Cheng", "Tien-Chien Lee"], "https://doi.org/10.1145/240518.240548", "dac", 1996]], "Chi-Ying Tsui": [0, ["Improving the Efficiency of Power Simulators by Input Vector Compaction", ["Chi-Ying Tsui", "Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/240518.240549", "dac", 1996]], "Radu Marculescu": [0, ["Improving the Efficiency of Power Simulators by Input Vector Compaction", ["Chi-Ying Tsui", "Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/240518.240549", "dac", 1996], ["Stochastic Sequential Machine Synthesis Targeting Constrained Sequence Generation", ["Diana Marculescu", "Radu Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/240518.240650", "dac", 1996]], "Diana Marculescu": [0, ["Improving the Efficiency of Power Simulators by Input Vector Compaction", ["Chi-Ying Tsui", "Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/240518.240549", "dac", 1996], ["Stochastic Sequential Machine Synthesis Targeting Constrained Sequence Generation", ["Diana Marculescu", "Radu Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/240518.240650", "dac", 1996]], "Idalina Videira": [0, ["Efficient Communication in a Design Environment", ["Idalina Videira", "Paulo Verissimo", "Helena Sarmento"], "https://doi.org/10.1145/240518.240550", "dac", 1996]], "Paulo Verissimo": [0, ["Efficient Communication in a Design Environment", ["Idalina Videira", "Paulo Verissimo", "Helena Sarmento"], "https://doi.org/10.1145/240518.240550", "dac", 1996]], "Helena Sarmento": [0, ["Efficient Communication in a Design Environment", ["Idalina Videira", "Paulo Verissimo", "Helena Sarmento"], "https://doi.org/10.1145/240518.240550", "dac", 1996]], "Peter R. Sutton": [0, ["A Description Language for Design Process Management", ["Peter R. Sutton", "Stephen W. Director"], "https://doi.org/10.1145/240518.240551", "dac", 1996]], "Stephen W. Director": [0, ["A Description Language for Design Process Management", ["Peter R. Sutton", "Stephen W. Director"], "https://doi.org/10.1145/240518.240551", "dac", 1996], ["Improved Tool and Data Selection in Task Management", ["John W. Hagerman", "Stephen W. Director"], "https://doi.org/10.1145/240518.240552", "dac", 1996]], "John W. Hagerman": [0, ["Improved Tool and Data Selection in Task Management", ["John W. Hagerman", "Stephen W. Director"], "https://doi.org/10.1145/240518.240552", "dac", 1996]], "Eric W. Johnson": [0, ["Application of a Markov Model to the Measurement, Simulation, and Diagnosis of an Iterative Design Process", ["Eric W. Johnson", "Luis A. Castillo", "Jay B. Brockman"], "https://doi.org/10.1145/240518.240553", "dac", 1996]], "Luis A. Castillo": [0, ["Application of a Markov Model to the Measurement, Simulation, and Diagnosis of an Iterative Design Process", ["Eric W. Johnson", "Luis A. Castillo", "Jay B. Brockman"], "https://doi.org/10.1145/240518.240553", "dac", 1996]], "Jay B. Brockman": [0, ["Application of a Markov Model to the Measurement, Simulation, and Diagnosis of an Iterative Design Process", ["Eric W. Johnson", "Luis A. Castillo", "Jay B. Brockman"], "https://doi.org/10.1145/240518.240553", "dac", 1996], ["A Methodology for Concurrent Fabrication Process/Cell Library Optimization", ["Arun N. Lokanathan", "Jay B. Brockman", "John E. Renaud"], "https://doi.org/10.1145/240518.240673", "dac", 1996]], "Richard L. Rudell": [0, ["Tutorial: Design of a Logic Synthesis System", ["Richard L. Rudell"], "https://doi.org/10.1145/240518.240554", "dac", 1996]], "Olivier Coudert": [0, ["On Solving Covering Problems", ["Olivier Coudert"], "https://doi.org/10.1145/240518.240555", "dac", 1996], ["New Algorithms for Gate Sizing: A Comparative Study", ["Olivier Coudert", "Ramsey W. Haddad", "Srilatha Manne"], "https://doi.org/10.1145/240518.240658", "dac", 1996]], "Sungju Park": [0.8574278503656387, ["A New Complete Diagnosis Patterns for Wiring Interconnects", ["Sungju Park"], "https://doi.org/10.1145/240518.240556", "dac", 1996]], "Chih-Ang Chen": [0, ["A Satisfiability-Based Test Generator for Path Delay Faults in Combinational Circuts", ["Chih-Ang Chen", "Sandeep K. Gupta"], "https://doi.org/10.1145/240518.240557", "dac", 1996]], "Irith Pomeranz": [0, ["On Static Compaction of Test Sequences for Synchronous Sequential Circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/240518.240558", "dac", 1996]], "Sudhakar M. Reddy": [0, ["On Static Compaction of Test Sequences for Synchronous Sequential Circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/240518.240558", "dac", 1996]], "Bulent Basaran": [0, ["An O(n) Algorithm for Transistor Stacking with Performance Constraints", ["Bulent Basaran", "Rob A. Rutenbar"], "https://doi.org/10.1145/240518.240559", "dac", 1996]], "Rob A. Rutenbar": [0, ["An O(n) Algorithm for Transistor Stacking with Performance Constraints", ["Bulent Basaran", "Rob A. Rutenbar"], "https://doi.org/10.1145/240518.240559", "dac", 1996], ["Synthesis Tools for Mixed-Signal ICs: Progress on Frontend and Backend Strategies", ["L. Richard Carley", "Georges G. E. Gielen", "Rob A. Rutenbar", "Willy M. C. Sansen"], "https://doi.org/10.1145/240518.240573", "dac", 1996]], "Paolo Miliozzi": [0, ["Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design", ["Paolo Miliozzi", "Iasson Vassiliou", "Edoardo Charbon", "Enrico Malavasi", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240560", "dac", 1996]], "Iasson Vassiliou": [0, ["Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design", ["Paolo Miliozzi", "Iasson Vassiliou", "Edoardo Charbon", "Enrico Malavasi", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240560", "dac", 1996]], "Edoardo Charbon": [0, ["Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design", ["Paolo Miliozzi", "Iasson Vassiliou", "Edoardo Charbon", "Enrico Malavasi", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240560", "dac", 1996]], "Enrico Malavasi": [0, ["Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design", ["Paolo Miliozzi", "Iasson Vassiliou", "Edoardo Charbon", "Enrico Malavasi", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240560", "dac", 1996], ["Enhanced Network Flow Algorithm for Yield Optimization", ["Cyrus Bamji", "Enrico Malavasi"], "https://doi.org/10.1145/240518.240660", "dac", 1996]], "Sanjay Sawant": [0, ["RTL Emulation: The Next Leap in System Verification", ["Sanjay Sawant", "Paul Giordano"], "https://doi.org/10.1145/240518.240561", "dac", 1996]], "Paul Giordano": [0, ["RTL Emulation: The Next Leap in System Verification", ["Sanjay Sawant", "Paul Giordano"], "https://doi.org/10.1145/240518.240561", "dac", 1996]], "Carsten Borchers": [0, ["Equation-Based Behavioral Model Generation for Nonlinear Analog Circuits", ["Carsten Borchers", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/240518.240562", "dac", 1996]], "Lars Hedrich": [0, ["Equation-Based Behavioral Model Generation for Nonlinear Analog Circuits", ["Carsten Borchers", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/240518.240562", "dac", 1996]], "Erich Barke": [0, ["Equation-Based Behavioral Model Generation for Nonlinear Analog Circuits", ["Carsten Borchers", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/240518.240562", "dac", 1996]], "Chien-Chung Tsai": [0, ["Multilevel Logic Synthesis for Arithmetic Functions", ["Chien-Chung Tsai", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/240518.240563", "dac", 1996]], "Malgorzata Marek-Sadowska": [0, ["Multilevel Logic Synthesis for Arithmetic Functions", ["Chien-Chung Tsai", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/240518.240563", "dac", 1996], ["Test Point Insertion: Scan Paths through Combinational Logic", ["Chih-Chang Lin", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng", "Mike Tien-Chien Lee"], "https://doi.org/10.1145/240518.240568", "dac", 1996], ["A New Hybrid Methodology for Power Estimation", ["David Ihsin Cheng", "Kwang-Ting Cheng", "Deborah C. Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/240518.240602", "dac", 1996]], "Jeffery P. Hansen": [0, ["Synthesis by Spectral Translation Using Boolean Decision Diagrams", ["Jeffery P. Hansen", "Masatoshi Sekine"], "https://doi.org/10.1145/240518.240564", "dac", 1996]], "Masatoshi Sekine": [0, ["Synthesis by Spectral Translation Using Boolean Decision Diagrams", ["Jeffery P. Hansen", "Masatoshi Sekine"], "https://doi.org/10.1145/240518.240564", "dac", 1996]], "Shashidhar Thakur": [0, ["Delay Minimal Decomposition of Multiplexers in Technology Mapping", ["Shashidhar Thakur", "D. F. Wong", "Shankar Krishnamoorthy"], "https://doi.org/10.1145/240518.240565", "dac", 1996]], "D. F. Wong": [0, ["Delay Minimal Decomposition of Multiplexers in Technology Mapping", ["Shashidhar Thakur", "D. F. Wong", "Shankar Krishnamoorthy"], "https://doi.org/10.1145/240518.240565", "dac", 1996], ["Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation", ["Chung-Ping Chen", "Yao-Wen Chang", "D. F. Wong"], "https://doi.org/10.1145/240518.240596", "dac", 1996], ["Optimal Wire-Sizing Formular Under the Elmore Delay Model", ["Chung-Ping Chen", "Yao-Ping Chen", "D. F. Wong"], "https://doi.org/10.1145/240518.240611", "dac", 1996]], "Shankar Krishnamoorthy": [0, ["Delay Minimal Decomposition of Multiplexers in Technology Mapping", ["Shashidhar Thakur", "D. F. Wong", "Shankar Krishnamoorthy"], "https://doi.org/10.1145/240518.240565", "dac", 1996]], "Chau-Shen Chen": [0, ["Layout Driven Selecting and Chaining of Partial Scan", ["Chau-Shen Chen", "Kuang-Hui Lin", "TingTing Hwang"], "https://doi.org/10.1145/240518.240567", "dac", 1996]], "Kuang-Hui Lin": [0, ["Layout Driven Selecting and Chaining of Partial Scan", ["Chau-Shen Chen", "Kuang-Hui Lin", "TingTing Hwang"], "https://doi.org/10.1145/240518.240567", "dac", 1996]], "TingTing Hwang": [2.0288438897647643e-11, ["Layout Driven Selecting and Chaining of Partial Scan", ["Chau-Shen Chen", "Kuang-Hui Lin", "TingTing Hwang"], "https://doi.org/10.1145/240518.240567", "dac", 1996]], "Chih-Chang Lin": [0, ["Test Point Insertion: Scan Paths through Combinational Logic", ["Chih-Chang Lin", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng", "Mike Tien-Chien Lee"], "https://doi.org/10.1145/240518.240568", "dac", 1996]], "Mike Tien-Chien Lee": [5.51272829468763e-11, ["Test Point Insertion: Scan Paths through Combinational Logic", ["Chih-Chang Lin", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng", "Mike Tien-Chien Lee"], "https://doi.org/10.1145/240518.240568", "dac", 1996], ["Domain-Specific High-Level Modeling and Synthesis for ATM Switch Design Using VHDL", ["Mike Tien-Chien Lee", "Yu-Chin Hsu", "Ben Chen", "Masahiro Fujita"], "https://doi.org/10.1145/240518.240629", "dac", 1996], ["Using Register-Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures", ["Guido Araujo", "Sharad Malik", "Mike Tien-Chien Lee"], "https://doi.org/10.1145/240518.240630", "dac", 1996]], "Huoy-Yu Liou": [0, ["Area Efficient Pipelined Pseudo-Exhaustive Testing with Retiming", ["Huoy-Yu Liou", "Ting-Ting Y. Lin", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240569", "dac", 1996]], "Ting-Ting Y. Lin": [0, ["Area Efficient Pipelined Pseudo-Exhaustive Testing with Retiming", ["Huoy-Yu Liou", "Ting-Ting Y. Lin", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240569", "dac", 1996], ["New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing", ["John Lillis", "Chung-Kuan Cheng", "Ting-Ting Y. Lin", "Chin-Yen Ho"], "https://doi.org/10.1145/240518.240594", "dac", 1996]], "Kevin J. Kerns": [0, ["Stable and Efficient Reduction of Large, Multiport RC Networks by Pole Analysis via Congruence Transformations", ["Kevin J. Kerns", "Andrew T. Yang"], "https://doi.org/10.1145/240518.240570", "dac", 1996]], "Andrew T. Yang": [8.938485951404118e-09, ["Stable and Efficient Reduction of Large, Multiport RC Networks by Pole Analysis via Congruence Transformations", ["Kevin J. Kerns", "Andrew T. Yang"], "https://doi.org/10.1145/240518.240570", "dac", 1996]], "Jaijeet S. Roychowdhury": [0, ["Homotopy Techniques for Obtaining a DC Solution of Large-Scale MOS Circuits", ["Jaijeet S. Roychowdhury", "Robert C. Melville"], "https://doi.org/10.1145/240518.240571", "dac", 1996]], "Robert C. Melville": [0, ["Homotopy Techniques for Obtaining a DC Solution of Large-Scale MOS Circuits", ["Jaijeet S. Roychowdhury", "Robert C. Melville"], "https://doi.org/10.1145/240518.240571", "dac", 1996]], "Ricardo Telichevesky": [0, ["Efficient AC and Noise Analysis of Two-Tone RF Circuits", ["Ricardo Telichevesky", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/240518.240572", "dac", 1996]], "Kenneth S. Kundert": [0, ["Efficient AC and Noise Analysis of Two-Tone RF Circuits", ["Ricardo Telichevesky", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/240518.240572", "dac", 1996]], "Jacob White": [0, ["Efficient AC and Noise Analysis of Two-Tone RF Circuits", ["Ricardo Telichevesky", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/240518.240572", "dac", 1996]], "L. Richard Carley": [0, ["Synthesis Tools for Mixed-Signal ICs: Progress on Frontend and Backend Strategies", ["L. Richard Carley", "Georges G. E. Gielen", "Rob A. Rutenbar", "Willy M. C. Sansen"], "https://doi.org/10.1145/240518.240573", "dac", 1996]], "Georges G. E. Gielen": [0, ["Synthesis Tools for Mixed-Signal ICs: Progress on Frontend and Backend Strategies", ["L. Richard Carley", "Georges G. E. Gielen", "Rob A. Rutenbar", "Willy M. C. Sansen"], "https://doi.org/10.1145/240518.240573", "dac", 1996]], "Willy M. C. Sansen": [0, ["Synthesis Tools for Mixed-Signal ICs: Progress on Frontend and Backend Strategies", ["L. Richard Carley", "Georges G. E. Gielen", "Rob A. Rutenbar", "Willy M. C. Sansen"], "https://doi.org/10.1145/240518.240573", "dac", 1996]], "Anoosh Hosseini": [0, ["Code Generation and Analysis for the Functional Verification of Microprocessors", ["Anoosh Hosseini", "Dimitrios Mavroidis", "Pavlos Konas"], "https://doi.org/10.1145/240518.240574", "dac", 1996]], "Dimitrios Mavroidis": [0, ["Code Generation and Analysis for the Functional Verification of Microprocessors", ["Anoosh Hosseini", "Dimitrios Mavroidis", "Pavlos Konas"], "https://doi.org/10.1145/240518.240574", "dac", 1996]], "Pavlos Konas": [0, ["Code Generation and Analysis for the Functional Verification of Microprocessors", ["Anoosh Hosseini", "Dimitrios Mavroidis", "Pavlos Konas"], "https://doi.org/10.1145/240518.240574", "dac", 1996]], "Val Popescu": [0, ["Innovative Verification Strategy Reduces Design Cycle Time for High-End Sparc Processor", ["Val Popescu", "Bill McNamara"], "https://doi.org/10.1145/240518.240577", "dac", 1996]], "Bill McNamara": [0, ["Innovative Verification Strategy Reduces Design Cycle Time for High-End Sparc Processor", ["Val Popescu", "Bill McNamara"], "https://doi.org/10.1145/240518.240577", "dac", 1996]], "Gopi Ganapathy": [0, ["Hardware Emulation for Functional Verification of K5", ["Gopi Ganapathy", "Ram Narayan", "Glenn Jorden", "Denzil Fernandez", "Ming Wang", "Jim Nishimura"], "https://doi.org/10.1145/240518.240578", "dac", 1996]], "Ram Narayan": [0, ["Hardware Emulation for Functional Verification of K5", ["Gopi Ganapathy", "Ram Narayan", "Glenn Jorden", "Denzil Fernandez", "Ming Wang", "Jim Nishimura"], "https://doi.org/10.1145/240518.240578", "dac", 1996]], "Glenn Jorden": [0, ["Hardware Emulation for Functional Verification of K5", ["Gopi Ganapathy", "Ram Narayan", "Glenn Jorden", "Denzil Fernandez", "Ming Wang", "Jim Nishimura"], "https://doi.org/10.1145/240518.240578", "dac", 1996]], "Denzil Fernandez": [0, ["Hardware Emulation for Functional Verification of K5", ["Gopi Ganapathy", "Ram Narayan", "Glenn Jorden", "Denzil Fernandez", "Ming Wang", "Jim Nishimura"], "https://doi.org/10.1145/240518.240578", "dac", 1996]], "Ming Wang": [0.0060784968081861734, ["Hardware Emulation for Functional Verification of K5", ["Gopi Ganapathy", "Ram Narayan", "Glenn Jorden", "Denzil Fernandez", "Ming Wang", "Jim Nishimura"], "https://doi.org/10.1145/240518.240578", "dac", 1996]], "Jim Nishimura": [0, ["Hardware Emulation for Functional Verification of K5", ["Gopi Ganapathy", "Ram Narayan", "Glenn Jorden", "Denzil Fernandez", "Ming Wang", "Jim Nishimura"], "https://doi.org/10.1145/240518.240578", "dac", 1996]], "James Monaco": [0, ["Functional Verification Methodology for the PowerPC 604 Microprocessor", ["James Monaco", "David Holloway", "Rajesh Raina"], "https://doi.org/10.1145/240518.240579", "dac", 1996]], "David Holloway": [0, ["Functional Verification Methodology for the PowerPC 604 Microprocessor", ["James Monaco", "David Holloway", "Rajesh Raina"], "https://doi.org/10.1145/240518.240579", "dac", 1996]], "Rajesh Raina": [0, ["Functional Verification Methodology for the PowerPC 604 Microprocessor", ["James Monaco", "David Holloway", "Rajesh Raina"], "https://doi.org/10.1145/240518.240579", "dac", 1996]], "Michael Kantrowitz": [0, ["I'm Done Simulating: Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor", ["Michael Kantrowitz", "Lisa M. Noack"], "https://doi.org/10.1145/240518.240580", "dac", 1996]], "Lisa M. Noack": [0, ["I'm Done Simulating: Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor", ["Michael Kantrowitz", "Lisa M. Noack"], "https://doi.org/10.1145/240518.240580", "dac", 1996]], "Anand Raghunathan": [0, ["Glitch Analysis and Reduction in Register Transfer Level", ["Anand Raghunathan", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1145/240518.240581", "dac", 1996]], "Niraj K. Jha": [0, ["Glitch Analysis and Reduction in Register Transfer Level", ["Anand Raghunathan", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1145/240518.240581", "dac", 1996]], "Mark Spining": [0, ["An Effective Power Management Scheme for RTL Design Based on Multiple Clocks", ["Christos A. Papachristou", "Mark Spining", "Mehrdad Nourani"], "https://doi.org/10.1145/240518.240582", "dac", 1996]], "Mehrdad Nourani": [0, ["An Effective Power Management Scheme for RTL Design Based on Multiple Clocks", ["Christos A. Papachristou", "Mark Spining", "Mehrdad Nourani"], "https://doi.org/10.1145/240518.240582", "dac", 1996]], "Mani B. Srivastava": [0, ["Power Optimization in Programmable Processors and ASIC Implementations of Linear Systems: Transformation-based Approach", ["Mani B. Srivastava", "Miodrag Potkonjak"], "https://doi.org/10.1145/240518.240583", "dac", 1996]], "Miodrag Potkonjak": [0, ["Power Optimization in Programmable Processors and ASIC Implementations of Linear Systems: Transformation-based Approach", ["Mani B. Srivastava", "Miodrag Potkonjak"], "https://doi.org/10.1145/240518.240583", "dac", 1996], ["Optimizing Systems for Effective Block-Processing: The k-Delay Problem", ["Kumar N. Lalgudi", "Marios C. Papaefthymiou", "Miodrag Potkonjak"], "https://doi.org/10.1145/240518.240653", "dac", 1996]], "Jose Monteiro": [0, ["Scheduling Techniques to Enable Power Management", ["Jose Monteiro", "Srinivas Devadas", "Pranav Ashar", "Ashutosh Mauskar"], "https://doi.org/10.1145/240518.240584", "dac", 1996]], "Srinivas Devadas": [0, ["Scheduling Techniques to Enable Power Management", ["Jose Monteiro", "Srinivas Devadas", "Pranav Ashar", "Ashutosh Mauskar"], "https://doi.org/10.1145/240518.240584", "dac", 1996]], "Pranav Ashar": [0, ["Scheduling Techniques to Enable Power Management", ["Jose Monteiro", "Srinivas Devadas", "Pranav Ashar", "Ashutosh Mauskar"], "https://doi.org/10.1145/240518.240584", "dac", 1996]], "Ashutosh Mauskar": [0, ["Scheduling Techniques to Enable Power Management", ["Jose Monteiro", "Srinivas Devadas", "Pranav Ashar", "Ashutosh Mauskar"], "https://doi.org/10.1145/240518.240584", "dac", 1996]], "Aurobindo Dasgupta": [0, ["Electromigration Reliability Enhancement via Bus Activity Distribution", ["Aurobindo Dasgupta", "Ramesh Karri"], "https://doi.org/10.1145/240518.240585", "dac", 1996], ["Hot-Carrier Reliability Enhancement via Input Reordering and Transistor Sizing", ["Aurobindo Dasgupta", "Ramesh Karri"], "https://doi.org/10.1145/240518.240672", "dac", 1996]], "Byron Krauter": [0, ["A Sparse Image Method for BEM Capacitance Extraction", ["Byron Krauter", "Yu Xia", "E. Aykut Dengi", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240586", "dac", 1996]], "Yu Xia": [0, ["A Sparse Image Method for BEM Capacitance Extraction", ["Byron Krauter", "Yu Xia", "E. Aykut Dengi", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240586", "dac", 1996]], "E. Aykut Dengi": [0, ["A Sparse Image Method for BEM Capacitance Extraction", ["Byron Krauter", "Yu Xia", "E. Aykut Dengi", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240586", "dac", 1996]], "Lawrence T. Pileggi": [0, ["A Sparse Image Method for BEM Capacitance Extraction", ["Byron Krauter", "Yu Xia", "E. Aykut Dengi", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240586", "dac", 1996], ["RC-Interconnect Macromodels for Timing Simulation", ["Florentin Dartu", "Bogdan Tutuianu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240621", "dac", 1996], ["An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response", ["Bogdan Tutuianu", "Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240634", "dac", 1996]], "Narayan R. Aluru": [0, ["A Parallel Precorrected FFT Based Capacitance Extraction Program for Signal Integrity Analysis", ["Narayan R. Aluru", "V. B. Nadkarni", "James White"], "https://doi.org/10.1145/240518.240587", "dac", 1996]], "V. B. Nadkarni": [0, ["A Parallel Precorrected FFT Based Capacitance Extraction Program for Signal Integrity Analysis", ["Narayan R. Aluru", "V. B. Nadkarni", "James White"], "https://doi.org/10.1145/240518.240587", "dac", 1996]], "James White": [0, ["A Parallel Precorrected FFT Based Capacitance Extraction Program for Signal Integrity Analysis", ["Narayan R. Aluru", "V. B. Nadkarni", "James White"], "https://doi.org/10.1145/240518.240587", "dac", 1996]], "Johannes Tausch": [0, ["Multipole Accelerated Capacitance Calculation for Structures with Multiple Dielectrics with high Permittivity Ratios", ["Johannes Tausch", "Jacob K. White"], "https://doi.org/10.1145/240518.240588", "dac", 1996]], "Jacob K. White": [0, ["Multipole Accelerated Capacitance Calculation for Structures with Multiple Dielectrics with high Permittivity Ratios", ["Johannes Tausch", "Jacob K. White"], "https://doi.org/10.1145/240518.240588", "dac", 1996]], "Weikai Sun": [9.803704514865785e-09, ["Fast Parameters Extraction of General Three-Dimension Interconnects Using Geometry Independent Measured Equation of Invariance", ["Weikai Sun", "Wayne Wei-Ming Dai", "Wei Hong II"], "https://doi.org/10.1145/240518.240589", "dac", 1996]], "Wayne Wei-Ming Dai": [0, ["Fast Parameters Extraction of General Three-Dimension Interconnects Using Geometry Independent Measured Equation of Invariance", ["Weikai Sun", "Wayne Wei-Ming Dai", "Wei Hong II"], "https://doi.org/10.1145/240518.240589", "dac", 1996], ["Useful-Skew Clock Routing With Gate Sizing for Low Power Design", ["Joe G. Xi", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/240518.240592", "dac", 1996]], "Wei Hong II": [0, ["Fast Parameters Extraction of General Three-Dimension Interconnects Using Geometry Independent Measured Equation of Invariance", ["Weikai Sun", "Wayne Wei-Ming Dai", "Wei Hong II"], "https://doi.org/10.1145/240518.240589", "dac", 1996]], "Joel R. Philips": [0, ["Efficient Full-Wave Electromagnetic Analysis via Model-Order Reduction of Fast Integral Transforms", ["Joel R. Philips", "Eli Chiprout", "David D. Ling"], "https://doi.org/10.1145/240518.240590", "dac", 1996]], "Eli Chiprout": [0, ["Efficient Full-Wave Electromagnetic Analysis via Model-Order Reduction of Fast Integral Transforms", ["Joel R. Philips", "Eli Chiprout", "David D. Ling"], "https://doi.org/10.1145/240518.240590", "dac", 1996]], "David D. Ling": [0, ["Efficient Full-Wave Electromagnetic Analysis via Model-Order Reduction of Fast Integral Transforms", ["Joel R. Philips", "Eli Chiprout", "David D. Ling"], "https://doi.org/10.1145/240518.240590", "dac", 1996]], "Joe G. Xi": [0, ["Useful-Skew Clock Routing With Gate Sizing for Low Power Design", ["Joe G. Xi", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/240518.240592", "dac", 1996]], "Radenko Cvijetic": [0, ["Sizing of Clock Distribution Networks for High Performance CPU Chips", ["Madhav P. Desai", "Radenko Cvijetic", "James Jensen"], "https://doi.org/10.1145/240518.240593", "dac", 1996]], "James Jensen": [0, ["Sizing of Clock Distribution Networks for High Performance CPU Chips", ["Madhav P. Desai", "Radenko Cvijetic", "James Jensen"], "https://doi.org/10.1145/240518.240593", "dac", 1996]], "Chin-Yen Ho": [0, ["New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing", ["John Lillis", "Chung-Kuan Cheng", "Ting-Ting Y. Lin", "Chin-Yen Ho"], "https://doi.org/10.1145/240518.240594", "dac", 1996]], "Jaewon Oh": [0.8390696942806244, ["Constructing Lower and Upper Bounded Delay Routing Trees Using Linear Programming", ["Jaewon Oh", "Iksoo Pyo", "Massoud Pedram"], "https://doi.org/10.1145/240518.240595", "dac", 1996]], "Iksoo Pyo": [0, ["Constructing Lower and Upper Bounded Delay Routing Trees Using Linear Programming", ["Jaewon Oh", "Iksoo Pyo", "Massoud Pedram"], "https://doi.org/10.1145/240518.240595", "dac", 1996]], "Chung-Ping Chen": [0, ["Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation", ["Chung-Ping Chen", "Yao-Wen Chang", "D. F. Wong"], "https://doi.org/10.1145/240518.240596", "dac", 1996], ["Optimal Wire-Sizing Formular Under the Elmore Delay Model", ["Chung-Ping Chen", "Yao-Ping Chen", "D. F. Wong"], "https://doi.org/10.1145/240518.240611", "dac", 1996]], "Yao-Wen Chang": [4.253035257306692e-08, ["Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation", ["Chung-Ping Chen", "Yao-Wen Chang", "D. F. Wong"], "https://doi.org/10.1145/240518.240596", "dac", 1996]], "Robert C. Hutchins": [0, ["How to Write Awk and Perl Scripts to Enable Your EDA Tools to Work Together", ["Robert C. Hutchins", "Shankar Hemmady"], "https://doi.org/10.1145/240518.240597", "dac", 1996]], "Shankar Hemmady": [0, ["How to Write Awk and Perl Scripts to Enable Your EDA Tools to Work Together", ["Robert C. Hutchins", "Shankar Hemmady"], "https://doi.org/10.1145/240518.240597", "dac", 1996]], "K. D. Jones": [0, ["The Automatic Generation of Functional Test Vectors for Rambus Designs", ["K. D. Jones", "J. P. Privitera"], "https://doi.org/10.1145/240518.240598", "dac", 1996]], "J. P. Privitera": [0, ["The Automatic Generation of Functional Test Vectors for Rambus Designs", ["K. D. Jones", "J. P. Privitera"], "https://doi.org/10.1145/240518.240598", "dac", 1996]], "Francoise Casaubieilh": [0, ["Functional Verification Methodology of Chameleon Processor", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", "dac", 1996]], "Anthony McIsaac": [0, ["Functional Verification Methodology of Chameleon Processor", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", "dac", 1996]], "Mike Benjamin": [0, ["Functional Verification Methodology of Chameleon Processor", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", "dac", 1996]], "Mike Bartley": [0, ["Functional Verification Methodology of Chameleon Processor", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", "dac", 1996]], "Francois Pogodalla": [0, ["Functional Verification Methodology of Chameleon Processor", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", "dac", 1996]], "Frederic Rocheteau": [0, ["Functional Verification Methodology of Chameleon Processor", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", "dac", 1996]], "Mohamed Belhadj": [0, ["Functional Verification Methodology of Chameleon Processor", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", "dac", 1996]], "Jeremy Eggleton": [0, ["Functional Verification Methodology of Chameleon Processor", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", "dac", 1996]], "Gerard Mas": [0, ["Functional Verification Methodology of Chameleon Processor", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", "dac", 1996]], "Geoff Barrett": [0, ["Functional Verification Methodology of Chameleon Processor", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", "dac", 1996]], "Christian Berthet": [0, ["Functional Verification Methodology of Chameleon Processor", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", "dac", 1996]], "Stephen Dean Brown": [0, ["Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools", ["Stephen Dean Brown", "Naraig Manjikian", "Zvonko G. Vranesic", "S. Caranci", "A. Grbic", "R. Grindley", "M. Gusat", "K. Loveless", "Zeljko Zilic", "Sinisa Srbljic"], "https://doi.org/10.1145/240518.240600", "dac", 1996]], "Naraig Manjikian": [0, ["Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools", ["Stephen Dean Brown", "Naraig Manjikian", "Zvonko G. Vranesic", "S. Caranci", "A. Grbic", "R. Grindley", "M. Gusat", "K. Loveless", "Zeljko Zilic", "Sinisa Srbljic"], "https://doi.org/10.1145/240518.240600", "dac", 1996]], "Zvonko G. Vranesic": [0, ["Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools", ["Stephen Dean Brown", "Naraig Manjikian", "Zvonko G. Vranesic", "S. Caranci", "A. Grbic", "R. Grindley", "M. Gusat", "K. Loveless", "Zeljko Zilic", "Sinisa Srbljic"], "https://doi.org/10.1145/240518.240600", "dac", 1996]], "S. Caranci": [0, ["Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools", ["Stephen Dean Brown", "Naraig Manjikian", "Zvonko G. Vranesic", "S. Caranci", "A. Grbic", "R. Grindley", "M. Gusat", "K. Loveless", "Zeljko Zilic", "Sinisa Srbljic"], "https://doi.org/10.1145/240518.240600", "dac", 1996]], "A. Grbic": [0, ["Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools", ["Stephen Dean Brown", "Naraig Manjikian", "Zvonko G. Vranesic", "S. Caranci", "A. Grbic", "R. Grindley", "M. Gusat", "K. Loveless", "Zeljko Zilic", "Sinisa Srbljic"], "https://doi.org/10.1145/240518.240600", "dac", 1996]], "R. Grindley": [0, ["Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools", ["Stephen Dean Brown", "Naraig Manjikian", "Zvonko G. Vranesic", "S. Caranci", "A. Grbic", "R. Grindley", "M. Gusat", "K. Loveless", "Zeljko Zilic", "Sinisa Srbljic"], "https://doi.org/10.1145/240518.240600", "dac", 1996]], "M. Gusat": [0, ["Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools", ["Stephen Dean Brown", "Naraig Manjikian", "Zvonko G. Vranesic", "S. Caranci", "A. Grbic", "R. Grindley", "M. Gusat", "K. Loveless", "Zeljko Zilic", "Sinisa Srbljic"], "https://doi.org/10.1145/240518.240600", "dac", 1996]], "K. Loveless": [0, ["Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools", ["Stephen Dean Brown", "Naraig Manjikian", "Zvonko G. Vranesic", "S. Caranci", "A. Grbic", "R. Grindley", "M. Gusat", "K. Loveless", "Zeljko Zilic", "Sinisa Srbljic"], "https://doi.org/10.1145/240518.240600", "dac", 1996]], "Zeljko Zilic": [0, ["Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools", ["Stephen Dean Brown", "Naraig Manjikian", "Zvonko G. Vranesic", "S. Caranci", "A. Grbic", "R. Grindley", "M. Gusat", "K. Loveless", "Zeljko Zilic", "Sinisa Srbljic"], "https://doi.org/10.1145/240518.240600", "dac", 1996]], "Sinisa Srbljic": [0, ["Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools", ["Stephen Dean Brown", "Naraig Manjikian", "Zvonko G. Vranesic", "S. Caranci", "A. Grbic", "R. Grindley", "M. Gusat", "K. Loveless", "Zeljko Zilic", "Sinisa Srbljic"], "https://doi.org/10.1145/240518.240600", "dac", 1996]], "Alessandro Bogliolo": [0, ["Power Estimation of Cell-Based CMOS Circuits", ["Alessandro Bogliolo", "Luca Benini", "Bruno Ricco"], "https://doi.org/10.1145/240518.240601", "dac", 1996]], "Luca Benini": [0, ["Power Estimation of Cell-Based CMOS Circuits", ["Alessandro Bogliolo", "Luca Benini", "Bruno Ricco"], "https://doi.org/10.1145/240518.240601", "dac", 1996]], "Bruno Ricco": [0, ["Power Estimation of Cell-Based CMOS Circuits", ["Alessandro Bogliolo", "Luca Benini", "Bruno Ricco"], "https://doi.org/10.1145/240518.240601", "dac", 1996]], "David Ihsin Cheng": [0, ["A New Hybrid Methodology for Power Estimation", ["David Ihsin Cheng", "Kwang-Ting Cheng", "Deborah C. Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/240518.240602", "dac", 1996]], "Deborah C. Wang": [2.2907745700351256e-09, ["A New Hybrid Methodology for Power Estimation", ["David Ihsin Cheng", "Kwang-Ting Cheng", "Deborah C. Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/240518.240602", "dac", 1996]], "Yong Je Lim": [0.6966285705566406, ["A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits", ["Yong Je Lim", "Kyung-Im Son", "Heung-Joon Park", "Mani Soma"], "https://doi.org/10.1145/240518.240603", "dac", 1996]], "Kyung-Im Son": [0.9996657520532608, ["A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits", ["Yong Je Lim", "Kyung-Im Son", "Heung-Joon Park", "Mani Soma"], "https://doi.org/10.1145/240518.240603", "dac", 1996]], "Heung-Joon Park": [0.9999668300151825, ["A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits", ["Yong Je Lim", "Kyung-Im Son", "Heung-Joon Park", "Mani Soma"], "https://doi.org/10.1145/240518.240603", "dac", 1996]], "Mani Soma": [0, ["A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits", ["Yong Je Lim", "Kyung-Im Son", "Heung-Joon Park", "Mani Soma"], "https://doi.org/10.1145/240518.240603", "dac", 1996]], "Sunil P. Khatri": [0, ["Engineering Change in a Non-Deterministic FSM Setting", ["Sunil P. Khatri", "Amit Narayan", "Sriram C. Krishnan", "Kenneth L. McMillan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240604", "dac", 1996]], "Amit Narayan": [0, ["Engineering Change in a Non-Deterministic FSM Setting", ["Sunil P. Khatri", "Amit Narayan", "Sriram C. Krishnan", "Kenneth L. McMillan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240604", "dac", 1996]], "Sriram C. Krishnan": [0, ["Engineering Change in a Non-Deterministic FSM Setting", ["Sunil P. Khatri", "Amit Narayan", "Sriram C. Krishnan", "Kenneth L. McMillan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240604", "dac", 1996]], "Kenneth L. McMillan": [0, ["Engineering Change in a Non-Deterministic FSM Setting", ["Sunil P. Khatri", "Amit Narayan", "Sriram C. Krishnan", "Kenneth L. McMillan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240604", "dac", 1996]], "Robert K. Brayton": [0, ["Engineering Change in a Non-Deterministic FSM Setting", ["Sunil P. Khatri", "Amit Narayan", "Sriram C. Krishnan", "Kenneth L. McMillan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240604", "dac", 1996], ["High Performance BDD Package By Exploiting Memory Hiercharchy", ["Jagesh V. Sanghavi", "Rajeev K. Ranjan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240638", "dac", 1996]], "Mahesh A. Iyer": [0, ["Identifying Sequential Redundancies Without Search", ["Mahesh A. Iyer", "David E. Long", "Miron Abramovici"], "https://doi.org/10.1145/240518.240605", "dac", 1996]], "David E. Long": [0, ["Identifying Sequential Redundancies Without Search", ["Mahesh A. Iyer", "David E. Long", "Miron Abramovici"], "https://doi.org/10.1145/240518.240605", "dac", 1996]], "Miron Abramovici": [0, ["Identifying Sequential Redundancies Without Search", ["Mahesh A. Iyer", "David E. Long", "Miron Abramovici"], "https://doi.org/10.1145/240518.240605", "dac", 1996]], "Hiroyuki Higuchi": [0, ["A Fast State Reduction Algorithm for Incompletely Specified Finite State Machines", ["Hiroyuki Higuchi", "Yusuke Matsunaga"], "https://doi.org/10.1145/240518.240606", "dac", 1996]], "Yusuke Matsunaga": [0, ["A Fast State Reduction Algorithm for Incompletely Specified Finite State Machines", ["Hiroyuki Higuchi", "Yusuke Matsunaga"], "https://doi.org/10.1145/240518.240606", "dac", 1996], ["An Efficient Equivalence Checker for Combinational Circuits", ["Yusuke Matsunaga"], "https://doi.org/10.1145/240518.240637", "dac", 1996]], "Fabrizio Ferrandi": [0, ["Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques", ["Fabrizio Ferrandi", "Franco Fummi", "Enrico Macii", "Massimo Poncino", "Donatella Sciuto"], "https://doi.org/10.1145/240518.240607", "dac", 1996]], "Franco Fummi": [0, ["Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques", ["Fabrizio Ferrandi", "Franco Fummi", "Enrico Macii", "Massimo Poncino", "Donatella Sciuto"], "https://doi.org/10.1145/240518.240607", "dac", 1996]], "Enrico Macii": [0, ["Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques", ["Fabrizio Ferrandi", "Franco Fummi", "Enrico Macii", "Massimo Poncino", "Donatella Sciuto"], "https://doi.org/10.1145/240518.240607", "dac", 1996]], "Massimo Poncino": [0, ["Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques", ["Fabrizio Ferrandi", "Franco Fummi", "Enrico Macii", "Massimo Poncino", "Donatella Sciuto"], "https://doi.org/10.1145/240518.240607", "dac", 1996]], "Donatella Sciuto": [0, ["Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques", ["Fabrizio Ferrandi", "Franco Fummi", "Enrico Macii", "Massimo Poncino", "Donatella Sciuto"], "https://doi.org/10.1145/240518.240607", "dac", 1996]], "Andreas Koch": [0, ["Module Compaction in FPGA-based Regular Datapaths", ["Andreas Koch"], "https://doi.org/10.1145/240518.240608", "dac", 1996]], "Ming-Ter Kuo": [0, ["Network Partitioning into Tree Hierarchies", ["Ming-Ter Kuo", "Lung-Tien Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240609", "dac", 1996]], "Danny Z. Chen": [0, ["Efficient Approximation Algorithms for Floorplan Area Minimization", ["Danny Z. Chen", "Xiaobo Hu"], "https://doi.org/10.1145/240518.240610", "dac", 1996]], "Xiaobo Hu": [0, ["Efficient Approximation Algorithms for Floorplan Area Minimization", ["Danny Z. Chen", "Xiaobo Hu"], "https://doi.org/10.1145/240518.240610", "dac", 1996]], "Yao-Ping Chen": [0, ["Optimal Wire-Sizing Formular Under the Elmore Delay Model", ["Chung-Ping Chen", "Yao-Ping Chen", "D. F. Wong"], "https://doi.org/10.1145/240518.240611", "dac", 1996]], "Tetsuya Fujimoto": [0, ["VLSI Design and System Level Verification for the Mini-Disc", ["Tetsuya Fujimoto", "Takashi Kambe"], "https://doi.org/10.1145/240518.240612", "dac", 1996]], "Takashi Kambe": [0, ["VLSI Design and System Level Verification for the Mini-Disc", ["Tetsuya Fujimoto", "Takashi Kambe"], "https://doi.org/10.1145/240518.240612", "dac", 1996]], "Hisakazu Edamatsu": [0, ["Design Methodologies for consumer-use video signal processing LSIs", ["Hisakazu Edamatsu", "Satoshi Ikawa", "Katsuya Hasegawa"], "https://doi.org/10.1145/240518.240613", "dac", 1996]], "Satoshi Ikawa": [0, ["Design Methodologies for consumer-use video signal processing LSIs", ["Hisakazu Edamatsu", "Satoshi Ikawa", "Katsuya Hasegawa"], "https://doi.org/10.1145/240518.240613", "dac", 1996]], "Katsuya Hasegawa": [0, ["Design Methodologies for consumer-use video signal processing LSIs", ["Hisakazu Edamatsu", "Satoshi Ikawa", "Katsuya Hasegawa"], "https://doi.org/10.1145/240518.240613", "dac", 1996]], "Yasunori Miyahara": [0, ["Design Methodology for Analog High Frequency ICs", ["Yasunori Miyahara", "Yoshimoto Oumi", "Seijiro Moriyama"], "https://doi.org/10.1145/240518.240614", "dac", 1996]], "Yoshimoto Oumi": [0, ["Design Methodology for Analog High Frequency ICs", ["Yasunori Miyahara", "Yoshimoto Oumi", "Seijiro Moriyama"], "https://doi.org/10.1145/240518.240614", "dac", 1996]], "Seijiro Moriyama": [0, ["Design Methodology for Analog High Frequency ICs", ["Yasunori Miyahara", "Yoshimoto Oumi", "Seijiro Moriyama"], "https://doi.org/10.1145/240518.240614", "dac", 1996]], "Mike Murray": [0, ["Issues and Answers in CAD Tool Interoperability", ["Mike Murray", "Uwe B. Meding", "Bill Berg", "Yatin Trivedi", "Bill McCaffrey", "Ted Vucurevich"], "https://doi.org/10.1145/240518.240615", "dac", 1996]], "Uwe B. Meding": [0, ["Issues and Answers in CAD Tool Interoperability", ["Mike Murray", "Uwe B. Meding", "Bill Berg", "Yatin Trivedi", "Bill McCaffrey", "Ted Vucurevich"], "https://doi.org/10.1145/240518.240615", "dac", 1996]], "Bill Berg": [0, ["Issues and Answers in CAD Tool Interoperability", ["Mike Murray", "Uwe B. Meding", "Bill Berg", "Yatin Trivedi", "Bill McCaffrey", "Ted Vucurevich"], "https://doi.org/10.1145/240518.240615", "dac", 1996]], "Yatin Trivedi": [0, ["Issues and Answers in CAD Tool Interoperability", ["Mike Murray", "Uwe B. Meding", "Bill Berg", "Yatin Trivedi", "Bill McCaffrey", "Ted Vucurevich"], "https://doi.org/10.1145/240518.240615", "dac", 1996]], "Bill McCaffrey": [0, ["Issues and Answers in CAD Tool Interoperability", ["Mike Murray", "Uwe B. Meding", "Bill Berg", "Yatin Trivedi", "Bill McCaffrey", "Ted Vucurevich"], "https://doi.org/10.1145/240518.240615", "dac", 1996]], "Ted Vucurevich": [0, ["Issues and Answers in CAD Tool Interoperability", ["Mike Murray", "Uwe B. Meding", "Bill Berg", "Yatin Trivedi", "Bill McCaffrey", "Ted Vucurevich"], "https://doi.org/10.1145/240518.240615", "dac", 1996]], "Jay K. Adams": [0, ["The Design of Mixed Hardware/Software Systems", ["Jay K. Adams", "Donald E. Thomas"], "https://doi.org/10.1145/240518.240616", "dac", 1996]], "Donald E. Thomas": [0, ["The Design of Mixed Hardware/Software Systems", ["Jay K. Adams", "Donald E. Thomas"], "https://doi.org/10.1145/240518.240616", "dac", 1996]], "Steven Vercauteren": [0, ["Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications", ["Steven Vercauteren", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/240518.240617", "dac", 1996], ["A Strategy for Real-Time Kernel Support in Application-Specific HW/SW Embedded Architectures", ["Steven Vercauteren", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/240518.240646", "dac", 1996]], "Hugo De Man": [0, ["Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications", ["Steven Vercauteren", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/240518.240617", "dac", 1996], ["A Strategy for Real-Time Kernel Support in Application-Specific HW/SW Embedded Architectures", ["Steven Vercauteren", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/240518.240646", "dac", 1996]], "Nguyen-Ngoc Binh": [0, ["A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts", ["Nguyen-Ngoc Binh", "Masaharu Imai", "Akichika Shiomi", "Nobuyuki Hikichi"], "https://doi.org/10.1145/240518.240618", "dac", 1996]], "Masaharu Imai": [0, ["A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts", ["Nguyen-Ngoc Binh", "Masaharu Imai", "Akichika Shiomi", "Nobuyuki Hikichi"], "https://doi.org/10.1145/240518.240618", "dac", 1996]], "Akichika Shiomi": [0, ["A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts", ["Nguyen-Ngoc Binh", "Masaharu Imai", "Akichika Shiomi", "Nobuyuki Hikichi"], "https://doi.org/10.1145/240518.240618", "dac", 1996]], "Nobuyuki Hikichi": [0, ["A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts", ["Nguyen-Ngoc Binh", "Masaharu Imai", "Akichika Shiomi", "Nobuyuki Hikichi"], "https://doi.org/10.1145/240518.240618", "dac", 1996]], "Andrew B. Kahng": [0, ["Analysis of RC Interconnections Under Ramp Input", ["Andrew B. Kahng", "Sudhakar Muddu"], "https://doi.org/10.1145/240518.240619", "dac", 1996]], "Sudhakar Muddu": [0, ["Analysis of RC Interconnections Under Ramp Input", ["Andrew B. Kahng", "Sudhakar Muddu"], "https://doi.org/10.1145/240518.240619", "dac", 1996]], "Bernard N. Sheehan": [0, ["An AWE Technique for Fast Printed Circuit Board Delays", ["Bernard N. Sheehan"], "https://doi.org/10.1145/240518.240620", "dac", 1996]], "Florentin Dartu": [0, ["RC-Interconnect Macromodels for Timing Simulation", ["Florentin Dartu", "Bogdan Tutuianu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240621", "dac", 1996], ["An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response", ["Bogdan Tutuianu", "Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240634", "dac", 1996]], "Bogdan Tutuianu": [0, ["RC-Interconnect Macromodels for Timing Simulation", ["Florentin Dartu", "Bogdan Tutuianu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240621", "dac", 1996], ["An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response", ["Bogdan Tutuianu", "Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240634", "dac", 1996]], "Yi-Kan Cheng": [0, ["iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips", ["Yi-Kan Cheng", "Chin-Chi Teng", "Abhijit Dharchoudhury", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240622", "dac", 1996], ["Hierarchical Electromigration Reliability Diagnosis for VLSI Interconnects", ["Chin-Chi Teng", "Yi-Kan Cheng", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240661", "dac", 1996]], "Chin-Chi Teng": [0, ["iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips", ["Yi-Kan Cheng", "Chin-Chi Teng", "Abhijit Dharchoudhury", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240622", "dac", 1996], ["Hierarchical Electromigration Reliability Diagnosis for VLSI Interconnects", ["Chin-Chi Teng", "Yi-Kan Cheng", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240661", "dac", 1996]], "Abhijit Dharchoudhury": [0, ["iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips", ["Yi-Kan Cheng", "Chin-Chi Teng", "Abhijit Dharchoudhury", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240622", "dac", 1996]], "Elyse Rosenbaum": [0, ["iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips", ["Yi-Kan Cheng", "Chin-Chi Teng", "Abhijit Dharchoudhury", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240622", "dac", 1996], ["Hierarchical Electromigration Reliability Diagnosis for VLSI Interconnects", ["Chin-Chi Teng", "Yi-Kan Cheng", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240661", "dac", 1996]], "Sung-Mo Kang": [0.8804949820041656, ["iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips", ["Yi-Kan Cheng", "Chin-Chi Teng", "Abhijit Dharchoudhury", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240622", "dac", 1996], ["Hierarchical Electromigration Reliability Diagnosis for VLSI Interconnects", ["Chin-Chi Teng", "Yi-Kan Cheng", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240661", "dac", 1996]], "Jerry R. Burch": [0, ["Techniques for Verifying Superscalar Microprocessors", ["Jerry R. Burch"], "https://doi.org/10.1145/240518.240623", "dac", 1996]], "Jeremy R. Levitt": [0, ["A Scalable Formal Verification Methodology for Pipelined Microprocessors", ["Jeremy R. Levitt", "Kunle Olukotun"], "https://doi.org/10.1145/240518.240624", "dac", 1996]], "Kunle Olukotun": [0, ["A Scalable Formal Verification Methodology for Pipelined Microprocessors", ["Jeremy R. Levitt", "Kunle Olukotun"], "https://doi.org/10.1145/240518.240624", "dac", 1996]], "C. Norris Ip": [0, ["State Reduction Using Reversible Rules", ["C. Norris Ip", "David L. Dill"], "https://doi.org/10.1145/240518.240625", "dac", 1996]], "David L. Dill": [0, ["State Reduction Using Reversible Rules", ["C. Norris Ip", "David L. Dill"], "https://doi.org/10.1145/240518.240625", "dac", 1996]], "Felice Balarin": [0, ["Formal Verification of Embedded Systems based on CFSM Networks", ["Felice Balarin", "Harry Hsieh", "Attila Jurecska", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240626", "dac", 1996]], "Harry Hsieh": [0, ["Formal Verification of Embedded Systems based on CFSM Networks", ["Felice Balarin", "Harry Hsieh", "Attila Jurecska", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240626", "dac", 1996]], "Attila Jurecska": [0, ["Formal Verification of Embedded Systems based on CFSM Networks", ["Felice Balarin", "Harry Hsieh", "Attila Jurecska", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240626", "dac", 1996]], "Elisabeth Berrebi": [0, ["Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis", ["Elisabeth Berrebi", "Polen Kission", "Serge Vernalde", "S. De Troch", "Jean-Claude Herluison", "Jean Frehel", "Ahmed Amine Jerraya", "Ivo Bolsens"], "https://doi.org/10.1145/240518.240627", "dac", 1996]], "Polen Kission": [0, ["Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis", ["Elisabeth Berrebi", "Polen Kission", "Serge Vernalde", "S. De Troch", "Jean-Claude Herluison", "Jean Frehel", "Ahmed Amine Jerraya", "Ivo Bolsens"], "https://doi.org/10.1145/240518.240627", "dac", 1996]], "Serge Vernalde": [0, ["Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis", ["Elisabeth Berrebi", "Polen Kission", "Serge Vernalde", "S. De Troch", "Jean-Claude Herluison", "Jean Frehel", "Ahmed Amine Jerraya", "Ivo Bolsens"], "https://doi.org/10.1145/240518.240627", "dac", 1996]], "S. De Troch": [0, ["Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis", ["Elisabeth Berrebi", "Polen Kission", "Serge Vernalde", "S. De Troch", "Jean-Claude Herluison", "Jean Frehel", "Ahmed Amine Jerraya", "Ivo Bolsens"], "https://doi.org/10.1145/240518.240627", "dac", 1996]], "Jean-Claude Herluison": [0, ["Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis", ["Elisabeth Berrebi", "Polen Kission", "Serge Vernalde", "S. De Troch", "Jean-Claude Herluison", "Jean Frehel", "Ahmed Amine Jerraya", "Ivo Bolsens"], "https://doi.org/10.1145/240518.240627", "dac", 1996]], "Jean Frehel": [0, ["Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis", ["Elisabeth Berrebi", "Polen Kission", "Serge Vernalde", "S. De Troch", "Jean-Claude Herluison", "Jean Frehel", "Ahmed Amine Jerraya", "Ivo Bolsens"], "https://doi.org/10.1145/240518.240627", "dac", 1996]], "Ahmed Amine Jerraya": [0, ["Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis", ["Elisabeth Berrebi", "Polen Kission", "Serge Vernalde", "S. De Troch", "Jean-Claude Herluison", "Jean Frehel", "Ahmed Amine Jerraya", "Ivo Bolsens"], "https://doi.org/10.1145/240518.240627", "dac", 1996], ["Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures", ["Clifford Liem", "Pierre G. Paulin", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/240518.240631", "dac", 1996]], "Ivo Bolsens": [0, ["Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis", ["Elisabeth Berrebi", "Polen Kission", "Serge Vernalde", "S. De Troch", "Jean-Claude Herluison", "Jean Frehel", "Ahmed Amine Jerraya", "Ivo Bolsens"], "https://doi.org/10.1145/240518.240627", "dac", 1996]], "J. Huisken": [0, ["FADIC: Architectural Synthesis applied in IC Design", ["J. Huisken", "F. Welten"], "https://doi.org/10.1145/240518.240628", "dac", 1996]], "F. Welten": [0, ["FADIC: Architectural Synthesis applied in IC Design", ["J. Huisken", "F. Welten"], "https://doi.org/10.1145/240518.240628", "dac", 1996]], "Yu-Chin Hsu": [0, ["Domain-Specific High-Level Modeling and Synthesis for ATM Switch Design Using VHDL", ["Mike Tien-Chien Lee", "Yu-Chin Hsu", "Ben Chen", "Masahiro Fujita"], "https://doi.org/10.1145/240518.240629", "dac", 1996]], "Ben Chen": [0, ["Domain-Specific High-Level Modeling and Synthesis for ATM Switch Design Using VHDL", ["Mike Tien-Chien Lee", "Yu-Chin Hsu", "Ben Chen", "Masahiro Fujita"], "https://doi.org/10.1145/240518.240629", "dac", 1996]], "Masahiro Fujita": [0, ["Domain-Specific High-Level Modeling and Synthesis for ATM Switch Design Using VHDL", ["Mike Tien-Chien Lee", "Yu-Chin Hsu", "Ben Chen", "Masahiro Fujita"], "https://doi.org/10.1145/240518.240629", "dac", 1996]], "Guido Araujo": [0, ["Using Register-Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures", ["Guido Araujo", "Sharad Malik", "Mike Tien-Chien Lee"], "https://doi.org/10.1145/240518.240630", "dac", 1996]], "Sharad Malik": [0, ["Using Register-Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures", ["Guido Araujo", "Sharad Malik", "Mike Tien-Chien Lee"], "https://doi.org/10.1145/240518.240630", "dac", 1996]], "Clifford Liem": [0, ["Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures", ["Clifford Liem", "Pierre G. Paulin", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/240518.240631", "dac", 1996]], "Pierre G. Paulin": [0, ["Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures", ["Clifford Liem", "Pierre G. Paulin", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/240518.240631", "dac", 1996]], "Kei Suzuki": [0, ["Efficient Software Performance Estimation Methods for Hardware/Software Codesign", ["Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240633", "dac", 1996]], "V. Chandramouli": [0, ["Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time", ["V. Chandramouli", "Karem A. Sakallah"], "https://doi.org/10.1145/240518.240635", "dac", 1996]], "Karem A. Sakallah": [0, ["Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time", ["V. Chandramouli", "Karem A. Sakallah"], "https://doi.org/10.1145/240518.240635", "dac", 1996]], "Jose Luis Neves": [0, ["Optimal Clock Skew Scheduling Tolerant to Process Variations", ["Jose Luis Neves", "Eby G. Friedman"], "https://doi.org/10.1145/240518.240636", "dac", 1996]], "Eby G. Friedman": [0, ["Optimal Clock Skew Scheduling Tolerant to Process Variations", ["Jose Luis Neves", "Eby G. Friedman"], "https://doi.org/10.1145/240518.240636", "dac", 1996]], "Jagesh V. Sanghavi": [0, ["High Performance BDD Package By Exploiting Memory Hiercharchy", ["Jagesh V. Sanghavi", "Rajeev K. Ranjan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240638", "dac", 1996]], "Rajeev K. Ranjan": [0, ["High Performance BDD Package By Exploiting Memory Hiercharchy", ["Jagesh V. Sanghavi", "Rajeev K. Ranjan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240638", "dac", 1996]], "Tony Stornetta": [0, ["Implementation of an Efficient Parallel BDD Package", ["Tony Stornetta", "Forrest Brewer"], "https://doi.org/10.1145/240518.240639", "dac", 1996]], "Edmund M. Clarke": [0, ["Word Level Model Checking - Avoiding the Pentium FDIV Error", ["Edmund M. Clarke", "Manpreet Khaira", "Xudong Zhao"], "https://doi.org/10.1145/240518.240640", "dac", 1996]], "Manpreet Khaira": [0, ["Word Level Model Checking - Avoiding the Pentium FDIV Error", ["Edmund M. Clarke", "Manpreet Khaira", "Xudong Zhao"], "https://doi.org/10.1145/240518.240640", "dac", 1996]], "Xudong Zhao": [0, ["Word Level Model Checking - Avoiding the Pentium FDIV Error", ["Edmund M. Clarke", "Manpreet Khaira", "Xudong Zhao"], "https://doi.org/10.1145/240518.240640", "dac", 1996]], "Manish Pandey": [0, ["Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation", ["Manish Pandey", "Richard Raimi", "Derek L. Beatty", "Randal E. Bryant"], "https://doi.org/10.1145/240518.240641", "dac", 1996]], "Richard Raimi": [0, ["Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation", ["Manish Pandey", "Richard Raimi", "Derek L. Beatty", "Randal E. Bryant"], "https://doi.org/10.1145/240518.240641", "dac", 1996]], "Derek L. Beatty": [0, ["Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation", ["Manish Pandey", "Richard Raimi", "Derek L. Beatty", "Randal E. Bryant"], "https://doi.org/10.1145/240518.240641", "dac", 1996]], "Randal E. Bryant": [0, ["Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation", ["Manish Pandey", "Richard Raimi", "Derek L. Beatty", "Randal E. Bryant"], "https://doi.org/10.1145/240518.240641", "dac", 1996], ["Bit-Level Analysis of an SRT Divider Circuit", ["Randal E. Bryant"], "https://doi.org/10.1145/240518.240643", "dac", 1996]], "Ilan Beer": [0, ["RuleBase: An Industry-Oriented Formal Verification Tool", ["Ilan Beer", "Shoham Ben-David", "Cindy Eisner", "Avner Landver"], "https://doi.org/10.1145/240518.240642", "dac", 1996]], "Shoham Ben-David": [0, ["RuleBase: An Industry-Oriented Formal Verification Tool", ["Ilan Beer", "Shoham Ben-David", "Cindy Eisner", "Avner Landver"], "https://doi.org/10.1145/240518.240642", "dac", 1996]], "Cindy Eisner": [0, ["RuleBase: An Industry-Oriented Formal Verification Tool", ["Ilan Beer", "Shoham Ben-David", "Cindy Eisner", "Avner Landver"], "https://doi.org/10.1145/240518.240642", "dac", 1996]], "Avner Landver": [0, ["RuleBase: An Industry-Oriented Formal Verification Tool", ["Ilan Beer", "Shoham Ben-David", "Cindy Eisner", "Avner Landver"], "https://doi.org/10.1145/240518.240642", "dac", 1996]], "Asgeir Th. Eiriksson": [0, ["Integrating Formal Verification Methods with A Conventional Project Design Flow", ["Asgeir Th. Eiriksson"], "https://doi.org/10.1145/240518.240644", "dac", 1996]], "Benny Schnaider": [0, ["Software Development in a Hardware Simulation Environment", ["Benny Schnaider", "Einat Yogev"], "https://doi.org/10.1145/240518.240647", "dac", 1996]], "Einat Yogev": [0, ["Software Development in a Hardware Simulation Environment", ["Benny Schnaider", "Einat Yogev"], "https://doi.org/10.1145/240518.240647", "dac", 1996]], "Vojin Zivojnovic": [0, ["Compiled HW/SW Co-Simulation", ["Vojin Zivojnovic", "Heinrich Meyr"], "https://doi.org/10.1145/240518.240649", "dac", 1996]], "Heinrich Meyr": [0, ["Compiled HW/SW Co-Simulation", ["Vojin Zivojnovic", "Heinrich Meyr"], "https://doi.org/10.1145/240518.240649", "dac", 1996]], "Huzefa Mehta": [0, ["Energy Characterization based on Clustering", ["Huzefa Mehta", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/240518.240651", "dac", 1996]], "Robert Michael Owens": [0, ["Energy Characterization based on Clustering", ["Huzefa Mehta", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/240518.240651", "dac", 1996]], "Mary Jane Irwin": [0, ["Energy Characterization based on Clustering", ["Huzefa Mehta", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/240518.240651", "dac", 1996]], "Soha Hassoun": [0, ["Architectural Retiming: Pipelining Latency-Constrained Circuts", ["Soha Hassoun", "Carl Ebeling"], "https://doi.org/10.1145/240518.240652", "dac", 1996]], "Carl Ebeling": [0, ["Architectural Retiming: Pipelining Latency-Constrained Circuts", ["Soha Hassoun", "Carl Ebeling"], "https://doi.org/10.1145/240518.240652", "dac", 1996]], "Kumar N. Lalgudi": [0, ["Optimizing Systems for Effective Block-Processing: The k-Delay Problem", ["Kumar N. Lalgudi", "Marios C. Papaefthymiou", "Miodrag Potkonjak"], "https://doi.org/10.1145/240518.240653", "dac", 1996]], "Marios C. Papaefthymiou": [0, ["Optimizing Systems for Effective Block-Processing: The k-Delay Problem", ["Kumar N. Lalgudi", "Marios C. Papaefthymiou", "Miodrag Potkonjak"], "https://doi.org/10.1145/240518.240653", "dac", 1996]], "Peichen Pan": [0, ["Optimal Clock Period FPGA Technology Mapping for Sequential Circuits", ["Peichen Pan", "C. L. Liu"], "https://doi.org/10.1145/240518.240655", "dac", 1996], ["Desensitization for Power Reduction in Sequential Circuits", ["Xiangfeng Chen", "Peichen Pan", "C. L. Liu"], "https://doi.org/10.1145/240518.240668", "dac", 1996]], "C. L. Liu": [0, ["Optimal Clock Period FPGA Technology Mapping for Sequential Circuits", ["Peichen Pan", "C. L. Liu"], "https://doi.org/10.1145/240518.240655", "dac", 1996], ["Desensitization for Power Reduction in Sequential Circuits", ["Xiangfeng Chen", "Peichen Pan", "C. L. Liu"], "https://doi.org/10.1145/240518.240668", "dac", 1996]], "Jason Cong": [0, ["Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design", ["Jason Cong", "Yean-Yow Hwang"], "https://doi.org/10.1145/240518.240656", "dac", 1996]], "Yean-Yow Hwang": [0.011413458036258817, ["Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design", ["Jason Cong", "Yean-Yow Hwang"], "https://doi.org/10.1145/240518.240656", "dac", 1996]], "Christian Legl": [0, ["A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs", ["Christian Legl", "Bernd Wurth", "Klaus Eckl"], "https://doi.org/10.1145/240518.240657", "dac", 1996]], "Bernd Wurth": [0, ["A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs", ["Christian Legl", "Bernd Wurth", "Klaus Eckl"], "https://doi.org/10.1145/240518.240657", "dac", 1996], ["Reducing Power Dissipation after Technology Mapping by Structural Transformations", ["Bernhard Rohfleisch", "Alfred Kolbl", "Bernd Wurth"], "https://doi.org/10.1145/240518.240667", "dac", 1996]], "Klaus Eckl": [0, ["A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs", ["Christian Legl", "Bernd Wurth", "Klaus Eckl"], "https://doi.org/10.1145/240518.240657", "dac", 1996]], "Ramsey W. Haddad": [0, ["New Algorithms for Gate Sizing: A Comparative Study", ["Olivier Coudert", "Ramsey W. Haddad", "Srilatha Manne"], "https://doi.org/10.1145/240518.240658", "dac", 1996]], "Srilatha Manne": [0, ["New Algorithms for Gate Sizing: A Comparative Study", ["Olivier Coudert", "Ramsey W. Haddad", "Srilatha Manne"], "https://doi.org/10.1145/240518.240658", "dac", 1996]], "Koichi Sato": [0, ["Post-Layout Optimization for Deep Submicron Design", ["Koichi Sato", "Masamichi Kawarabayashi", "Hideyuki Emura", "Naotaka Maeda"], "https://doi.org/10.1145/240518.240659", "dac", 1996]], "Masamichi Kawarabayashi": [0, ["Post-Layout Optimization for Deep Submicron Design", ["Koichi Sato", "Masamichi Kawarabayashi", "Hideyuki Emura", "Naotaka Maeda"], "https://doi.org/10.1145/240518.240659", "dac", 1996]], "Hideyuki Emura": [0, ["Post-Layout Optimization for Deep Submicron Design", ["Koichi Sato", "Masamichi Kawarabayashi", "Hideyuki Emura", "Naotaka Maeda"], "https://doi.org/10.1145/240518.240659", "dac", 1996]], "Naotaka Maeda": [0, ["Post-Layout Optimization for Deep Submicron Design", ["Koichi Sato", "Masamichi Kawarabayashi", "Hideyuki Emura", "Naotaka Maeda"], "https://doi.org/10.1145/240518.240659", "dac", 1996]], "Cyrus Bamji": [0, ["Enhanced Network Flow Algorithm for Yield Optimization", ["Cyrus Bamji", "Enrico Malavasi"], "https://doi.org/10.1145/240518.240660", "dac", 1996]], "Arjan J. van Genderen": [0, ["Using Articulation Nodes to Improve the Efficiency of Finite-Element based Resistance Extraction", ["Arjan J. van Genderen", "N. P. van der Meijs"], "https://doi.org/10.1145/240518.240662", "dac", 1996]], "N. P. van der Meijs": [0, ["Using Articulation Nodes to Improve the Efficiency of Finite-Element based Resistance Extraction", ["Arjan J. van Genderen", "N. P. van der Meijs"], "https://doi.org/10.1145/240518.240662", "dac", 1996], ["Extracting Circuit Models for Large RC Interconnections that are Accurate up to a Predefined Signal Frequency", ["P. J. H. Elias", "N. P. van der Meijs"], "https://doi.org/10.1145/240518.240663", "dac", 1996]], "P. J. H. Elias": [0, ["Extracting Circuit Models for Large RC Interconnections that are Accurate up to a Predefined Signal Frequency", ["P. J. H. Elias", "N. P. van der Meijs"], "https://doi.org/10.1145/240518.240663", "dac", 1996]], "Douglas J. Smith": [0, ["VHDL & Verilog Compared & Contrasted - Plus Modeled Example Written in VHDL, Verilog and C", ["Douglas J. Smith"], "https://doi.org/10.1145/240518.240664", "dac", 1996]], "Hans Sahm": [0, ["VDHL Development System and Coding Standard", ["Hans Sahm", "Claus Mayer", "Jorg Pleickhardt", "Johannes Schuck", "Stefan Spath"], "https://doi.org/10.1145/240518.240665", "dac", 1996]], "Claus Mayer": [0, ["VDHL Development System and Coding Standard", ["Hans Sahm", "Claus Mayer", "Jorg Pleickhardt", "Johannes Schuck", "Stefan Spath"], "https://doi.org/10.1145/240518.240665", "dac", 1996]], "Jorg Pleickhardt": [0, ["VDHL Development System and Coding Standard", ["Hans Sahm", "Claus Mayer", "Jorg Pleickhardt", "Johannes Schuck", "Stefan Spath"], "https://doi.org/10.1145/240518.240665", "dac", 1996]], "Johannes Schuck": [0, ["VDHL Development System and Coding Standard", ["Hans Sahm", "Claus Mayer", "Jorg Pleickhardt", "Johannes Schuck", "Stefan Spath"], "https://doi.org/10.1145/240518.240665", "dac", 1996]], "Stefan Spath": [0, ["VDHL Development System and Coding Standard", ["Hans Sahm", "Claus Mayer", "Jorg Pleickhardt", "Johannes Schuck", "Stefan Spath"], "https://doi.org/10.1145/240518.240665", "dac", 1996]], "De-Sheng Chen": [0, ["An Exact Algorithm for Low Power Library-Specific Gate Re-Sizing", ["De-Sheng Chen", "Majid Sarrafzadeh"], "https://doi.org/10.1145/240518.240666", "dac", 1996]], "Majid Sarrafzadeh": [0, ["An Exact Algorithm for Low Power Library-Specific Gate Re-Sizing", ["De-Sheng Chen", "Majid Sarrafzadeh"], "https://doi.org/10.1145/240518.240666", "dac", 1996]], "Bernhard Rohfleisch": [0, ["Reducing Power Dissipation after Technology Mapping by Structural Transformations", ["Bernhard Rohfleisch", "Alfred Kolbl", "Bernd Wurth"], "https://doi.org/10.1145/240518.240667", "dac", 1996]], "Alfred Kolbl": [0, ["Reducing Power Dissipation after Technology Mapping by Structural Transformations", ["Bernhard Rohfleisch", "Alfred Kolbl", "Bernd Wurth"], "https://doi.org/10.1145/240518.240667", "dac", 1996]], "Xiangfeng Chen": [0, ["Desensitization for Power Reduction in Sequential Circuits", ["Xiangfeng Chen", "Peichen Pan", "C. L. Liu"], "https://doi.org/10.1145/240518.240668", "dac", 1996]], "Luc Burgun": [0, ["Serial Fault Emulation", ["Luc Burgun", "Frederic Reblewski", "Gerard Fenelon", "Jean Barbier", "Olivier Lepape"], "https://doi.org/10.1145/240518.240669", "dac", 1996]], "Frederic Reblewski": [0, ["Serial Fault Emulation", ["Luc Burgun", "Frederic Reblewski", "Gerard Fenelon", "Jean Barbier", "Olivier Lepape"], "https://doi.org/10.1145/240518.240669", "dac", 1996]], "Gerard Fenelon": [0, ["Serial Fault Emulation", ["Luc Burgun", "Frederic Reblewski", "Gerard Fenelon", "Jean Barbier", "Olivier Lepape"], "https://doi.org/10.1145/240518.240669", "dac", 1996]], "Jean Barbier": [0, ["Serial Fault Emulation", ["Luc Burgun", "Frederic Reblewski", "Gerard Fenelon", "Jean Barbier", "Olivier Lepape"], "https://doi.org/10.1145/240518.240669", "dac", 1996]], "Olivier Lepape": [0, ["Serial Fault Emulation", ["Luc Burgun", "Frederic Reblewski", "Gerard Fenelon", "Jean Barbier", "Olivier Lepape"], "https://doi.org/10.1145/240518.240669", "dac", 1996]], "Dong Xiang": [0, ["Partial Scan Design Based on Circuit State Information", ["Dong Xiang", "Srikanth Venkataraman", "W. Kent Fuchs", "Janak H. Patel"], "https://doi.org/10.1145/240518.240670", "dac", 1996]], "Srikanth Venkataraman": [0, ["Partial Scan Design Based on Circuit State Information", ["Dong Xiang", "Srikanth Venkataraman", "W. Kent Fuchs", "Janak H. Patel"], "https://doi.org/10.1145/240518.240670", "dac", 1996]], "W. Kent Fuchs": [0, ["Partial Scan Design Based on Circuit State Information", ["Dong Xiang", "Srikanth Venkataraman", "W. Kent Fuchs", "Janak H. Patel"], "https://doi.org/10.1145/240518.240670", "dac", 1996]], "Janak H. Patel": [0, ["Partial Scan Design Based on Circuit State Information", ["Dong Xiang", "Srikanth Venkataraman", "W. Kent Fuchs", "Janak H. Patel"], "https://doi.org/10.1145/240518.240670", "dac", 1996]], "Laurence Goodby": [0, ["Pseudorandom-Pattern Test Resistance in High-Performance DSP Datapaths", ["Laurence Goodby", "Alex Orailoglu"], "https://doi.org/10.1145/240518.240671", "dac", 1996]], "Alex Orailoglu": [0, ["Pseudorandom-Pattern Test Resistance in High-Performance DSP Datapaths", ["Laurence Goodby", "Alex Orailoglu"], "https://doi.org/10.1145/240518.240671", "dac", 1996]], "Arun N. Lokanathan": [0, ["A Methodology for Concurrent Fabrication Process/Cell Library Optimization", ["Arun N. Lokanathan", "Jay B. Brockman", "John E. Renaud"], "https://doi.org/10.1145/240518.240673", "dac", 1996]], "John E. Renaud": [0, ["A Methodology for Concurrent Fabrication Process/Cell Library Optimization", ["Arun N. Lokanathan", "Jay B. Brockman", "John E. Renaud"], "https://doi.org/10.1145/240518.240673", "dac", 1996]], "Mien Li": [0, ["Computing Parametric Yield Adaptively Using Local Linear Models", ["Mien Li", "Linda S. Milor"], "https://doi.org/10.1145/240518.240674", "dac", 1996]], "Linda S. Milor": [0, ["Computing Parametric Yield Adaptively Using Local Linear Models", ["Mien Li", "Linda S. Milor"], "https://doi.org/10.1145/240518.240674", "dac", 1996]]}