
---------- Begin Simulation Statistics ----------
final_tick                               23392272941500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 516811                       # Simulator instruction rate (inst/s)
host_mem_usage                               17265696                       # Number of bytes of host memory used
host_op_rate                                   554917                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   719.64                       # Real time elapsed on the host
host_tick_rate                            31044833731                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   371916770                       # Number of instructions simulated
sim_ops                                     399339535                       # Number of ops (including micro ops) simulated
sim_seconds                                 22.341050                       # Number of seconds simulated
sim_ticks                                22341049917000                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            6                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                4                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              2                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       4                       # DTB read accesses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         2                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkPageSizes::4K            2    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            2                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0              2    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                        2                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                    2                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean    -0.000009                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0    -1043962020    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::1           9000     -0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu0.dtb.write_accesses                      2                       # DTB write accesses
system.cpu0.dtb.write_hits                          2                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                           16                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                               12                       # DTB hits
system.cpu0.itb.inst_accesses                      16                       # ITB inst accesses
system.cpu0.itb.inst_hits                          12                       # ITB inst hits
system.cpu0.itb.inst_misses                         4                       # ITB inst misses
system.cpu0.itb.misses                              4                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkPageSizes::4K            4    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            4                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            8                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            4                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              4    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            4                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        4                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    4                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean    -0.000009                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0    -1043962520    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1           9500     -0.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     497                       # number of quiesce instructions executed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu0.num_int_insts                          20                       # number of integer instructions
system.cpu0.num_int_register_reads                 22                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     70.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     20.00%     90.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2     10.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu1.itb.accesses                            1                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       1                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         1                       # ITB inst misses
system.cpu1.itb.misses                              1                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                        1                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0    -1043953020    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     492                       # number of quiesce instructions executed
system.cpu1.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu1.numCycles                      2102446070                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              2102446069.058931                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                  0.941069                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu1.num_int_insts                           1                       # number of integer instructions
system.cpu1.num_int_register_reads                  1                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         1                       # Class of executed instruction
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                          1                       # Number of instructions committed
system.cpu2.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu2.itb.accesses                            1                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       1                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         1                       # ITB inst misses
system.cpu2.itb.misses                              1                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                        1                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0    -1043953020    100.00%    100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     328                       # number of quiesce instructions executed
system.cpu2.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu2.numCycles                      2102446070                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles              2102446069.058931                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          1                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                  0.941069                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu2.num_int_insts                           1                       # number of integer instructions
system.cpu2.num_int_register_reads                  1                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         1                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests         9264                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       185759                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        378539                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes           446464                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages          109                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                109                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes          835584                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages          204                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs               204                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes             4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  1                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes          341504                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages           83                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                85                       # Number of DMA write transactions.
system.switch_cpus0.Branches                 65265872                       # Number of branches fetched
system.switch_cpus0.committedInsts          155334237                       # Number of instructions committed
system.switch_cpus0.committedOps            164199202                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses             45437510                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries             247                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   1                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid             44                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               1                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        11390                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                 45372333                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                  65177                       # DTB misses
system.switch_cpus0.dtb.perms_faults              121                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults          1391                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses        38060558                       # DTB read accesses
system.switch_cpus0.dtb.read_hits            37998492                       # DTB read hits
system.switch_cpus0.dtb.read_misses             62066                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkCompletionTime::samples        64991                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 29104945.146251                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean 28240508.011084                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 4174440.525692                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-4.1943e+06          126      0.19%      0.19% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::8.38861e+06-1.25829e+07         2223      3.42%      3.61% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.67772e+07-2.09715e+07         1343      2.07%      5.68% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::2.93601e+07-3.35544e+07        61035     93.91%     99.59% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::3.35544e+07-3.77487e+07            2      0.00%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::3.77487e+07-4.1943e+07          231      0.36%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::4.61373e+07-5.03316e+07            9      0.01%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::5.03316e+07-5.4526e+07            1      0.00%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::5.87203e+07-6.29146e+07           18      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::6.29146e+07-6.71089e+07            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total        64991                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkPageSizes::4K        62403     96.09%     96.09% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::2M          562      0.87%     96.96% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1G         1977      3.04%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total        64942                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data        65177                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total        65177                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data        64942                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total        64942                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total       130119                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkWaitTime::samples        65128                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0        65128    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total        65128                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walks            65177                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksLong        65177                       # Table walker walks initiated with long descriptors
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level1         1977                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level2          562                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level3        62403                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksPending::samples   8608060928                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.937176                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     0.242645                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0    540789184      6.28%      6.28% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::1   8067271744     93.72%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total   8608060928                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksSquashedBefore           49                       # Table walks squashed before starting
system.switch_cpus0.dtb.write_accesses        7376952                       # DTB write accesses
system.switch_cpus0.dtb.write_hits            7373841                       # DTB write hits
system.switch_cpus0.dtb.write_misses             3111                       # DTB write misses
system.switch_cpus0.idle_fraction            0.088264                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses            155487831                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries             256                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   1                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid             44                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               1                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        11390                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                155336156                       # DTB hits
system.switch_cpus0.itb.inst_accesses       155487831                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits           155336156                       # ITB inst hits
system.switch_cpus0.itb.inst_misses            151675                       # ITB inst misses
system.switch_cpus0.itb.misses                 151675                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkCompletionTime::samples       151614                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 29792164.209770                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean 29592144.293327                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 1819246.411305                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-4.1943e+06           96      0.06%      0.06% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::8.38861e+06-1.25829e+07          259      0.17%      0.23% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::1.67772e+07-2.09715e+07         2716      1.79%      2.03% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::2.93601e+07-3.35544e+07       148304     97.82%     99.84% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::3.35544e+07-3.77487e+07            1      0.00%     99.84% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::3.77487e+07-4.1943e+07          199      0.13%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::4.1943e+07-4.61373e+07            1      0.00%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::4.61373e+07-5.03316e+07           13      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::5.03316e+07-5.4526e+07            3      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::5.4526e+07-5.87203e+07            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::5.87203e+07-6.29146e+07           19      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::6.29146e+07-6.71089e+07            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total       151614                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkPageSizes::4K       149353     98.51%     98.51% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::2M         2261      1.49%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total       151614                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst       151675                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total       151675                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst       151614                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total       151614                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total       303289                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkWaitTime::samples       151675                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0       151675    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total       151675                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walks           151675                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksLong       151675                       # Table walker walks initiated with long descriptors
system.switch_cpus0.itb.walker.walksLongTerminationLevel::Level2         2261                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.itb.walker.walksLongTerminationLevel::Level3       149353                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.911736                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles             44682099814                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      40738300295.175446                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     92134685                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      7361733                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     32981562                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            3672151                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      3943799518.824551                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    104929213                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           104929213                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    121046518                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     67378907                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           37975052                       # Number of load instructions
system.switch_cpus0.num_mem_refs             45348742                       # number of memory refs
system.switch_cpus0.num_store_insts           7373690                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses        63549                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts               63549                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads        47103                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes        16498                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass          990      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        118172749     71.97%     71.97% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          549305      0.33%     72.30% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           129224      0.08%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc            93      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               5      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               4      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               4      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              4      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        37975052     23.13%     95.51% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        7373690      4.49%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         164201120                       # Class of executed instruction
system.switch_cpus1.Branches                 71221502                       # Number of branches fetched
system.switch_cpus1.committedInsts          168227609                       # Number of instructions committed
system.switch_cpus1.committedOps            177319084                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses             48875154                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries             735                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   1                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid             44                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               1                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        11390                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                 48823904                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                  51250                       # DTB misses
system.switch_cpus1.dtb.perms_faults              211                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults          3450                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses        41165899                       # DTB read accesses
system.switch_cpus1.dtb.read_hits            41117410                       # DTB read hits
system.switch_cpus1.dtb.read_misses             48489                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        50947                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 28707608.004397                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 27189409.638145                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 4688666.520983                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-4.1943e+06          262      0.51%      0.51% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::8.38861e+06-1.25829e+07         1607      3.15%      3.67% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::1.67772e+07-2.09715e+07         2895      5.68%      9.35% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::2.93601e+07-3.35544e+07        45929     90.15%     99.50% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::3.77487e+07-4.1943e+07          236      0.46%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::4.1943e+07-4.61373e+07            2      0.00%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::4.61373e+07-5.03316e+07            2      0.00%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::5.03316e+07-5.4526e+07            1      0.00%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::5.4526e+07-5.87203e+07            1      0.00%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::5.87203e+07-6.29146e+07           11      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::6.29146e+07-6.71089e+07            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        50947                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkPageSizes::4K        49260     96.83%     96.83% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::2M          500      0.98%     97.81% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1G         1114      2.19%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        50874                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data        51250                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total        51250                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        50874                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        50874                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       102124                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkWaitTime::samples        51176                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0        51176    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        51176                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walks            51250                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksLong        51250                       # Table walker walks initiated with long descriptors
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level1         1114                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level2          500                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level3        49259                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksPending::samples  13847207504                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.517927                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.499679                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0   6675363092     48.21%     48.21% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::1   7171844412     51.79%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total  13847207504                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksSquashedBefore           74                       # Table walks squashed before starting
system.switch_cpus1.dtb.write_accesses        7709255                       # DTB write accesses
system.switch_cpus1.dtb.write_hits            7706494                       # DTB write hits
system.switch_cpus1.dtb.write_misses             2761                       # DTB write misses
system.switch_cpus1.idle_fraction            0.080028                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses            168388307                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries             699                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   1                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid             44                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               1                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        11390                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                168233145                       # DTB hits
system.switch_cpus1.itb.inst_accesses       168388307                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits           168233145                       # ITB inst hits
system.switch_cpus1.itb.inst_misses            155162                       # ITB inst misses
system.switch_cpus1.itb.misses                 155162                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkCompletionTime::samples       155064                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 29706684.220709                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean 29339977.361659                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 2184417.751579                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-4.1943e+06          199      0.13%      0.13% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::8.38861e+06-1.25829e+07          572      0.37%      0.50% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::1.67772e+07-2.09715e+07         3107      2.00%      2.50% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::2.93601e+07-3.35544e+07       151004     97.38%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::3.77487e+07-4.1943e+07          154      0.10%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::4.61373e+07-5.03316e+07           10      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::5.03316e+07-5.4526e+07            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::5.4526e+07-5.87203e+07            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::5.87203e+07-6.29146e+07           14      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::6.29146e+07-6.71089e+07            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total       155064                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkPageSizes::4K       153395     98.92%     98.92% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::2M         1669      1.08%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total       155064                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst       155162                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total       155162                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst       155064                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total       155064                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total       310226                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkWaitTime::samples       155162                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0       155162    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total       155162                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walks           155162                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksLong       155162                       # Table walker walks initiated with long descriptors
system.switch_cpus1.itb.walker.walksLongTerminationLevel::Level2         1669                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.itb.walker.walksLongTerminationLevel::Level3       153395                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.919972                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles             44682087816                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      41106263538.226318                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    101126519                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      7925030                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     36080057                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            3687074                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      3575824277.773681                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    112186155                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           112186155                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    129124013                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     71420880                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           41098841                       # Number of load instructions
system.switch_cpus1.num_mem_refs             48805249                       # number of memory refs
system.switch_cpus1.num_store_insts           7706408                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses       117431                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts              117431                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads        97944                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes        21915                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         4190      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        127786389     72.06%     72.07% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          578409      0.33%     72.39% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           138720      0.08%     72.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              2      0.00%     72.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              5      0.00%     72.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              4      0.00%     72.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             2      0.00%     72.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     72.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     72.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc         11649      0.01%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        41098841     23.18%     95.65% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        7706408      4.35%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         177324619                       # Class of executed instruction
system.switch_cpus2.Branches                 10966794                       # Number of branches fetched
system.switch_cpus2.committedInsts           48354906                       # Number of instructions committed
system.switch_cpus2.committedOps             57821227                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.accesses             19303168                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries             380                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   1                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid             44                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               1                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        11390                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                 19240947                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                  62221                       # DTB misses
system.switch_cpus2.dtb.perms_faults              103                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults          4624                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses        11299608                       # DTB read accesses
system.switch_cpus2.dtb.read_hits            11240446                       # DTB read hits
system.switch_cpus2.dtb.read_misses             59162                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkCompletionTime::samples        62051                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean 29322903.708240                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean 28450943.633897                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev 3760806.868642                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-8.38861e+06          154      0.25%      0.25% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::8.38861e+06-1.67772e+07         1606      2.59%      2.84% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::1.67772e+07-2.51658e+07          852      1.37%      4.21% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::2.51658e+07-3.35544e+07        59184     95.38%     99.59% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::3.35544e+07-4.1943e+07          229      0.37%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::4.1943e+07-5.03316e+07           13      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::5.03316e+07-5.87203e+07            3      0.00%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::5.87203e+07-6.71089e+07            9      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::6.71089e+07-7.54975e+07            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total        62051                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkPageSizes::4K        59957     96.70%     96.70% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::2M          473      0.76%     97.46% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1G         1573      2.54%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total        62003                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data        62221                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total        62221                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data        62003                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total        62003                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total       124224                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkWaitTime::samples        62173                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0        62173    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total        62173                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walks            62221                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksLong        62221                       # Table walker walks initiated with long descriptors
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level1         1573                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level2          473                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level3        59957                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksPending::samples  -6894397840                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.871380                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     0.334779                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0   -886755908     12.86%     12.86% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::1  -6007641932     87.14%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total  -6894397840                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksSquashedBefore           48                       # Table walks squashed before starting
system.switch_cpus2.dtb.write_accesses        8003560                       # DTB write accesses
system.switch_cpus2.dtb.write_hits            8000501                       # DTB write hits
system.switch_cpus2.dtb.write_misses             3059                       # DTB write misses
system.switch_cpus2.idle_fraction            0.055117                       # Percentage of idle cycles
system.switch_cpus2.itb.accesses             48535328                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries             368                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   1                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid             44                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               1                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        11390                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                 48361151                       # DTB hits
system.switch_cpus2.itb.inst_accesses        48535328                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits            48361151                       # ITB inst hits
system.switch_cpus2.itb.inst_misses            174177                       # ITB inst misses
system.switch_cpus2.itb.misses                 174177                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkCompletionTime::samples       174142                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 29863013.020983                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean 29624127.716491                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 1593276.847398                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-8.38861e+06          165      0.09%      0.09% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::8.38861e+06-1.67772e+07           35      0.02%      0.11% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::1.67772e+07-2.51658e+07         2232      1.28%      1.40% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::2.51658e+07-3.35544e+07       171474     98.47%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::3.35544e+07-4.1943e+07          177      0.10%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::4.1943e+07-5.03316e+07           20      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::5.03316e+07-5.87203e+07            7      0.00%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::5.87203e+07-6.71089e+07           31      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::6.71089e+07-7.54975e+07            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total       174142                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkPageSizes::4K       172038     98.79%     98.79% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::2M         2104      1.21%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total       174142                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst       174177                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total       174177                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst       174142                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total       174142                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total       348319                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkWaitTime::samples       174177                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0       174177    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total       174177                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walks           174177                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksLong       174177                       # Table walker walks initiated with long descriptors
system.switch_cpus2.itb.walker.walksLongTerminationLevel::Level2         2104                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.itb.walker.walksLongTerminationLevel::Level3       172038                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.944883                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles             44682099110                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      42219370800.256577                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     10645097                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      7855368                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      5859802                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            3793252                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2462728309.743423                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     52939990                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            52939990                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     70051728                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     42162997                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           11219676                       # Number of load instructions
system.switch_cpus2.num_mem_refs             19220158                       # number of memory refs
system.switch_cpus2.num_store_insts           8000482                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses       118887                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts              118887                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads        95445                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes        25870                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass         3271      0.01%      0.01% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         37859944     65.47%     65.48% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          593862      1.03%     66.50% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           138817      0.24%     66.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     66.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     66.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     66.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     66.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     66.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc         11403      0.02%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               5      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               4      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               4      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              4      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     66.76% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        11219676     19.40%     86.16% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        8000482     13.84%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          57827472                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests      3130141                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           46                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2978686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6987                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7973181                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7033                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               32036                       # Transaction distribution
system.membus.trans_dist::ReadResp             139288                       # Transaction distribution
system.membus.trans_dist::WriteReq              17857                       # Transaction distribution
system.membus.trans_dist::WriteResp             17857                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88209                       # Transaction distribution
system.membus.trans_dist::CleanEvict            71798                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            24170                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            168                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51768                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        107252                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         35166                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        51273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        51273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        90374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       476670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       576456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 627729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1176064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1176064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5686                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio       180748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14031680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     14218114                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15394178                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30978                       # Total snoops (count)
system.membus.snoopTraffic                     593728                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            268417                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.034566                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.182677                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  259139     96.54%     96.54% # Request fanout histogram
system.membus.snoop_fanout::1                    9278      3.46%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              268417                       # Request fanout histogram
system.membus.reqLayer7.occupancy           725319400                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             8327000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy            70048500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          912890000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           36742755                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide          25645                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25645                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide         25645                       # number of overall misses
system.iocache.overall_misses::total            25645                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide  75604768452                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  75604768452                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide  75604768452                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  75604768452                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide        25645                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25645                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide        25645                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25645                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 2948129.009632                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 2948129.009632                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 2948129.009632                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 2948129.009632                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs       3303224                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 3080                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs  1072.475325                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18376                       # number of writebacks
system.iocache.writebacks::total                18376                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide        25645                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25645                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide        25645                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25645                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide  74321199913                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  74321199913                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide  74321199913                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  74321199913                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 2898077.594580                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 2898077.594580                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 2898077.594580                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 2898077.594580                       # average overall mshr miss latency
system.iocache.replacements                     25628                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide          7253                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             7253                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide  73459401488                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total  73459401488                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide         7253                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           7253                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 10128140.285123                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 10128140.285123                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide         7253                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         7253                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide  73096751488                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total  73096751488                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 10078140.285123                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 10078140.285123                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide        18392                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18392                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide   2145366964                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2145366964                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide        18392                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18392                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 116646.746629                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116646.746629                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide        18392                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18392                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide   1224448425                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1224448425                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 66575.055731                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66575.055731                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse               12.669046                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25645                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25645                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         5702244343000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide    12.669046                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.791815                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.791815                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               230805                       # Number of tag accesses
system.iocache.tags.data_accesses              230805                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions          657                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          328                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 3754159039.097561                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 27939437757.760624                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          152     46.34%     46.34% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          169     51.52%     97.87% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::5e+10-1e+11            2      0.61%     98.48% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1e+11-1.5e+11            2      0.61%     99.09% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.30%     99.39% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.30%     99.70% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.30%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value 321340569000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          328                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 21094105834676                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 1231364164824                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF  15579917500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions          995                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          497                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 3967605131.378270                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 11816883416.472979                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          187     37.63%     37.63% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          306     61.57%     99.20% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::5e+10-1e+11            3      0.60%     99.80% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1e+11-1.5e+11            1      0.20%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value 100325462500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          497                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 20300951031705                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1971899750295                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF  68199135000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions          985                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          492                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 3633968719.056911                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 22339318856.736862                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          200     40.65%     40.65% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          285     57.93%     98.58% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::5e+10-1e+11            2      0.41%     98.98% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1e+11-1.5e+11            2      0.41%     99.39% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.20%     99.59% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::2.5e+11-3e+11            2      0.41%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value 274018792000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          492                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 20537144342224                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1787912609776                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  15992965000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            1993587                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5800566                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             17857                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            17857                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       376317                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3330921                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean           25225                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          278370                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           77249                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           226                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          77475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           134933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          134933                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3332457                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       475976                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq        38849                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        23970                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        23970                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3086895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       755221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       904195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       379872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3428054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       663202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       924344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       297025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      3480883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       548103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side      1040128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       364582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15872504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    131696576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     21435095                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side      3611368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1512056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    146252672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17648715                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side      3684208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1169976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    148506752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     14209632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side      4157616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1453536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              495338202                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          294037                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12072088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6230456                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.534647                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.775086                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3995552     64.13%     64.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1138960     18.28%     82.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1095700     17.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    244      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6230456                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8654263127                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        1740754377                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        182895487                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy        520453931                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         150786483                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         463840445                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         395314855                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1543744892                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         190868977                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         452785448                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         345399471                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          9944041                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1714345860                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         257542986                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  22341049907000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.switch_cpus2.inst     47200687                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        47200687                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     47200687                       # number of overall hits
system.cpu2.icache.overall_hits::total       47200687                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1160464                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1160465                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1160464                       # number of overall misses
system.cpu2.icache.overall_misses::total      1160465                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst 11679526718000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 11679526718000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst 11679526718000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 11679526718000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     48361151                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     48361152                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     48361151                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     48361152                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.023996                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.023996                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.023996                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.023996                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 10064531.702836                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 10064523.029992                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 10064531.702836                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 10064523.029992                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks      1159953                       # number of writebacks
system.cpu2.icache.writebacks::total          1159953                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1160464                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1160464                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1160464                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1160464                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst 11678366254000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 11678366254000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst 11678366254000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 11678366254000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.023996                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.023996                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.023996                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.023996                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 10063531.702836                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 10063531.702836                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 10063531.702836                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 10063531.702836                       # average overall mshr miss latency
system.cpu2.icache.replacements               1159953                       # number of replacements
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     47200687                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       47200687                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1160464                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1160465                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst 11679526718000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 11679526718000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     48361151                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     48361152                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.023996                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.023996                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 10064531.702836                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 10064523.029992                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1160464                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1160464                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst 11678366254000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 11678366254000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.023996                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.023996                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 10063531.702836                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 10063531.702836                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          488.543066                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           48361152                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1160465                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            41.673943                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     1051223034500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.000702                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   488.542364                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.954184                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.954186                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          292                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         97882769                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        97882769                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.switch_cpus2.data     18782379                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18782379                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     18851426                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18851426                       # number of overall hits
system.cpu2.dcache.demand_misses::.switch_cpus2.data       190221                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        190221                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       196281                       # number of overall misses
system.cpu2.dcache.overall_misses::total       196281                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1999263382500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1999263382500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1999263382500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1999263382500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     18972600                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18972600                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     19047707                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19047707                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.010026                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010026                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.010305                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010305                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 10510213.817086                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 10510213.817086                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 10185720.383022                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10185720.383022                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        85679                       # number of writebacks
system.cpu2.dcache.writebacks::total            85679                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data            2                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       190219                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       190219                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       196279                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       196279                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        15056                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        15056                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1999043708000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1999043708000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 2039324076500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 2039324076500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data 195364448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total 195364448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.010026                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.010305                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.010305                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10509169.473081                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10509169.473081                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10389924.935933                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10389924.935933                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 12975853.347503                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 12975853.347503                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                134949                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     10956737                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10956737                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       112700                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       112700                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1105917555500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1105917555500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     11069437                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11069437                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.010181                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010181                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 9812933.056788                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 9812933.056788                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       112699                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       112699                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         9755                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         9755                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1105785443000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1105785443000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data 195364448000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total 195364448000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.010181                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010181                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 9811847.869103                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 9811847.869103                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 20027108.969759                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 20027108.969759                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      7822237                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7822237                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        69773                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        69773                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 753499058000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 753499058000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      7892010                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7892010                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.008841                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008841                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 10799292.821005                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 10799292.821005                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        69772                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        69772                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         5301                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         5301                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 753419244000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 753419244000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.008841                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008841                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 10798303.674827                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10798303.674827                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data           76                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           76                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data          268                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          268                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data          344                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          344                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.779070                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.779070                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data          268                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          268                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   4301786000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   4301786000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.779070                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.779070                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 16051440.298507                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 16051440.298507                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.switch_cpus2.data        68971                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        68971                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.switch_cpus2.data         5792                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total         5792                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.switch_cpus2.data        74763                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        74763                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.switch_cpus2.data     0.077471                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.077471                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.switch_cpus2.data         5792                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total         5792                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus2.data  35978582500                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total  35978582500                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus2.data     0.077471                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.077471                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus2.data 6211771.840470                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total 6211771.840470                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.switch_cpus2.data         3405                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         3405                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.switch_cpus2.data         7748                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total         7748                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.switch_cpus2.data 139846769000                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total 139846769000                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.switch_cpus2.data        11153                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total        11153                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.switch_cpus2.data     0.694701                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.694701                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.switch_cpus2.data 18049402.297367                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 18049402.297367                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_misses::.switch_cpus2.data         7748                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total         7748                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus2.data 139839021000                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total 139839021000                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus2.data     0.694701                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.694701                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus2.data 18048402.297367                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 18048402.297367                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data        79834                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        79834                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data         6313                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         6313                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data  41188757000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total  41188757000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data        86147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        86147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.073282                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.073282                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 6524434.817044                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 6524434.817044                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data         5743                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         5743                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          570                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          570                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data   5346403500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   5346403500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.006617                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.006617                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 9379655.263158                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 9379655.263158                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data        85701                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        85701                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data           64                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data    150263500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    150263500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data        85765                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        85765                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.000746                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000746                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data 2347867.187500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 2347867.187500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data           64                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data    150199500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    150199500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.000746                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000746                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data 2346867.187500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 2346867.187500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.switch_cpus2.data   1111532500                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total   1111532500                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.switch_cpus2.data         6144                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total         6144                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus2.data   1107657364                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total   1107657364                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 180282.774089                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total 180282.774089                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          910.513130                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19220667                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           154351                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           124.525704                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     1051453490500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   910.513130                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.889173                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.889173                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          984                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          949                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         38605877                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        38605877                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  22341049907000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           11                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    154307025                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       154307036                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           11                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    154307025                       # number of overall hits
system.cpu0.icache.overall_hits::total      154307036                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      1029131                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1029136                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      1029131                       # number of overall misses
system.cpu0.icache.overall_misses::total      1029136                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst 10423580912000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 10423580912000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst 10423580912000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 10423580912000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           16                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    155336156                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    155336172                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           16                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    155336156                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    155336172                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.312500                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.006625                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006625                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.312500                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.006625                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006625                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 10128526.797852                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10128477.588968                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 10128526.797852                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10128477.588968                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1028624                       # number of writebacks
system.cpu0.icache.writebacks::total          1028624                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      1029131                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1029131                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      1029131                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1029131                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst 10422551781000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 10422551781000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst 10422551781000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 10422551781000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.006625                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006625                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.006625                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006625                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 10127526.797852                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10127526.797852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 10127526.797852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10127526.797852                       # average overall mshr miss latency
system.cpu0.icache.replacements               1028624                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           11                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    154307025                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      154307036                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      1029131                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1029136                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst 10423580912000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 10423580912000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    155336156                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    155336172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.312500                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.006625                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006625                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 10128526.797852                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10128477.588968                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      1029131                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1029131                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst 10422551781000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 10422551781000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.006625                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006625                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 10127526.797852                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10127526.797852                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          488.647636                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          155336172                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1029136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           150.938430                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1051223025000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.007560                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   488.640077                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000015                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.954375                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.954390                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311701480                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311701480                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     44816590                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44816594                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     44893759                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44893763                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       261936                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        261938                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       269791                       # number of overall misses
system.cpu0.dcache.overall_misses::total       269793                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 2922036502000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2922036502000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 2922036502000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2922036502000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     45078526                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     45078532                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     45163550                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     45163556                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.333333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005811                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005811                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.333333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.005974                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005974                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 11155536.092786                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11155450.915866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 10830741.210789                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10830660.921521                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        19600                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs        19600                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       124413                       # number of writebacks
system.cpu0.dcache.writebacks::total           124413                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       261935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       261935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       269790                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       269790                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data        17566                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        17566                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 2921754984000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2921754984000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 2981436708000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2981436708000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data 226087605500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 226087605500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.005811                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005811                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.005974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005974                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11154503.918911                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11154503.918911                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11050953.363727                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11050953.363727                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 12870750.626210                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 12870750.626210                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                210532                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     37625265                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       37625267                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       187024                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       187026                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1930983958000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1930983958000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     37812289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     37812293                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.004946                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004946                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 10324792.315425                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10324681.905190                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       187023                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       187023                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data        11281                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total        11281                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1930777352000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1930777352000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data 226087605500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 226087605500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10323742.812381                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10323742.812381                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 20041450.713589                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 20041450.713589                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      7190519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7190521                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        69572                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        69572                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 896851465000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 896851465000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      7260091                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7260093                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.009583                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009583                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 12890982.938538                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 12890982.938538                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        69572                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        69572                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         6285                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         6285                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 896781893000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 896781893000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.009583                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009583                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 12889982.938538                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12889982.938538                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          213                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          213                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          500                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          500                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          713                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          713                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.701262                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.701262                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          500                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          500                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   7527335500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   7527335500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.701262                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.701262                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data     15054671                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total     15054671                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.switch_cpus0.data        76956                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total        76956                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.switch_cpus0.data         7355                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total         7355                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.switch_cpus0.data        84311                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total        84311                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.switch_cpus0.data     0.087237                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.087237                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.switch_cpus0.data         7355                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total         7355                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus0.data  52154388500                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total  52154388500                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus0.data     0.087237                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.087237                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus0.data 7091011.352821                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total 7091011.352821                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.WriteLineReq_hits::.switch_cpus0.data          806                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total          806                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.switch_cpus0.data         5340                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total         5340                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_miss_latency::.switch_cpus0.data  94201079000                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::total  94201079000                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_accesses::.switch_cpus0.data         6146                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total         6146                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.switch_cpus0.data     0.868858                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.868858                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_miss_latency::.switch_cpus0.data 17640651.498127                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 17640651.498127                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_mshr_misses::.switch_cpus0.data         5340                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::total         5340                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus0.data  94195739000                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  94195739000                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus0.data     0.868858                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.868858                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus0.data 17639651.498127                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 17639651.498127                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        81898                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        81898                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data         8000                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8000                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data  59364006000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total  59364006000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        89898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        89898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.088990                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.088990                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 7420500.750000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 7420500.750000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         7214                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7214                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          786                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          786                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data   7417912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   7417912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.008743                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008743                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 9437547.073791                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 9437547.073791                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        89376                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        89376                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           79                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data    280346500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    280346500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        89455                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        89455                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.000883                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000883                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 3548689.873418                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 3548689.873418                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           79                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           79                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data    280267500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    280267500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.000883                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000883                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 3547689.873418                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 3547689.873418                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.CleanSharedReq_miss_latency::.switch_cpus0.data   1892278500                       # number of CleanSharedReq miss cycles
system.cpu0.dcache.CleanSharedReq_miss_latency::total   1892278500                       # number of CleanSharedReq miss cycles
system.cpu0.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus0.data          inf                       # average CleanSharedReq miss latency
system.cpu0.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu0.dcache.CleanSharedReq_mshr_misses::.switch_cpus0.data        11713                       # number of CleanSharedReq MSHR misses
system.cpu0.dcache.CleanSharedReq_mshr_misses::total        11713                       # number of CleanSharedReq MSHR misses
system.cpu0.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus0.data   1892593021                       # number of CleanSharedReq MSHR miss cycles
system.cpu0.dcache.CleanSharedReq_mshr_miss_latency::total   1892593021                       # number of CleanSharedReq MSHR miss cycles
system.cpu0.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus0.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu0.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu0.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 161580.553317                       # average CleanSharedReq mshr miss latency
system.cpu0.dcache.CleanSharedReq_avg_mshr_miss_latency::total 161580.553317                       # average CleanSharedReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          931.630768                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45344459                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           250143                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           181.274147                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1051223025500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.009557                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   931.621211                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000009                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.909786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.909796                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1012                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          922                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         90959387                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        90959387                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  22341049907000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.switch_cpus1.inst    167090290                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       167090290                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    167090290                       # number of overall hits
system.cpu1.icache.overall_hits::total      167090290                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst      1142855                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1142856                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst      1142855                       # number of overall misses
system.cpu1.icache.overall_misses::total      1142856                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst 11576888021000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 11576888021000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst 11576888021000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 11576888021000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    168233145                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    168233146                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    168233145                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    168233146                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.006793                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006793                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.006793                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006793                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 10129796.011743                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10129787.148162                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 10129796.011743                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10129787.148162                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1142344                       # number of writebacks
system.cpu1.icache.writebacks::total          1142344                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst      1142855                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1142855                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst      1142855                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1142855                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst 11575745166000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 11575745166000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst 11575745166000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 11575745166000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.006793                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006793                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.006793                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006793                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 10128796.011743                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10128796.011743                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 10128796.011743                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10128796.011743                       # average overall mshr miss latency
system.cpu1.icache.replacements               1142344                       # number of replacements
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    167090290                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      167090290                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst      1142855                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1142856                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst 11576888021000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 11576888021000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    168233145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    168233146                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.006793                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006793                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 10129796.011743                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10129787.148162                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst      1142855                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1142855                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst 11575745166000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 11575745166000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 10128796.011743                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10128796.011743                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          488.563828                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          168233146                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1142856                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           147.204150                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1051223034500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.001647                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   488.562181                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000003                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.954223                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.954226                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          170                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        337609148                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       337609148                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data     48304624                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48304624                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     48375608                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48375608                       # number of overall hits
system.cpu1.dcache.demand_misses::.switch_cpus1.data       228825                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        228825                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       236603                       # number of overall misses
system.cpu1.dcache.overall_misses::total       236603                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 2284079895500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2284079895500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 2284079895500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2284079895500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     48533449                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48533449                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     48612211                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48612211                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.004715                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004715                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.004867                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004867                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 9981776.010051                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 9981776.010051                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 9653638.776770                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 9653638.776770                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        96392                       # number of writebacks
system.cpu1.dcache.writebacks::total            96392                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data            2                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       228823                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       228823                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       236601                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       236601                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data        17271                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total        17271                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 2283821627500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 2283821627500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 2338937325000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 2338937325000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data 220334895500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 220334895500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.004715                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004715                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.004867                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004867                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 9980734.574322                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 9980734.574322                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 9885576.667047                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 9885576.667047                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 12757506.542760                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 12757506.542760                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                174181                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     40775460                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       40775460                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       165356                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165356                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1499591942500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1499591942500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     40940816                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     40940816                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004039                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004039                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 9068869.242725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 9068869.242725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       165355                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       165355                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data        11000                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total        11000                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1499407169500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1499407169500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data 220334895500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 220334895500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.004039                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004039                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 9067806.655378                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 9067806.655378                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 20030445.045455                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 20030445.045455                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      7527328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7527328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        52587                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52587                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 614030558000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 614030558000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      7579915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7579915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.006938                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006938                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11676470.572575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11676470.572575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        52586                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        52586                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         6271                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         6271                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 613967945000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 613967945000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.006938                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006938                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11675501.939680                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11675501.939680                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data          250                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          250                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data          673                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          673                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data          923                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          923                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.729144                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.729144                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data          673                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          673                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   9610743000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   9610743000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.729144                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.729144                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 14280450.222883                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 14280450.222883                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.switch_cpus1.data        70734                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total        70734                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.switch_cpus1.data         7105                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total         7105                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.switch_cpus1.data        77839                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total        77839                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.switch_cpus1.data     0.091278                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.091278                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.switch_cpus1.data         7105                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total         7105                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus1.data  45504954500                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total  45504954500                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus1.data     0.091278                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.091278                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus1.data 6404638.212526                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total 6404638.212526                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.WriteLineReq_hits::.switch_cpus1.data         1836                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total         1836                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.switch_cpus1.data        10882                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total        10882                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_miss_latency::.switch_cpus1.data 170457395000                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_miss_latency::total 170457395000                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_accesses::.switch_cpus1.data        12718                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total        12718                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.switch_cpus1.data     0.855638                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.855638                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_miss_latency::.switch_cpus1.data 15664160.540342                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 15664160.540342                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_mshr_misses::.switch_cpus1.data        10882                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_misses::total        10882                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus1.data 170446513000                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total 170446513000                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus1.data     0.855638                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.855638                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus1.data 15663160.540342                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 15663160.540342                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        78985                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        78985                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         7847                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7847                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data  53073439000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total  53073439000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        86832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        86832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.090370                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.090370                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 6763532.432777                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 6763532.432777                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data         7000                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         7000                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          847                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          847                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data   7866182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   7866182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.009754                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.009754                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 9287109.799292                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 9287109.799292                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        86274                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        86274                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           83                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data    410387500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    410387500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        86357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        86357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.000961                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000961                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 4944427.710843                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 4944427.710843                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           83                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           83                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data    410304500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    410304500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.000961                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000961                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 4943427.710843                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 4943427.710843                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_miss_latency::.switch_cpus1.data   3600853000                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_miss_latency::total   3600853000                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus1.data          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_mshr_misses::.switch_cpus1.data        20992                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_misses::total        20992                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus1.data   3591657330                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::total   3591657330                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus1.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 171096.481040                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::total 171096.481040                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          916.330923                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48795019                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           222390                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           219.411929                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1051453497500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   916.330923                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.894854                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.894854                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          969                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          918                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.946289                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         97835174                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        97835174                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.dtb.walker             2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker             3                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst      1020034                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data       136694                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.dtb.walker       188659                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.itb.walker       451097                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst      1131960                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data       124054                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.dtb.walker       145917                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.itb.walker       460280                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst      1157115                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       103346                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.dtb.walker       181410                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.itb.walker       519463                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5620041                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            6                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker            3                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst      1020034                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data       136694                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.dtb.walker       188659                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.itb.walker       451097                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst      1131960                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data       124054                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.dtb.walker       145917                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.itb.walker       460280                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst      1157115                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       103346                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.dtb.walker       181410                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.itb.walker       519463                       # number of overall hits
system.l2.overall_hits::total                 5620041                       # number of overall hits
system.l2.demand_misses::.cpu0.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         9096                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data        65612                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.dtb.walker          342                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.itb.walker          312                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst        10893                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data        38348                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.dtb.walker          330                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.itb.walker          243                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         3349                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data        24231                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.dtb.walker          282                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.itb.walker          237                       # number of demand (read+write) misses
system.l2.demand_misses::total                 153296                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst                5                       # number of overall misses
system.l2.overall_misses::.cpu0.data                2                       # number of overall misses
system.l2.overall_misses::.cpu0.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::.cpu0.itb.walker            6                       # number of overall misses
system.l2.overall_misses::.cpu1.inst                1                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         9096                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data        65612                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.dtb.walker          342                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.itb.walker          312                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst        10893                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data        38348                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.dtb.walker          330                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.itb.walker          243                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         3349                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data        24231                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.dtb.walker          282                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.itb.walker          237                       # number of overall misses
system.l2.overall_misses::total                153296                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst 182497979999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 1316609379994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.dtb.walker   6863092500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.itb.walker   6260379500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst 218589725000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 769524096499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.dtb.walker   6621914500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.itb.walker   4876116500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst  67188380500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 486249909497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.dtb.walker   5658706000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.itb.walker   4756452000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3075696132489                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst 182497979999                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 1316609379994                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.dtb.walker   6863092500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.itb.walker   6260379500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst 218589725000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 769524096499                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.dtb.walker   6621914500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.itb.walker   4876116500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst  67188380500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 486249909497                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.dtb.walker   5658706000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.itb.walker   4756452000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3075696132489                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst               5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst      1029130                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data       202306                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.dtb.walker       189001                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.itb.walker       451409                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst      1142853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data       162402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.dtb.walker       146247                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.itb.walker       460523                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst      1160464                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data       127577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.dtb.walker       181692                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.itb.walker       519700                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5773337                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst              5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst      1029130                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data       202306                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.dtb.walker       189001                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.itb.walker       451409                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst      1142853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data       162402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.dtb.walker       146247                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.itb.walker       460523                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst      1160464                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data       127577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.dtb.walker       181692                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.itb.walker       519700                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5773337                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.008839                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.324321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.dtb.walker     0.001810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.itb.walker     0.000691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.009531                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.236130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.dtb.walker     0.002256                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.itb.walker     0.000528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.002886                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.189932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.dtb.walker     0.001552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.itb.walker     0.000456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026552                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.008839                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.324321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.dtb.walker     0.001810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.itb.walker     0.000691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.009531                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.236130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.dtb.walker     0.002256                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.itb.walker     0.000528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.002886                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.189932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.dtb.walker     0.001552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.itb.walker     0.000456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026552                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 20063542.216249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 20066594.220478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.dtb.walker 20067521.929825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.itb.walker 20065318.910256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 20066990.268980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 20066863.891181                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.dtb.walker 20066407.575758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.itb.walker 20066323.045267                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 20062221.707973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 20067265.465602                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.dtb.walker 20066333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.itb.walker 20069417.721519                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 20063772.913116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 20063542.216249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 20066594.220478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.dtb.walker 20067521.929825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.itb.walker 20065318.910256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 20066990.268980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 20066863.891181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.dtb.walker 20066407.575758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.itb.walker 20066323.045267                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 20062221.707973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 20067265.465602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.dtb.walker 20066333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.itb.walker 20069417.721519                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 20063772.913116                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               69833                       # number of writebacks
system.l2.writebacks::total                     69833                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.itb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 116                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.itb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                116                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst         9066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data        65606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.dtb.walker          341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.itb.walker          309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst        10854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data        38340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.dtb.walker          325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.itb.walker          236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         3333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data        24230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.dtb.walker          282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.itb.walker          237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            153159                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         9066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data        65606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.dtb.walker          341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.itb.walker          309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst        10854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data        38340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.dtb.walker          325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.itb.walker          236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         3333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data        24230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.dtb.walker          282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.itb.walker          237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           153159                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data        17566                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data        17271                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data        15056                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        49893                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst  91273787999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 660448702994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.dtb.walker   3433035000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.itb.walker   3110572500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst 109275552000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 385963589499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.dtb.walker   3271606000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.itb.walker   2375688000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst  33555602000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 243929963497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.dtb.walker   2838706000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.itb.walker   2386452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1541863257489                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst  91273787999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 660448702994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.dtb.walker   3433035000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.itb.walker   3110572500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst 109275552000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 385963589499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.dtb.walker   3271606000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.itb.walker   2375688000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst  33555602000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 243929963497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.dtb.walker   2838706000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.itb.walker   2386452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1541863257489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data 113249211500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data 110307317000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data  97780222000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total 321336750500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.008809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.324291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.dtb.walker     0.001804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.itb.walker     0.000685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.009497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.236081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.dtb.walker     0.002222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.itb.walker     0.000512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.002872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.189925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.dtb.walker     0.001552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.itb.walker     0.000456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026529                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.008809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.324291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.dtb.walker     0.001804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.itb.walker     0.000685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.009497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.236081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.dtb.walker     0.002222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.itb.walker     0.000512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.002872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.189925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.dtb.walker     0.001552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.itb.walker     0.000456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.026529                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 10067702.183874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 10066894.841844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 10067551.319648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.itb.walker 10066577.669903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 10067767.827529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 10066864.619171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.dtb.walker     10066480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.itb.walker 10066474.576271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 10067687.368737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 10067270.470367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 10066333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.itb.walker 10069417.721519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 10067075.767594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 10067702.183874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 10066894.841844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 10067551.319648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.itb.walker 10066577.669903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 10067767.827529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 10066864.619171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.dtb.walker     10066480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.itb.walker 10066474.576271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 10067687.368737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 10067270.470367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 10066333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.itb.walker 10069417.721519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 10067075.767594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 6447068.854605                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 6386851.774651                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 6494435.573858                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 6440517.717916                       # average overall mshr uncacheable latency
system.l2.replacements                         135025                       # number of replacements
system.l2.ReadReq_hits::.cpu0.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu0.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu2.itb.walker            3                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus0.dtb.walker       188659                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus0.itb.walker       451097                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus1.dtb.walker       145917                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus1.itb.walker       460280                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus2.dtb.walker       181410                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus2.itb.walker       519463                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1946837                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu0.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu0.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu1.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus0.dtb.walker          342                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus0.itb.walker          312                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus1.dtb.walker          330                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus1.itb.walker          243                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus2.dtb.walker          282                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus2.itb.walker          237                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1759                       # number of ReadReq misses
system.l2.ReadReq_miss_latency::.switch_cpus0.dtb.walker   6863092500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus0.itb.walker   6260379500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus1.dtb.walker   6621914500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus1.itb.walker   4876116500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus2.dtb.walker   5658706000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus2.itb.walker   4756452000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35036661000                       # number of ReadReq miss cycles
system.l2.ReadReq_accesses::.cpu0.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu0.itb.walker           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu1.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu2.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus0.dtb.walker       189001                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus0.itb.walker       451409                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus1.dtb.walker       146247                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus1.itb.walker       460523                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus2.dtb.walker       181692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus2.itb.walker       519700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1948596                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu1.itb.walker            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus0.dtb.walker     0.001810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus0.itb.walker     0.000691                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus1.dtb.walker     0.002256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus1.itb.walker     0.000528                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus2.dtb.walker     0.001552                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus2.itb.walker     0.000456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000903                       # miss rate for ReadReq accesses
system.l2.ReadReq_avg_miss_latency::.switch_cpus0.dtb.walker 20067521.929825                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus0.itb.walker 20065318.910256                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus1.dtb.walker 20066407.575758                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus1.itb.walker 20066323.045267                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus2.dtb.walker 20066333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus2.itb.walker 20069417.721519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 19918511.085844                       # average ReadReq miss latency
system.l2.ReadReq_mshr_hits::.switch_cpus0.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus0.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus1.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus1.itb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_misses::.switch_cpus0.dtb.walker          341                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus0.itb.walker          309                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus1.dtb.walker          325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus1.itb.walker          236                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus2.dtb.walker          282                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus2.itb.walker          237                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1730                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data        11281                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data        11000                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         9755                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        32036                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_miss_latency::.switch_cpus0.dtb.walker   3433035000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus0.itb.walker   3110572500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus1.dtb.walker   3271606000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus1.itb.walker   2375688000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus2.dtb.walker   2838706000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus2.itb.walker   2386452000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  17416059500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data 113249211500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data 110307317000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data  97780222000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total 321336750500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::.switch_cpus0.dtb.walker     0.001804                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus0.itb.walker     0.000685                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus1.dtb.walker     0.002222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus1.itb.walker     0.000512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus2.dtb.walker     0.001552                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus2.itb.walker     0.000456                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000888                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 10067551.319648                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus0.itb.walker 10066577.669903                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus1.dtb.walker     10066480                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus1.itb.walker 10066474.576271                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 10066333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus2.itb.walker 10069417.721519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 10067086.416185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 10038933.738144                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 10027937.909091                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 10023600.410046                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 10030489.152828                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         6285                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         6271                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         5301                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        17857                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       306484                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           306484                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       306484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       306484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1389119                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1389119                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1389119                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1389119                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks          25225                       # number of WriteClean hits
system.l2.WriteClean_hits::total                25225                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks        25225                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total            25225                       # number of WriteClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          246                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           246                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data        12120                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         6240                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data        36463                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                54823                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          212                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          679                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          348                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1239                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data   3781668500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data  11465083500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data   5322423000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total  20569175000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data        12332                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         6919                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data        36811                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            56062                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.017191                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.098136                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.009454                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.022101                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data 17838058.962264                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data 16885248.159057                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 15294318.965517                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16601432.606941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          212                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          679                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          348                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1239                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data   2121880000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data   6796111500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data   3483208000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  12401199500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.017191                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.098136                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.009454                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.022101                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 10008867.924528                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 10009000.736377                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 10009218.390805                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 10009039.144471                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data     80036000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data    160073000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data     20009500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    260118500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.242424                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.071429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.183099                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data     20009000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data     20009125                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data     20009500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 20009115.384615                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data     40036000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data     80073000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data     10009500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    130118500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.242424                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.071429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.183099                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data     10009000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data     10009125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data     10009500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 10009115.384615                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data        26712                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        26794                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        21043                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 74549                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        27411                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        15555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        10215                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               53181                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data 550036759997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data 312112016000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data 204976066998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1067124842995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        54123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        42349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        31258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            127730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.506458                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.367305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.326796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.416355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 20066278.501222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 20065060.495018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 20066183.749192                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 20065904.044584                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        27411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        15555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        10215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          53181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data 275926759997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data 156562016000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data 102826066998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 535314842995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.506458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.367305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.326796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.416355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 10066278.501222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 10065060.495018                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 10066183.749192                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 10065904.044584                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu2.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst      1020034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst      1131960                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst      1157115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3309110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         9096                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst        10893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         3349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23344                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst 182497979999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst 218589725000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst  67188380500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 468276085499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst      1029130                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst      1142853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst      1160464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3332454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.008839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.009531                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.002886                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 20063542.216249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 20066990.268980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 20062221.707973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 20059804.896290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         9066                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst        10854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         3333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        23253                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst  91273787999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst 109275552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst  33555602000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 234104941999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.008809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.009497                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.002872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 10067702.183874                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 10067767.827529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 10067687.368737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 10067730.701372                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data       109982                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data        97260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        82303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            289545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus0.data        38201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data        22793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data        14016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           75012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 766572619997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 457412080499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 281273842499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1505258542995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus0.data       148183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data       120053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        96319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        364557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.257796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.189858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.145516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 20066820.763776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 20068094.612337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 20068053.831264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 20066903.202088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data        38195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data        22785                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data        14015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 384521942997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 229401573499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 141103896499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 755027412995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.257756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.189791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.145506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 10067337.164472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 10068096.269432                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 10068062.540064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 10067703.353490                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus0.data         1201                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus1.data         4254                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus2.data         1481                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              6936                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus0.data         4107                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus1.data         6391                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus2.data         6248                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           16746                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus0.data   3421530500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.switch_cpus1.data  11825272500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.switch_cpus2.data   3121404000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total  18368207000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus0.data         5308                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus1.data        10645                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus2.data         7729                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         23682                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus0.data     0.773738                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus1.data     0.600376                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus2.data     0.808384                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.707119                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus0.data 833097.272949                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus1.data 1850300.813644                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus2.data 499584.507042                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 1096871.312552                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.switch_cpus0.data         4107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus1.data         6391                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus2.data         6248                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        16746                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus0.data  41107020500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus1.data  63967738500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus2.data  62536566000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 167611325000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus0.data     0.773738                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus1.data     0.600376                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus2.data     0.808384                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.707119                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus0.data 10009014.000487                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus1.data 10009034.345173                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus2.data 10009053.457106                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 10009036.486325                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30155.095496                       # Cycle average of tags in use
system.l2.tags.total_refs                     7720530                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    175371                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     44.023983                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1051223025000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3420.087209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.878414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.424079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker     0.577323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker     0.913442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker     3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst  2034.309335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 10198.867097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.dtb.walker    91.301624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.itb.walker    82.237825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst  2651.744524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  5585.098817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.dtb.walker    78.554926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.itb.walker    44.819559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1231.916563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  4563.708841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.dtb.walker    93.652221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.itb.walker    71.003697                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.104373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.062082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.311245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.dtb.walker     0.002786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.itb.walker     0.002510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.080925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.170444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.dtb.walker     0.002397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.itb.walker     0.001368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.037595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.139273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.dtb.walker     0.002858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.itb.walker     0.002167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.920260                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           577                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          577                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31795                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.017609                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.973969                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62070819                       # Number of tag accesses
system.l2.tags.data_accesses                 62070819                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       580224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data      4020544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.dtb.walker        21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.itb.walker        19776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst       694656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data      2409088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.dtb.walker        20800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.itb.walker        15104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       213312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data      1532480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.dtb.walker        18048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.itb.walker        15168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9562368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       580224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst       694656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       213312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1488576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5645376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5645376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         9066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data        62821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.dtb.walker          341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.itb.walker          309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst        10854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data        37642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.dtb.walker          325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.itb.walker          236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         3333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data        23945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.dtb.walker          282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.itb.walker          237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88209                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88209                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst               14                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data                6                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dtb.walker           11                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.itb.walker           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst                3                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker            9                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst        25971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data       179962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.dtb.walker          977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.itb.walker          885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        31093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data       107832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.dtb.walker          931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.itb.walker          676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst         9548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data        68595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.dtb.walker          808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.itb.walker          679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                428018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst           14                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst            3                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst        25971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        31093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst         9548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            66630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         252691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               252691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         252691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst              14                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data               6                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker           11                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.itb.walker           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst               3                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker            9                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst        25971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data       179962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.dtb.walker          977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.itb.walker          885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        31093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data       107832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.dtb.walker          931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.itb.walker          676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst         9548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data        68595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.dtb.walker          808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.itb.walker          679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               680709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      9066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     62680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.dtb.walker::samples       341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.itb.walker::samples       309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples     10852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     37631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.dtb.walker::samples       325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.itb.walker::samples       236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      3333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     23926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.dtb.walker::samples       281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.itb.walker::samples       237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.054827756500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4217                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4217                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6112426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84580                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88209                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88209                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4270                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2699914500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5497733250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18093.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36843.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      130                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   53474                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88209                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  148911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       183791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     82.666072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.937759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    95.378907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       169046     91.98%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8594      4.68%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2662      1.45%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1233      0.67%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          622      0.34%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          299      0.16%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          166      0.09%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          166      0.09%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1003      0.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       183791                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.378231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    181.454393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4213     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4217                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.910126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.618526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     11.335585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          3779     89.61%     89.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            58      1.38%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            36      0.85%     91.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             3      0.07%     91.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           113      2.68%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            34      0.81%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            15      0.36%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             7      0.17%     95.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.14%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            10      0.24%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.17%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            11      0.26%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            79      1.87%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            13      0.31%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            13      0.31%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            16      0.38%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.14%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            5      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4217                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9549888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5643392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9561024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5645376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  22341009861000                       # Total gap between requests
system.mem_ctrls.avgGap                   94027819.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       580224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data      4011520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.dtb.walker        21824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.itb.walker        19776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst       694528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data      2408384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.dtb.walker        20800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.itb.walker        15104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       213312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data      1531264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.dtb.walker        17984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.itb.walker        15168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5643392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 25971.205568028810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 179558.257776753366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.dtb.walker 976.856507687825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.itb.walker 885.186688784569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 31087.527335566807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 107800.842348388731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.dtb.walker 931.021598236197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.itb.walker 676.064914411515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 9547.984575142293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 68540.377721228477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.dtb.walker 804.975597244220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.itb.walker 678.929596252242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 252601.915351604286                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         9066                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data        62821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.dtb.walker          341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.itb.walker          309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst        10854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data        37642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.dtb.walker          325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.itb.walker          236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         3333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data        23945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.dtb.walker          282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.itb.walker          237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88209                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    331716500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data   2311510500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.dtb.walker     12393750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.itb.walker     10931000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    397886000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data   1388783500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.dtb.walker     11456500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.itb.walker      8319000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    121880500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data    883889500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.dtb.walker      9908000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.itb.walker      9058500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 509403253169749                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     36589.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     36795.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.dtb.walker     36345.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.itb.walker     35375.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     36658.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     36894.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.dtb.walker     35250.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.itb.walker     35250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     36567.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     36913.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.dtb.walker     35134.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.itb.walker     38221.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 5774957806.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    22.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            671010060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            356650305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           541490460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          243586080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1763583478800.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     459723493650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     8191824600960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       10416944310315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.269238                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 21292333970244                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 746016700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 302699236756                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            641257680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            340836540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           523918920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          216703080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1763583478800.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     455786800620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     8195139710880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       10416232706520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.237386                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 21301000412996                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 746016700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 294032794004                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 23392272941500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 9600                       # Transaction distribution
system.iobus.trans_dist::ReadResp                9600                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20751                       # Transaction distribution
system.iobus.trans_dist::WriteResp              20751                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          988                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         8424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side        51290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total        51290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   60702                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          988                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         4698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5686                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side      1629352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total      1629352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1635038                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               871000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            54018000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7053000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             7456000                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy           108913452                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
