<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_iiu</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_iiu'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_iiu')">kv_iiu</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.88</td>
<td class="s8 cl rt"><a href="mod1371.html#Line" > 82.86</a></td>
<td class="s8 cl rt"><a href="mod1371.html#Cond" > 86.00</a></td>
<td class="s6 cl rt"><a href="mod1371.html#Toggle" > 60.55</a></td>
<td class="s0 cl rt"><a href="mod1371.html#FSM" >  0.00</a></td>
<td class="s8 cl rt"><a href="mod1371.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1371.html#inst_tag_78777"  onclick="showContent('inst_tag_78777')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ipipe.u_kv_iiu</a></td>
<td class="s6 cl rt"> 61.88</td>
<td class="s8 cl rt"><a href="mod1371.html#Line" > 82.86</a></td>
<td class="s8 cl rt"><a href="mod1371.html#Cond" > 86.00</a></td>
<td class="s6 cl rt"><a href="mod1371.html#Toggle" > 60.55</a></td>
<td class="s0 cl rt"><a href="mod1371.html#FSM" >  0.00</a></td>
<td class="s8 cl rt"><a href="mod1371.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_iiu'>
<hr>
<a name="inst_tag_78777"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_78777" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ipipe.u_kv_iiu</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.88</td>
<td class="s8 cl rt"><a href="mod1371.html#Line" > 82.86</a></td>
<td class="s8 cl rt"><a href="mod1371.html#Cond" > 86.00</a></td>
<td class="s6 cl rt"><a href="mod1371.html#Toggle" > 60.55</a></td>
<td class="s0 cl rt"><a href="mod1371.html#FSM" >  0.00</a></td>
<td class="s8 cl rt"><a href="mod1371.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.24</td>
<td class="s8 cl rt"> 89.92</td>
<td class="s9 cl rt"> 94.62</td>
<td class="s4 cl rt"> 42.43</td>
<td class="s0 cl rt">  0.00</td>
<td class="s8 cl rt"> 89.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.27</td>
<td class="s9 cl rt"> 98.31</td>
<td class="s8 cl rt"> 81.37</td>
<td class="s4 cl rt"> 42.26</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.14</td>
<td class="wht cl rt"></td>
<td><a href="mod1563.html#inst_tag_82170" >kv_ipipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2106.html#inst_tag_150262" id="tag_urg_inst_150262">gen_fscb.u_kv_iiu_fscb</a></td>
<td class="s7 cl rt"> 74.20</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 18.83</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.48</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2717.html#inst_tag_207707" id="tag_urg_inst_207707">u_kv_iiu_scb</a></td>
<td class="s8 cl rt"> 81.47</td>
<td class="s9 cl rt"> 97.73</td>
<td class="s9 cl rt"> 96.46</td>
<td class="s3 cl rt"> 37.74</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_iiu'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1371.html" >kv_iiu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>35</td><td>29</td><td>82.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14412</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>14474</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14523</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14545</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>14554</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14572</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14604</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14617</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
14411                   always @(posedge core_clk or negedge core_reset_n) begin
14412      1/1              if (!core_reset_n) begin
14413      1/1                  s26 &lt;= 1'b0;
14414                       end
14415                       else begin
14416      1/1                  s26 &lt;= s27;
14417                       end
14418                   end
14419                   
14420                   assign ii_ex_rd1 = (~ii_i0_doable | ii_i0_stall | ~ii_i0_rd1_wen) ? 5'd0 : ii_i0_rd1;
14421                   assign ii_ex_rd2 = ii_i0_ctrl[292] ? (~ii_i0_doable | ii_i0_stall | ~ii_i0_rd2_wen) ? 5'b0 : ii_i0_rd2 : (~ii_i1_doable | ii_i1_stall | ~ii_i1_rd1_wen) ? 5'd0 : ii_i1_rd1;
14422                   assign ii_ex_rd1_fu[0] = ii_i0_fu[0] &amp; ii_i0_doable &amp; ~ii_i0_stall &amp; ~ii_i0_late;
14423                   assign ii_ex_rd1_fu[5] = ii_i0_fu[0] &amp; ii_i0_doable &amp; ~ii_i0_stall &amp; ii_i0_late;
14424                   assign ii_ex_rd1_fu[1] = (ii_i0_fu[2] | ii_i0_fu[4]) &amp; ii_i0_doable &amp; ~ii_i0_stall;
14425                   assign ii_ex_rd1_fu[4] = ii_i0_fu[7] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14426                   assign ii_ex_rd1_fu[3] = ii_i0_fu[6] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14427                   assign ii_ex_rd1_fu[2] = ii_i0_fu[5] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14428                   assign ii_ex_rd1_fu[6] = ii_i0_fu[10] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14429                   assign ii_ex_rd1_fu[7] = ii_i0_fu[11] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14430                   assign ii_ex_rd1_fu[8] = ii_i0_fu[12] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14431                   assign ii_ex_rd1_fu[9] = ii_i0_fu[13] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14432                   assign ii_ex_rd1_fu[10] = ii_i0_fu[14] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14433                   assign ii_ex_rd1_fu[11] = ii_i0_fu[15] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14434                   assign ii_ex_rd1_fu[12] = ii_i0_fu[16] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14435                   assign ii_ex_rd1_fu[13] = ii_i0_fu[17] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14436                   assign ii_ex_rd1_fu[14] = ii_i0_fu[18] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14437                   assign ii_ex_rd1_fu[15] = ii_i0_fu[19] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14438                   assign ii_ex_rd1_fu[16] = ii_i0_fu[20] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14439                   assign ii_ex_rd1_fu[17] = ii_i0_fu[21] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14440                   assign ii_ex_rd1_fu[18] = ii_i0_fu[23] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14441                   assign ii_ex_rd2_fu[0] = ii_i1_fu[0] &amp; ii_i1_doable &amp; ~ii_i1_stall &amp; ~ii_i1_late;
14442                   assign ii_ex_rd2_fu[5] = ii_i1_fu[0] &amp; ii_i1_doable &amp; ~ii_i1_stall &amp; ii_i1_late;
14443                   assign ii_ex_rd2_fu[1] = (ii_i1_fu[2] | ii_i1_fu[4]) &amp; ii_i1_doable &amp; ~ii_i1_stall;
14444                   assign ii_ex_rd2_fu[4] = ii_i1_fu[7] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14445                   assign ii_ex_rd2_fu[3] = ii_i1_fu[6] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14446                   assign ii_ex_rd2_fu[2] = ii_i1_fu[5] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14447                   assign ii_ex_rd2_fu[6] = ii_i0_ctrl[292] ? (ii_i0_fu[10] &amp; ii_i0_doable &amp; ~ii_i0_stall) : (ii_i1_fu[10] &amp; ii_i1_doable &amp; ~ii_i1_stall);
14448                   assign ii_ex_rd2_fu[7] = ii_i0_ctrl[292] ? (ii_i0_fu[11] &amp; ii_i0_doable &amp; ~ii_i0_stall) : (ii_i1_fu[11] &amp; ii_i1_doable &amp; ~ii_i1_stall);
14449                   assign ii_ex_rd2_fu[8] = ii_i0_ctrl[292] ? (ii_i0_fu[12] &amp; ii_i0_doable &amp; ~ii_i0_stall) : (ii_i1_fu[12] &amp; ii_i1_doable &amp; ~ii_i1_stall);
14450                   assign ii_ex_rd2_fu[9] = ii_i0_ctrl[292] ? (ii_i0_fu[13] &amp; ii_i0_doable &amp; ~ii_i0_stall) : (ii_i1_fu[13] &amp; ii_i1_doable &amp; ~ii_i1_stall);
14451                   assign ii_ex_rd2_fu[10] = ii_i1_fu[14] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14452                   assign ii_ex_rd2_fu[11] = ii_i1_fu[15] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14453                   assign ii_ex_rd2_fu[12] = ii_i1_fu[16] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14454                   assign ii_ex_rd2_fu[13] = ii_i1_fu[17] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14455                   assign ii_ex_rd2_fu[14] = ii_i1_fu[18] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14456                   assign ii_ex_rd2_fu[15] = ii_i1_fu[19] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14457                   assign ii_ex_rd2_fu[16] = ii_i1_fu[20] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14458                   assign ii_ex_rd2_fu[17] = ii_i1_fu[21] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14459                   assign ii_ex_rd2_fu[18] = ii_i1_fu[23] &amp; ii_i1_doable &amp; ~ii_i1_stall;
14460                   assign s27 = lx_stall &amp; (s26 | mm_i0_kill | mm_i1_kill);
14461                   assign ii_i0_stall = ii_i0_raw_hazard | ii_i0_struct_hazard | ii_i0_waw_hazard | ii_i0_f_raw_hazard | ii_i0_f_struct_hazard | ii_i0_f_waw_hazard | ii_i0_trace_stall | s26 | s31 | lsu_cctl_req | (s8[0] &amp; ~presync_ready[0]) | (s8[1] &amp; ~presync_ready[1]) | (s8[2] &amp; ~presync_ready[2]) | (s9 &amp; ~ls_issue_ready) | ii_i0_ctrl[0] &amp; ~ace_presync_ready | throttling_stall | s22 | s44 | s2 | s1;
14462                   assign ii_i1_stall = ii_i0_stall | ii_i1_raw_hazard | ii_i1_struct_hazard | ii_i1_waw_hazard | ii_i1_f_raw_hazard | ii_i1_f_struct_hazard | ii_i1_f_waw_hazard | ii_i0_ctrl[292] | ii_i1_ctrl[292] | ii_i1_ctrl[74] | s3;
14463                   assign s2 = ii_viq_size[3] &amp; ii_i0_ctrl[193];
14464                   assign s3 = (ii_viq_size[3] &amp; ii_i1_ctrl[193]) | (ii_viq_size[2] &amp; ii_i0_ctrl[193] &amp; ii_i1_ctrl[193]);
14465                   assign ii_vpu_i0_op1_hazard = s16 | ii_i0_frs1_vpu_hazard;
14466                   assign ii_vpu_i1_op1_hazard = s17 | ii_i1_frs1_vpu_hazard;
14467                   assign s42 = s39 | s40;
14468                   assign s41 = (s39 | ace_sync_req) &amp; ~s40;
14469                   assign s39 = ii_i0_doable &amp; s43 &amp; ii_i0_ctrl[0] &amp; ~ace_sync_req;
14470                   assign s40 = ace_sync_ack &amp; ~throttling_stall;
14471                   assign s43 = ~ii_i0_raw_hazard &amp; ~s26 &amp; ~s31 &amp; ~lsu_cctl_req &amp; ace_presync_ready &amp; ~throttling_stall;
14472                   assign s44 = (ii_i0_ctrl[0] &amp; ~ace_sync_req &amp; ~ii_i0_abort) | (ace_sync_req &amp; ~ace_sync_ack);
14473                   always @(posedge core_clk or negedge core_reset_n) begin
14474      1/1              if (!core_reset_n) begin
14475      1/1                  ace_sync_req &lt;= 1'b0;
14476                       end
14477      1/1              else if (s42) begin
14478      <font color = "red">0/1     ==>          ace_sync_req &lt;= s41;</font>
14479                       end
                        MISSING_ELSE
14480                   end
14481                   
14482                   assign s25[1] = ii_i0_ctrl[291] &amp; (ii_rs1 != 5'd0) &amp; s0;
14483                   assign s25[0] = ii_i0_ctrl[291] &amp; (ii_rs2 != 5'd0) &amp; s0;
14484                   assign s24 = ii_i0_ctrl[179] | ii_i0_ctrl[183];
14485                   assign s14[0 +:3] = ii_i0_ctrl[213 +:3];
14486                   assign s14[3] = ii_i0_ctrl[216];
14487                   assign s14[4] = ii_i0_ctrl[220];
14488                   assign s14[5] = ii_i0_ctrl[217];
14489                   assign s14[6] = ii_i0_ctrl[219];
14490                   assign s14[7] = ii_i0_ctrl[198];
14491                   assign s14[8 +:5] = ii_i0_ctrl[199 +:5];
14492                   assign s14[13 +:5] = ii_i0_ctrl[255 +:5];
14493                   assign s14[19 +:8] = ii_i0_ctrl[205 +:8];
14494                   assign s14[27] = ii_i0_ctrl[204];
14495                   assign s14[18] = ii_i0_ctrl[218] &amp; csr_mmisc_ctl_nbcache_en;
14496                   assign s14[28] = csr_ls_translate_en &amp; ~s10[3];
14497                   assign s14[34] = s10[3];
14498                   assign s14[29] = ii_i0_ctrl[129];
14499                   assign s14[30] = ii_i0_ctrl[130];
14500                   assign s14[31] = ii_i0_ctrl[291];
14501                   assign s14[32 +:2] = s25;
14502                   assign s15[0 +:3] = ii_i1_ctrl[213 +:3];
14503                   assign s15[3] = ii_i1_ctrl[216];
14504                   assign s15[4] = ii_i1_ctrl[220];
14505                   assign s15[5] = ii_i1_ctrl[217];
14506                   assign s15[6] = ii_i1_ctrl[219];
14507                   assign s15[7] = ii_i1_ctrl[198];
14508                   assign s15[8 +:5] = ii_i1_ctrl[199 +:5];
14509                   assign s15[13 +:5] = ii_i1_ctrl[255 +:5];
14510                   assign s15[19 +:8] = ii_i1_ctrl[205 +:8];
14511                   assign s15[27] = ii_i1_ctrl[204];
14512                   assign s15[18] = ii_i1_ctrl[218] &amp; csr_mmisc_ctl_nbcache_en;
14513                   assign s15[28] = csr_ls_translate_en &amp; ~s11[3];
14514                   assign s15[34] = s11[3];
14515                   assign s15[29] = 1'b0;
14516                   assign s15[30] = 1'b0;
14517                   assign s15[31] = 1'b0;
14518                   assign s15[32 +:2] = 2'd0;
14519                   assign ii_ls_offset = s24 ? ii_i0_ctrl[228 +:21] : ii_i1_ctrl[228 +:21];
14520                   assign ii_ls_func = s24 ? s14 : s15;
14521                   assign ii_ls_base_bypass = s24 ? {ii_i0_ls_base_bypass,1'b0,~ii_i0_ls_base_bypass} : {ii_i1_ls_base_bypass,~ii_i1_ls_base_bypass,1'b0};
14522                   always @(posedge core_clk or negedge core_reset_n) begin
14523      1/1              if (!core_reset_n) begin
14524      1/1                  s28 &lt;= 5'd0;
14525                       end
14526      1/1              else if (s30) begin
14527      1/1                  s28 &lt;= s29;
14528                       end
                        MISSING_ELSE
14529                   end
14530                   
14531                   assign s32 = (ii_i0_doable &amp; ~ii_i0_stall &amp; ii_i0_ctrl[316] &amp; ~(csr_halt_mode | csr_dcsr_step)) | (ii_i1_doable &amp; ~ii_i1_stall &amp; ii_i1_ctrl[316] &amp; ~(csr_halt_mode | csr_dcsr_step));
14532                   assign s30 = ~lx_stall;
14533                   assign s29[4:1] = (wb_kill | (mm_i0_kill &amp; ~s28[1]) | mm_i1_kill | wfi_done) ? 4'd0 : s28[3:0];
14534                   assign s29[0] = (wb_kill | (mm_i0_kill &amp; ~s28[1]) | mm_i1_kill | wfi_done) ? 1'b0 : s32 | s28[0];
14535                   assign s31 = s28[0];
14536                   assign wfi_enabled = s28[4];
14537                   wire s46;
14538                   reg [1:0] s47;
14539                   reg [1:0] s48;
14540                   assign s21 = ii_i0_ctrl[70 +:2];
14541                   assign s23 = s21[1] &amp; ii_i0_doable &amp; ~ii_i0_stall;
14542                   assign s22 = (s47 == POST_STALL);
14543                   assign s46 = ~lx_stall | wb_post_stall_rel;
14544                   always @(posedge core_clk or negedge core_reset_n) begin
14545      1/1              if (!core_reset_n) begin
14546      1/1                  s47 &lt;= POST_IDLE;
14547                       end
14548      1/1              else if (s46) begin
14549      1/1                  s47 &lt;= s48;
14550                       end
                        MISSING_ELSE
14551                   end
14552                   
14553                   always @* begin
14554      1/1              s48 = s47;
14555      1/1              case (s47)
14556      1/1                  POST_IDLE: if (s23) begin
14557      <font color = "red">0/1     ==>              s48 = POST_STALL;</font>
14558                           end
                        MISSING_ELSE
14559      <font color = "red">0/1     ==>          POST_STALL: if (wb_post_stall_rel) begin</font>
14560      <font color = "red">0/1     ==>              s48 = POST_DONE;</font>
14561                           end
                   <font color = "red">==>  MISSING_ELSE</font>
14562      <font color = "red">0/1     ==>          POST_DONE: s48 = POST_IDLE;</font>
14563      <font color = "red">0/1     ==>          default: s48 = 2'b0;</font>
14564                       endcase
14565                   end
14566                   
14567                   assign s4 = ii_i0_ctrl[72] &amp; ii_i0_doable;
14568                   assign s5 = ii_i0_ctrl[45] &amp; ii_i0_doable;
14569                   assign s6 = ii_i1_ctrl[72] &amp; ii_i1_doable;
14570                   assign s7 = ii_i1_ctrl[45] &amp; ii_i1_doable;
14571                   always @(posedge core_clk or negedge core_reset_n) begin
14572      1/1              if (!core_reset_n) begin
14573      1/1                  s18 &lt;= 3'd0;
14574                       end
14575      1/1              else if (s20) begin
14576      1/1                  s18 &lt;= s19;
14577                       end
                        MISSING_ELSE
14578                   end
14579                   
14580                   assign s20 = ~ii_i0_stall &amp; ii_i0_doable &amp; (s5 | s4) &amp; ~lx_stall | ~ii_i1_stall &amp; ii_i1_doable &amp; (s7 | s6) &amp; ~lx_stall | wb_kill | mm_i0_kill | mm_i1_kill;
14581                   assign ii_i0_ras_ptr = s18 + {2'd0,s5} - {2'd0,s4};
14582                   assign ii_i1_ras_ptr = ii_i0_ras_ptr + {2'd0,s7} - {2'd0,s6};
14583                   assign s19 = wb_kill ? wb_ras_ptr : mm_i0_kill ? mm_i0_ras_ptr : mm_i1_kill ? mm_i1_ras_ptr : ii_i1_stall ? ii_i0_ras_ptr : ii_i1_ras_ptr;
14584                   wire nds_unused_ii_i0_abort = ii_i0_abort;
14585                   wire [31:0] nds_unused_ii_i0_instr = ii_i0_instr;
14586                   wire [31:0] nds_unused_ii_i1_instr = ii_i1_instr;
14587                   reg btb_flush_valid;
14588                   wire s49;
14589                   wire s50;
14590                   wire s51;
14591                   wire s52;
14592                   reg s53;
14593                   wire s54;
14594                   wire s55;
14595                   wire s56;
14596                   wire s57;
14597                   wire s58 = ii_i0_raw_hazard | ii_i0_struct_hazard | ii_i0_waw_hazard | s26 | s31 | lsu_cctl_req | throttling_stall | s22;
14598                   assign s1 = (csr_btb_flush &amp; ~btb_flush_valid &amp; ~s53) | (btb_flush_valid &amp; ~btb_flush_ready);
14599                   assign s54 = btb_flush_valid &amp; btb_flush_ready &amp; throttling_stall &amp; ~wb_kill;
14600                   assign s55 = ~throttling_stall | wb_kill;
14601                   assign s56 = (s53 &amp; ~s55) | s54;
14602                   assign s57 = s54 | s55;
14603                   always @(posedge core_clk or negedge core_reset_n) begin
14604      1/1              if (!core_reset_n) begin
14605      1/1                  s53 &lt;= 1'b0;
14606                       end
14607      1/1              else if (s57) begin
14608      1/1                  s53 &lt;= s56;
14609                       end
                   <font color = "red">==>  MISSING_ELSE</font>
14610                   end
14611                   
14612                   assign s49 = ii_i0_doable &amp; presync_ready[0] &amp; csr_btb_flush &amp; ~s58 &amp; ~btb_flush_valid &amp; ~s53 &amp; ~wb_kill;
14613                   assign s50 = btb_flush_ready | wb_kill;
14614                   assign s51 = (btb_flush_valid &amp; ~s50) | s49;
14615                   assign s52 = s49 | s50;
14616                   always @(posedge core_clk or negedge core_reset_n) begin
14617      1/1              if (!core_reset_n) begin
14618      1/1                  btb_flush_valid &lt;= 1'b0;
14619                       end
14620      1/1              else if (s52) begin
14621      1/1                  btb_flush_valid &lt;= s51;
14622                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1371.html" >kv_iiu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>50</td><td>43</td><td>86.00</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>50</td><td>43</td><td>86.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14223
 EXPRESSION (((((~ii_i0_doable) | ii_i0_stall) | (~gen_fscb.ii_i0_frd1_wen))) ? 6'b0 : gen_fscb.ii_i0_frd1)
             --------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14224
 EXPRESSION (((((~ii_i1_doable) | ii_i1_stall) | (~gen_fscb.ii_i1_frd1_wen))) ? 6'b0 : gen_fscb.ii_i1_frd1)
             --------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14316
 EXPRESSION (ii_frs_ren[1] ? ii_i0_frs1_bypass : s35)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14317
 EXPRESSION (ii_frs_ren[2] ? ii_i0_frs2_bypass : s36)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14318
 EXPRESSION (ii_frs_ren[3] ? ii_i0_frs3_bypass : (ii_frs_ren[4] ? ii_i1_frs1_bypass : s37))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14318
 SUB-EXPRESSION (ii_frs_ren[4] ? ii_i1_frs1_bypass : s37)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14319
 EXPRESSION (ii_frs_ren[5] ? ii_i1_frs2_bypass : s38)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14323
 SUB-EXPRESSION (ii_frs_ren[3] ? ii_i0_frs3_bypass : ii_i1_frs1_bypass)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14420
 EXPRESSION (((((~ii_i0_doable) | ii_i0_stall) | (~ii_i0_rd1_wen))) ? 5'b0 : ii_i0_rd1)
             ---------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14421
 EXPRESSION 
 Number  Term
      1  ii_i0_ctrl[292] ? (((((~ii_i0_doable) | ii_i0_stall) | (~ii_i0_rd2_wen))) ? 5'b0 : ii_i0_rd2) : (((((~ii_i1_doable) | ii_i1_stall) | (~ii_i1_rd1_wen))) ? 5'b0 : ii_i1_rd1))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14421
 SUB-EXPRESSION (((((~ii_i0_doable) | ii_i0_stall) | (~ii_i0_rd2_wen))) ? 5'b0 : ii_i0_rd2)
                 ---------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14421
 SUB-EXPRESSION (((((~ii_i1_doable) | ii_i1_stall) | (~ii_i1_rd1_wen))) ? 5'b0 : ii_i1_rd1)
                 ---------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14447
 EXPRESSION (ii_i0_ctrl[292] ? (((ii_i0_fu[10] &amp; ii_i0_doable) &amp; (~ii_i0_stall))) : (((ii_i1_fu[10] &amp; ii_i1_doable) &amp; (~ii_i1_stall))))
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14448
 EXPRESSION (ii_i0_ctrl[292] ? (((ii_i0_fu[11] &amp; ii_i0_doable) &amp; (~ii_i0_stall))) : (((ii_i1_fu[11] &amp; ii_i1_doable) &amp; (~ii_i1_stall))))
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14449
 EXPRESSION (ii_i0_ctrl[292] ? (((ii_i0_fu[12] &amp; ii_i0_doable) &amp; (~ii_i0_stall))) : (((ii_i1_fu[12] &amp; ii_i1_doable) &amp; (~ii_i1_stall))))
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14450
 EXPRESSION (ii_i0_ctrl[292] ? (((ii_i0_fu[13] &amp; ii_i0_doable) &amp; (~ii_i0_stall))) : (((ii_i1_fu[13] &amp; ii_i1_doable) &amp; (~ii_i1_stall))))
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14519
 EXPRESSION (s24 ? ii_i0_ctrl[228+:21] : ii_i1_ctrl[228+:21])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14520
 EXPRESSION (s24 ? s14 : s15)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14521
 EXPRESSION (s24 ? ({ii_i0_ls_base_bypass, 1'b0, (~ii_i0_ls_base_bypass)}) : ({ii_i1_ls_base_bypass, (~ii_i1_ls_base_bypass), 1'b0}))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14533
 EXPRESSION (((((wb_kill | (mm_i0_kill &amp; (~s28[1]))) | mm_i1_kill) | wfi_done)) ? 4'b0 : s28[3:0])
             ---------------------------------1--------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14534
 EXPRESSION (((((wb_kill | (mm_i0_kill &amp; (~s28[1]))) | mm_i1_kill) | wfi_done)) ? 1'b0 : ((s32 | s28[0])))
             ---------------------------------1--------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14583
 EXPRESSION (wb_kill ? wb_ras_ptr : (mm_i0_kill ? mm_i0_ras_ptr : (mm_i1_kill ? mm_i1_ras_ptr : (ii_i1_stall ? ii_i0_ras_ptr : ii_i1_ras_ptr))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14583
 SUB-EXPRESSION (mm_i0_kill ? mm_i0_ras_ptr : (mm_i1_kill ? mm_i1_ras_ptr : (ii_i1_stall ? ii_i0_ras_ptr : ii_i1_ras_ptr)))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14583
 SUB-EXPRESSION (mm_i1_kill ? mm_i1_ras_ptr : (ii_i1_stall ? ii_i0_ras_ptr : ii_i1_ras_ptr))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14583
 SUB-EXPRESSION (ii_i1_stall ? ii_i0_ras_ptr : ii_i1_ras_ptr)
                 -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1371.html" >kv_iiu</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">110</td>
<td class="rt">54</td>
<td class="rt">49.09 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">2256</td>
<td class="rt">1366</td>
<td class="rt">60.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1128</td>
<td class="rt">683</td>
<td class="rt">60.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1128</td>
<td class="rt">683</td>
<td class="rt">60.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">110</td>
<td class="rt">54</td>
<td class="rt">49.09 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">2256</td>
<td class="rt">1366</td>
<td class="rt">60.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1128</td>
<td class="rt">683</td>
<td class="rt">60.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1128</td>
<td class="rt">683</td>
<td class="rt">60.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_wfi_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_dcsr_step</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mmisc_ctl_nbcache_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_ls_translate_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lx_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_flush_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb_flush_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_btb_flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_ras_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_doable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_abort</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_post_stall_rel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_doable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_abort</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_nbload</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_nbload</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lx_i0_nbload</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lx_i1_nbload</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mm_i0_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mm_i0_ras_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mm_i1_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mm_i1_ras_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_doable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_doable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_abort</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_trace_stall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_instr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_instr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[11:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[22:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[28:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[31:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[43:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[46:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[70:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[75:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[81:78]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[85:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[102:86]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[108:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[120:109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[129:121]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[136:130]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[140:137]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[145:141]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[146]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[157:147]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[158]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[161:159]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[163:162]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[169:164]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[172:170]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[173]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[177:174]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[180:178]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[182:181]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[183]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[196:184]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[197]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[212:198]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[216:213]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[217]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[218]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[219]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[220]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[226:221]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[248:227]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[250:249]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[253:251]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[254]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[265:255]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[266]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[283:267]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[284]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[289:285]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[291:290]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[292]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[294:293]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[297:295]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[300:298]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[301]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[302]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[304:303]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[315:305]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_ctrl[322:316]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[11:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[22:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[28:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[31:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[43:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[46:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[70:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[75:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[81:78]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[85:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[102:86]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[108:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[120:109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[129:121]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[136:130]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[140:137]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[145:141]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[146]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[157:147]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[158]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[161:159]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[163:162]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[169:164]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[172:170]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[173]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[177:174]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[180:178]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[182:181]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[183]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[196:184]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[197]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[212:198]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[216:213]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[217]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[218]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[219]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[220]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[226:221]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[248:227]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[250:249]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[253:251]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[254]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[265:255]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[266]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[283:267]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[284]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[289:285]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[291:290]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[292]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[294:293]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[297:295]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[302:298]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[304:303]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[315:305]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_ctrl[322:316]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mdu_kill</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mdu_req_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mdu_resp_return</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mdu_resp_tag[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vpu_srf_wgrant</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vpu_srf_wfrf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vpu_srf_waddr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fdiv_kill</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fdiv_req_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fdiv_resp_return</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fdiv_resp_tag[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_vpu_vtype_sel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_viq_size[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_vpu_i0_op1_hazard</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_vpu_i1_op1_hazard</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>presync_ready[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>presync_ready[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_issue_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_rd[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_cctl_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wfi_enabled</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wfi_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_is_calu_pair</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rs1_ren</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rs2_ren</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rs3_ren</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rs4_ren</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_rs1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_rs2[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_rs3[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_rs4[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_ls_base_bypass[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_ls_func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_ls_func[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_ls_func[17:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_ls_func[29:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_ls_func[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_ls_func[34:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_ls_offset[20:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mm_ls_loadb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>throttling_stall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ace_resp_rd1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ace_resp_rd1_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ace_resp_rd2[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ace_resp_rd2_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ace_no_credit_stall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_rd1_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_rd2_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_bypass[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_bypass[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_xrs_bypass[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_xrs_bypass[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs_bypass[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs_bypass[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs_bypass[17:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs_bypass[17:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs3_bypass[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_mdu_bypass[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_late</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_late</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_ex_bypass[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_mm_bypass[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_mm_bypass[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_mm_bypass[10:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_mm_bypass[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_mm_bypass[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_mm_bypass[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_mm_bypass[10:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_mm_bypass[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_lx_bypass[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs1_src_sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs2_src_sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs2_src_sel[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs3_src_sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs1_src_sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs2_src_sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs2_src_sel[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs3_src_sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_fstore_wdata_sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_fstore_wdata_sel[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_ex_nbload_hazard</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_ex_nbload_hazard</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_mm_nbload_hazard</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_mm_nbload_hazard</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_ras_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_ras_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ace_sync_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ace_presync_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ace_sync_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>event_xrf_busy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod1371.html" >kv_iiu</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s47</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s47</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>POST_DONE</td>
<td class="rt">14560</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>POST_IDLE</td>
<td class="rt">14546</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>POST_STALL</td>
<td class="rt">14557</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>POST_DONE->POST_IDLE</td>
<td class="rt">14546</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>POST_IDLE->POST_STALL</td>
<td class="rt">14557</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>POST_STALL->POST_DONE</td>
<td class="rt">14560</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>POST_STALL->POST_IDLE</td>
<td class="rt">14546</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1371.html" >kv_iiu</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">70</td>
<td class="rt">56</td>
<td class="rt">80.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">14316</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14317</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">14318</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14319</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">14323</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14420</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">14421</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14447</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14448</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14449</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14450</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14519</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14520</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14521</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14533</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14534</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14583</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">14223</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">14224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14412</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">14474</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14523</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14545</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">14555</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14572</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">14604</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14617</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14316      assign ii_i0_bypass[8:0] = ii_frs_ren[1] ? ii_i0_frs1_bypass : s35;
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14317      assign ii_i0_bypass[17:9] = ii_frs_ren[2] ? ii_i0_frs2_bypass : s36;
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14318      assign ii_i1_bypass[8:0] = ii_frs_ren[3] ? ii_i0_frs3_bypass : ii_frs_ren[4] ? ii_i1_frs1_bypass : s37;
                                                    <font color = "red">-1-</font>                                 <font color = "red">-2-</font>   
                                                    <font color = "red">==></font>                                 <font color = "red">==></font>   
                                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14319      assign ii_i1_bypass[17:9] = ii_frs_ren[5] ? ii_i1_frs2_bypass : s38;
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14323      assign ii_i1_frs_bypass = {ii_i1_frs2_bypass,(ii_frs_ren[3] ? ii_i0_frs3_bypass : ii_i1_frs1_bypass)};
                                                                       <font color = "red">-1-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14420      assign ii_ex_rd1 = (~ii_i0_doable | ii_i0_stall | ~ii_i0_rd1_wen) ? 5'd0 : ii_i0_rd1;
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14421      assign ii_ex_rd2 = ii_i0_ctrl[292] ? (~ii_i0_doable | ii_i0_stall | ~ii_i0_rd2_wen) ? 5'b0 : ii_i0_rd2 : (~ii_i1_doable | ii_i1_stall | ~ii_i1_rd1_wen) ? 5'd0 : ii_i1_rd1;
                                              <font color = "green">-1-</font>                                              <font color = "red">-2-</font>                                                                 <font color = "green">-3-</font>      
                                                                                               <font color = "green">==></font>                                                                 <font color = "green">==></font>   
                                                                                               <font color = "red">==></font>                                                                 <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14447      assign ii_ex_rd2_fu[6] = ii_i0_ctrl[292] ? (ii_i0_fu[10] & ii_i0_doable & ~ii_i0_stall) : (ii_i1_fu[10] & ii_i1_doable & ~ii_i1_stall);
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14448      assign ii_ex_rd2_fu[7] = ii_i0_ctrl[292] ? (ii_i0_fu[11] & ii_i0_doable & ~ii_i0_stall) : (ii_i1_fu[11] & ii_i1_doable & ~ii_i1_stall);
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14449      assign ii_ex_rd2_fu[8] = ii_i0_ctrl[292] ? (ii_i0_fu[12] & ii_i0_doable & ~ii_i0_stall) : (ii_i1_fu[12] & ii_i1_doable & ~ii_i1_stall);
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14450      assign ii_ex_rd2_fu[9] = ii_i0_ctrl[292] ? (ii_i0_fu[13] & ii_i0_doable & ~ii_i0_stall) : (ii_i1_fu[13] & ii_i1_doable & ~ii_i1_stall);
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14519      assign ii_ls_offset = s24 ? ii_i0_ctrl[228 +:21] : ii_i1_ctrl[228 +:21];
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14520      assign ii_ls_func = s24 ? s14 : s15;
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14521      assign ii_ls_base_bypass = s24 ? {ii_i0_ls_base_bypass,1'b0,~ii_i0_ls_base_bypass} : {ii_i1_ls_base_bypass,~ii_i1_ls_base_bypass,1'b0};
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14533      assign s29[4:1] = (wb_kill | (mm_i0_kill & ~s28[1]) | mm_i1_kill | wfi_done) ? 4'd0 : s28[3:0];
                                                                                        <font color = "green">-1-</font>  
                                                                                        <font color = "green">==></font>  
                                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14534      assign s29[0] = (wb_kill | (mm_i0_kill & ~s28[1]) | mm_i1_kill | wfi_done) ? 1'b0 : s32 | s28[0];
                                                                                      <font color = "green">-1-</font>  
                                                                                      <font color = "green">==></font>  
                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14583      assign s19 = wb_kill ? wb_ras_ptr : mm_i0_kill ? mm_i0_ras_ptr : mm_i1_kill ? mm_i1_ras_ptr : ii_i1_stall ? ii_i0_ras_ptr : ii_i1_ras_ptr;
                                <font color = "green">-1-</font>                       <font color = "green">-2-</font>                          <font color = "green">-3-</font>                           <font color = "green">-4-</font>         
                                <font color = "green">==></font>                       <font color = "green">==></font>                          <font color = "green">==></font>                           <font color = "green">==></font>         
                                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14223              assign ii_ex_frd1 = (~ii_i0_doable | ii_i0_stall | ~ii_i0_frd1_wen) ? 6'd0 : ii_i0_frd1;
                                                                                       <font color = "red">-1-</font>  
                                                                                       <font color = "green">==></font>  
                                                                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14224              assign ii_ex_frd2 = (~ii_i1_doable | ii_i1_stall | ~ii_i1_frd1_wen) ? 6'd0 : ii_i1_frd1;
                                                                                       <font color = "red">-1-</font>  
                                                                                       <font color = "green">==></font>  
                                                                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14412          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
14413              s26 <= 1'b0;
           <font color = "green">        ==></font>
14414          end
14415          else begin
14416              s26 <= s27;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14474          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
14475              ace_sync_req <= 1'b0;
           <font color = "green">        ==></font>
14476          end
14477          else if (s42) begin
                    <font color = "red">-2-</font>  
14478              ace_sync_req <= s41;
           <font color = "red">        ==></font>
14479          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14523          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
14524              s28 <= 5'd0;
           <font color = "green">        ==></font>
14525          end
14526          else if (s30) begin
                    <font color = "green">-2-</font>  
14527              s28 <= s29;
           <font color = "green">        ==></font>
14528          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14545          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
14546              s47 <= POST_IDLE;
           <font color = "green">        ==></font>
14547          end
14548          else if (s46) begin
                    <font color = "green">-2-</font>  
14549              s47 <= s48;
           <font color = "green">        ==></font>
14550          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14555          case (s47)
               <font color = "red">-1-</font>  
14556              POST_IDLE: if (s23) begin
                              <font color = "red">-2-</font>  
14557                  s48 = POST_STALL;
           <font color = "red">            ==></font>
14558              end
                   MISSING_ELSE
           <font color = "green">        ==></font>
14559              POST_STALL: if (wb_post_stall_rel) begin
                               <font color = "red">-3-</font>  
14560                  s48 = POST_DONE;
           <font color = "red">            ==></font>
14561              end
                   MISSING_ELSE
           <font color = "red">        ==></font>
14562              POST_DONE: s48 = POST_IDLE;
           <font color = "red">        ==></font>
14563              default: s48 = 2'b0;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>POST_IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>POST_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>POST_STALL </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>POST_STALL </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>POST_DONE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14572          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
14573              s18 <= 3'd0;
           <font color = "green">        ==></font>
14574          end
14575          else if (s20) begin
                    <font color = "green">-2-</font>  
14576              s18 <= s19;
           <font color = "green">        ==></font>
14577          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14604          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
14605              s53 <= 1'b0;
           <font color = "green">        ==></font>
14606          end
14607          else if (s57) begin
                    <font color = "red">-2-</font>  
14608              s53 <= s56;
           <font color = "green">        ==></font>
14609          end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14617          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
14618              btb_flush_valid <= 1'b0;
           <font color = "green">        ==></font>
14619          end
14620          else if (s52) begin
                    <font color = "green">-2-</font>  
14621              btb_flush_valid <= s51;
           <font color = "green">        ==></font>
14622          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_78777">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_iiu">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
