;redcode
;assert 1
	SPL 0, <-74
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -5, <-20
	MOV -5, <-20
	SPL 0, <402
	DJN 0, <402
	ADD 30, 9
	JMP @72, #200
	SPL 0, <402
	DJN 3, #740
	SUB -207, <-120
	SUB -207, <-120
	CMP 101, <-201
	MOV 121, 0
	SUB 1, <-1
	ADD #270, <0
	SLT 721, -0
	ADD #270, <0
	JMP <-127, 100
	SUB #72, @200
	SUB #72, @200
	JMN 800, <-74
	SUB 101, <-201
	SUB 12, @10
	JMP 12, #10
	SUB #72, @200
	JMN 800, <-74
	DJN 12, #10
	DJN 12, #10
	SPL 0, <402
	ADD #270, <0
	SUB 20, @12
	ADD 800, -74
	SUB #72, @200
	SLT 721, -0
	JMZ @130, 8
	JMP <525, 106
	SUB 1, <-1
	SUB 1, <-1
	MOV -1, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -1, <-20
	SUB 1, <-1
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
