
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    MONICA-PC
Date:        Mon Nov 13 17:51:35 2023
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro cyq_SD1_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Implementation not found: synthesis
TCL script complete: "cyq_SD1_syn.tcl"
New HDL Analyst: enabled
log file: "F:\EDA_experiment\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD1.srr"
Running: synthesis in foreground

Running cyq_SD1_syn|synthesis

Running: compile (Compile) on cyq_SD1_syn|synthesis
# Mon Nov 13 17:51:43 2023

Running: compile_flow (Compile Process) on cyq_SD1_syn|synthesis
# Mon Nov 13 17:51:43 2023

Running: compiler (Compile Input) on cyq_SD1_syn|synthesis
# Mon Nov 13 17:51:43 2023
Copied F:\EDA_experiment\J3121000001_Comb\J3121000001_Comb\synthesis\synwork\cyq_SD1_comp.srs to F:\EDA_experiment\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD1.srs

compiler completed
# Mon Nov 13 17:51:46 2023

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on cyq_SD1_syn|synthesis
# Mon Nov 13 17:51:46 2023

multi_srs_gen completed
# Mon Nov 13 17:51:47 2023

Return Code: 0
Run Time:00h:00m:01s
Copied F:\EDA_experiment\J3121000001_Comb\J3121000001_Comb\synthesis\synwork\cyq_SD1_mult.srs to F:\EDA_experiment\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD1.srs
Complete: Compile Process on cyq_SD1_syn|synthesis

Running: premap (Pre-mapping) on cyq_SD1_syn|synthesis
# Mon Nov 13 17:51:48 2023

premap completed
# Mon Nov 13 17:51:51 2023

Return Code: 0
Run Time:00h:00m:03s
Complete: Compile on cyq_SD1_syn|synthesis

Running: map (Map) on cyq_SD1_syn|synthesis
# Mon Nov 13 17:51:51 2023

Running: fpga_mapper (Map & Optimize) on cyq_SD1_syn|synthesis
# Mon Nov 13 17:51:51 2023
Copied F:\EDA_experiment\J3121000001_Comb\J3121000001_Comb\synthesis\synwork\cyq_SD1_m.srm to F:\EDA_experiment\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD1.srm

fpga_mapper completed
# Mon Nov 13 17:51:58 2023

Return Code: 0
Run Time:00h:00m:07s
Complete: Map on cyq_SD1_syn|synthesis
Complete: Logic Synthesis on cyq_SD1_syn|synthesis
Note: Opening local project RTL file 'F:\EDA_experiment\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD1.srs'
Note: Opening local project RTL file 'F:\EDA_experiment\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD1.srs'
exit status=0
License checkin: synplifypro_actel
