Analysis & Synthesis report for hw4
Sun Jan 17 15:39:21 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "alu_1_msb:alu31|xor_:x2"
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 17 15:39:21 2021      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; hw4                                        ;
; Top-level Entity Name              ; alu_32                                     ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 178                                        ;
;     Total combinational functions  ; 178                                        ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 101                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; alu_32             ; hw4                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------+---------+
; mux_4_1.v                        ; yes             ; User Verilog HDL File  ; C:/Users/int.bilal.bayrakdar/Desktop/assignment4/mux_4_1.v  ;         ;
; alu_1.v                          ; yes             ; User Verilog HDL File  ; C:/Users/int.bilal.bayrakdar/Desktop/assignment4/alu_1.v    ;         ;
; alu_1msb.v                       ; yes             ; User Verilog HDL File  ; C:/Users/int.bilal.bayrakdar/Desktop/assignment4/alu_1msb.v ;         ;
; xor_.v                           ; yes             ; User Verilog HDL File  ; C:/Users/int.bilal.bayrakdar/Desktop/assignment4/xor_.v     ;         ;
; alu_32.v                         ; yes             ; User Verilog HDL File  ; C:/Users/int.bilal.bayrakdar/Desktop/assignment4/alu_32.v   ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 178         ;
;                                             ;             ;
; Total combinational functions               ; 178         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 114         ;
;     -- 3 input functions                    ; 41          ;
;     -- <=2 input functions                  ; 23          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 178         ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 0           ;
;     -- Dedicated logic registers            ; 0           ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 101         ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; op[2]~input ;
; Maximum fan-out                             ; 97          ;
; Total fan-out                               ; 760         ;
; Average fan-out                             ; 2.00        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                        ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------+--------------+
; |alu_32                    ; 178 (12)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 101  ; 0            ; |alu_32                            ; work         ;
;    |alu_1:alu0|            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu0                 ; work         ;
;       |mux_4_1:m1|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu0|mux_4_1:m1      ; work         ;
;    |alu_1:alu10|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu10                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu10|mux_4_1:m1     ; work         ;
;    |alu_1:alu11|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu11                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu11|mux_4_1:m1     ; work         ;
;    |alu_1:alu12|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu12                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu12|mux_4_1:m1     ; work         ;
;    |alu_1:alu13|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu13                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu13|mux_4_1:m1     ; work         ;
;    |alu_1:alu14|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu14                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu14|mux_4_1:m1     ; work         ;
;    |alu_1:alu15|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu15                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu15|mux_4_1:m1     ; work         ;
;    |alu_1:alu16|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu16                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu16|mux_4_1:m1     ; work         ;
;    |alu_1:alu17|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu17                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu17|mux_4_1:m1     ; work         ;
;    |alu_1:alu18|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu18                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu18|mux_4_1:m1     ; work         ;
;    |alu_1:alu19|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu19                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu19|mux_4_1:m1     ; work         ;
;    |alu_1:alu1|            ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu1                 ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu1|mux_4_1:m1      ; work         ;
;    |alu_1:alu20|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu20                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu20|mux_4_1:m1     ; work         ;
;    |alu_1:alu21|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu21                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu21|mux_4_1:m1     ; work         ;
;    |alu_1:alu22|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu22                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu22|mux_4_1:m1     ; work         ;
;    |alu_1:alu23|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu23                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu23|mux_4_1:m1     ; work         ;
;    |alu_1:alu24|           ; 6 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu24                ; work         ;
;       |mux_4_1:m1|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu24|mux_4_1:m1     ; work         ;
;    |alu_1:alu25|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu25                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu25|mux_4_1:m1     ; work         ;
;    |alu_1:alu26|           ; 6 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu26                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu26|mux_4_1:m1     ; work         ;
;    |alu_1:alu27|           ; 6 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu27                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu27|mux_4_1:m1     ; work         ;
;    |alu_1:alu28|           ; 7 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu28                ; work         ;
;       |mux_4_1:m1|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu28|mux_4_1:m1     ; work         ;
;    |alu_1:alu29|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu29                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu29|mux_4_1:m1     ; work         ;
;    |alu_1:alu2|            ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu2                 ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu2|mux_4_1:m1      ; work         ;
;    |alu_1:alu30|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu30                ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu30|mux_4_1:m1     ; work         ;
;    |alu_1:alu3|            ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu3                 ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu3|mux_4_1:m1      ; work         ;
;    |alu_1:alu4|            ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu4                 ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu4|mux_4_1:m1      ; work         ;
;    |alu_1:alu5|            ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu5                 ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu5|mux_4_1:m1      ; work         ;
;    |alu_1:alu6|            ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu6                 ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu6|mux_4_1:m1      ; work         ;
;    |alu_1:alu7|            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu7                 ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu7|mux_4_1:m1      ; work         ;
;    |alu_1:alu8|            ; 7 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu8                 ; work         ;
;       |mux_4_1:m1|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu8|mux_4_1:m1      ; work         ;
;    |alu_1:alu9|            ; 7 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu9                 ; work         ;
;       |mux_4_1:m1|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1:alu9|mux_4_1:m1      ; work         ;
;    |alu_1_msb:alu31|       ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1_msb:alu31            ; work         ;
;       |mux_4_1:m1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_32|alu_1_msb:alu31|mux_4_1:m1 ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_1_msb:alu31|xor_:x2"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; res  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jan 17 15:39:02 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file tb_xor_.v
    Info (12023): Found entity 1: tb_xor_
Info (12021): Found 1 design units, including 1 entities, in source file tb_alu_controller.v
    Info (12023): Found entity 1: tb_alu_controller
Info (12021): Found 1 design units, including 1 entities, in source file tb_comparator_1_msb.v
    Info (12023): Found entity 1: tb_comparator_1_msb
Info (12021): Found 1 design units, including 1 entities, in source file comparator_1_msb.v
    Info (12023): Found entity 1: comparator_1_msb
Info (12021): Found 1 design units, including 1 entities, in source file pc_handler.v
    Info (12023): Found entity 1: pc_handler
Info (12021): Found 1 design units, including 1 entities, in source file tb_mux_4_1.v
    Info (12023): Found entity 1: tb_mux_4_1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4_1.v
    Info (12023): Found entity 1: mux_4_1
Info (12021): Found 1 design units, including 1 entities, in source file and32.v
    Info (12023): Found entity 1: and32
Info (12021): Found 1 design units, including 1 entities, in source file half_adder.v
    Info (12023): Found entity 1: half_adder
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file tb_and32.v
    Info (12023): Found entity 1: tb_and32
Info (12021): Found 1 design units, including 1 entities, in source file or32.v
    Info (12023): Found entity 1: or32
Info (12021): Found 1 design units, including 1 entities, in source file tb_or32.v
    Info (12023): Found entity 1: tb_or32
Info (12021): Found 1 design units, including 1 entities, in source file alu_1.v
    Info (12023): Found entity 1: alu_1
Info (12021): Found 1 design units, including 1 entities, in source file alu_1msb.v
    Info (12023): Found entity 1: alu_1_msb
Info (12021): Found 1 design units, including 1 entities, in source file xor_.v
    Info (12023): Found entity 1: xor_
Info (12021): Found 1 design units, including 1 entities, in source file alu_32.v
    Info (12023): Found entity 1: alu_32
Info (12021): Found 1 design units, including 1 entities, in source file tb_alu_32.v
    Info (12023): Found entity 1: tb_alu_32
Info (12021): Found 1 design units, including 1 entities, in source file tb_alu_1.v
    Info (12023): Found entity 1: tb_alu_1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file extender_16_32.v
    Info (12023): Found entity 1: extender_16_32
Info (12021): Found 1 design units, including 1 entities, in source file tb_extender_16_32.v
    Info (12023): Found entity 1: tb_extender_16_32
Info (12021): Found 1 design units, including 1 entities, in source file adder_32.v
    Info (12023): Found entity 1: adder_32
Info (12021): Found 1 design units, including 1 entities, in source file tb_32_adder.v
    Info (12023): Found entity 1: tb_adder_32
Info (12021): Found 1 design units, including 1 entities, in source file shifter_2.v
    Info (12023): Found entity 1: shifter_2
Info (12021): Found 1 design units, including 1 entities, in source file tb_shifter_2.v
    Info (12023): Found entity 1: tb_shifter_2
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_2_1.v
    Info (12023): Found entity 1: mux_32_2_1
Info (12021): Found 1 design units, including 1 entities, in source file tb_mux_32_2_1.v
    Info (12023): Found entity 1: tb_32_mux_2_1
Info (12021): Found 1 design units, including 1 entities, in source file tb_pc_handler.v
    Info (12023): Found entity 1: tb_pc_handler
Info (12021): Found 1 design units, including 1 entities, in source file r_type.v
    Info (12023): Found entity 1: r_type
Info (12021): Found 1 design units, including 1 entities, in source file is_zero.v
    Info (12023): Found entity 1: is_zero
Info (12021): Found 1 design units, including 1 entities, in source file tb_is_zero.v
    Info (12023): Found entity 1: tb_is_zero
Info (12021): Found 1 design units, including 1 entities, in source file comparator_1.v
    Info (12023): Found entity 1: comparator_1
Info (12021): Found 1 design units, including 1 entities, in source file tb_comparator_1.v
    Info (12023): Found entity 1: tb_comparator_1
Info (12021): Found 1 design units, including 1 entities, in source file comparator_32.v
    Info (12023): Found entity 1: comparator_32
Info (12021): Found 1 design units, including 1 entities, in source file tb_comparator_32.v
    Info (12023): Found entity 1: tb_comparator_32
Info (12021): Found 1 design units, including 1 entities, in source file tb_r_type.v
    Info (12023): Found entity 1: tb_r_type
Info (12021): Found 1 design units, including 1 entities, in source file main_control.v
    Info (12023): Found entity 1: main_control
Info (12021): Found 1 design units, including 1 entities, in source file alu_controller.v
    Info (12023): Found entity 1: alu_controller
Info (12021): Found 1 design units, including 1 entities, in source file zero_extender_32.v
    Info (12023): Found entity 1: zero_extender_32
Info (12021): Found 1 design units, including 1 entities, in source file zero_shifter_16.v
    Info (12023): Found entity 1: zero_shifter_16
Info (12021): Found 1 design units, including 1 entities, in source file tb_zero_extender.v
    Info (12023): Found entity 1: tb_zero_extender_32
Info (12021): Found 1 design units, including 1 entities, in source file tb_main_control.v
    Info (12023): Found entity 1: tb_main_control
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: program_counter
Info (12021): Found 1 design units, including 1 entities, in source file tb_program_counter.v
    Info (12023): Found entity 1: tb_program_counter
Info (12021): Found 1 design units, including 1 entities, in source file mips32_testbench.v
    Info (12023): Found entity 1: mips32_testbench
Info (12021): Found 1 design units, including 1 entities, in source file mips32_mem.v
    Info (12023): Found entity 1: mips32_mem
Info (12021): Found 1 design units, including 1 entities, in source file tb_mips32.v
    Info (12023): Found entity 1: tb_mips32
Info (12021): Found 1 design units, including 1 entities, in source file mips32.v
    Info (12023): Found entity 1: mips32
Info (12021): Found 1 design units, including 1 entities, in source file extender_2_32.v
    Info (12023): Found entity 1: extender_2_32
Info (12021): Found 1 design units, including 1 entities, in source file tb_extender_2_32.v
    Info (12023): Found entity 1: tb_extender_2_32
Info (12021): Found 1 design units, including 1 entities, in source file mips32_registers.v
    Info (12023): Found entity 1: mips32_registers
Info (12021): Found 1 design units, including 1 entities, in source file tb_mips32_registers.v
    Info (12023): Found entity 1: tb_mips32_registers
Info (12021): Found 1 design units, including 1 entities, in source file zero_extender_14_32.v
    Info (12023): Found entity 1: zero_extender_14_32
Info (12021): Found 1 design units, including 1 entities, in source file adder_14.v
    Info (12023): Found entity 1: adder_14
Info (12021): Found 1 design units, including 1 entities, in source file mux_14_2_1.v
    Info (12023): Found entity 1: mux_14_2_1
Info (12021): Found 1 design units, including 1 entities, in source file shifter_2_14.v
    Info (12023): Found entity 1: shifter_2_14
Info (12021): Found 1 design units, including 1 entities, in source file mux_5_2_1.v
    Info (12023): Found entity 1: mux_5_2_1
Info (12127): Elaborating entity "alu_32" for the top level hierarchy
Info (12128): Elaborating entity "alu_1" for hierarchy "alu_1:alu0"
Info (12128): Elaborating entity "xor_" for hierarchy "alu_1:alu0|xor_:x1"
Info (12128): Elaborating entity "mux_4_1" for hierarchy "alu_1:alu0|mux_4_1:m1"
Info (12128): Elaborating entity "alu_1_msb" for hierarchy "alu_1_msb:alu31"
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/int.bilal.bayrakdar/Desktop/assignment4/output_files/hw4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 279 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 178 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4652 megabytes
    Info: Processing ended: Sun Jan 17 15:39:21 2021
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/int.bilal.bayrakdar/Desktop/assignment4/output_files/hw4.map.smsg.


