Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Sep 23 16:18:55 2018
| Host         : DESKTOP-01D8GON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ElevatorEmulator_timing_summary_routed.rpt -pb ElevatorEmulator_timing_summary_routed.pb -rpx ElevatorEmulator_timing_summary_routed.rpx -warn_on_violation
| Design       : ElevatorEmulator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: EE_FSMMod/current_state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: EE_FSMMod/current_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: EE_FSMMod/last_move_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/moving_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: __EE_SlowerClock/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 18 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.313        0.000                      0                  253        0.193        0.000                      0                  253        4.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.313        0.000                      0                  253        0.193        0.000                      0                  253        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/up_requests_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.210ns (22.686%)  route 4.124ns (77.314%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.728     5.331    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X83Y90         FDRE                                         r  EE_MotorSimMod/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  EE_MotorSimMod/position_reg[2]/Q
                         net (fo=49, routed)          1.341     7.128    EE_MotorSimMod/Q[2]
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.152     7.280 f  EE_MotorSimMod/last_move_reg_i_7/O
                         net (fo=1, routed)           0.803     8.083    EE_FileMod/position_reg[2]_3
    SLICE_X86Y83         LUT6 (Prop_lut6_I0_O)        0.326     8.409 r  EE_FileMod/last_move_reg_i_3/O
                         net (fo=8, routed)           0.450     8.859    EE_MotorSimMod/position_reg[2]_0
    SLICE_X85Y84         LUT6 (Prop_lut6_I3_O)        0.124     8.983 r  EE_MotorSimMod/up_requests[6]_i_3/O
                         net (fo=7, routed)           1.024    10.007    EE_MotorSimMod/up_requests[6]_i_3_n_0
    SLICE_X87Y84         LUT5 (Prop_lut5_I1_O)        0.152    10.159 r  EE_MotorSimMod/up_requests[4]_i_1/O
                         net (fo=1, routed)           0.506    10.665    EE_FileMod/up_requests_reg[6]_1[4]
    SLICE_X87Y84         FDRE                                         r  EE_FileMod/up_requests_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.606    15.029    EE_FileMod/clk_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  EE_FileMod/up_requests_reg[4]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X87Y84         FDRE (Setup_fdre_C_D)       -0.275    14.977    EE_FileMod/up_requests_reg[4]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/up_requests_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.182ns (23.592%)  route 3.828ns (76.408%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.728     5.331    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X83Y90         FDRE                                         r  EE_MotorSimMod/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  EE_MotorSimMod/position_reg[2]/Q
                         net (fo=49, routed)          1.341     7.128    EE_MotorSimMod/Q[2]
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.152     7.280 f  EE_MotorSimMod/last_move_reg_i_7/O
                         net (fo=1, routed)           0.803     8.083    EE_FileMod/position_reg[2]_3
    SLICE_X86Y83         LUT6 (Prop_lut6_I0_O)        0.326     8.409 r  EE_FileMod/last_move_reg_i_3/O
                         net (fo=8, routed)           0.450     8.859    EE_MotorSimMod/position_reg[2]_0
    SLICE_X85Y84         LUT6 (Prop_lut6_I3_O)        0.124     8.983 r  EE_MotorSimMod/up_requests[6]_i_3/O
                         net (fo=7, routed)           0.855     9.838    EE_MotorSimMod/up_requests[6]_i_3_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I1_O)        0.124     9.962 r  EE_MotorSimMod/up_requests[2]_i_1/O
                         net (fo=1, routed)           0.379    10.341    EE_FileMod/up_requests_reg[6]_1[2]
    SLICE_X84Y83         FDRE                                         r  EE_FileMod/up_requests_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.603    15.026    EE_FileMod/clk_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  EE_FileMod/up_requests_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDRE (Setup_fdre_C_D)       -0.031    15.234    EE_FileMod/up_requests_reg[2]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.240ns (25.814%)  route 3.564ns (74.186%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.717     5.320    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X80Y84         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/Q
                         net (fo=2, routed)           0.818     6.655    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[13]
    SLICE_X80Y82         LUT4 (Prop_lut4_I2_O)        0.146     6.801 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_10/O
                         net (fo=1, routed)           0.523     7.325    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_10_n_0
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.328     7.653 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_6/O
                         net (fo=2, routed)           0.634     8.286    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_6_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.410 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[25]_i_2/O
                         net (fo=13, routed)          1.096     9.506    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[25]_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.630 r  EE_MotorSimMod/__MS_MotorDelayMod/counter[3]_i_1/O
                         net (fo=4, routed)           0.493    10.123    EE_MotorSimMod/__MS_MotorDelayMod/counter[3]_i_1_n_0
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.609    15.032    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[0]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205    15.050    EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.240ns (25.814%)  route 3.564ns (74.186%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.717     5.320    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X80Y84         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/Q
                         net (fo=2, routed)           0.818     6.655    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[13]
    SLICE_X80Y82         LUT4 (Prop_lut4_I2_O)        0.146     6.801 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_10/O
                         net (fo=1, routed)           0.523     7.325    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_10_n_0
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.328     7.653 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_6/O
                         net (fo=2, routed)           0.634     8.286    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_6_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.410 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[25]_i_2/O
                         net (fo=13, routed)          1.096     9.506    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[25]_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.630 r  EE_MotorSimMod/__MS_MotorDelayMod/counter[3]_i_1/O
                         net (fo=4, routed)           0.493    10.123    EE_MotorSimMod/__MS_MotorDelayMod/counter[3]_i_1_n_0
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.609    15.032    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205    15.050    EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.240ns (25.814%)  route 3.564ns (74.186%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.717     5.320    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X80Y84         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/Q
                         net (fo=2, routed)           0.818     6.655    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[13]
    SLICE_X80Y82         LUT4 (Prop_lut4_I2_O)        0.146     6.801 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_10/O
                         net (fo=1, routed)           0.523     7.325    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_10_n_0
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.328     7.653 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_6/O
                         net (fo=2, routed)           0.634     8.286    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_6_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.410 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[25]_i_2/O
                         net (fo=13, routed)          1.096     9.506    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[25]_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.630 r  EE_MotorSimMod/__MS_MotorDelayMod/counter[3]_i_1/O
                         net (fo=4, routed)           0.493    10.123    EE_MotorSimMod/__MS_MotorDelayMod/counter[3]_i_1_n_0
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.609    15.032    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[2]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205    15.050    EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.240ns (25.814%)  route 3.564ns (74.186%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.717     5.320    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X80Y84         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/Q
                         net (fo=2, routed)           0.818     6.655    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[13]
    SLICE_X80Y82         LUT4 (Prop_lut4_I2_O)        0.146     6.801 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_10/O
                         net (fo=1, routed)           0.523     7.325    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_10_n_0
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.328     7.653 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_6/O
                         net (fo=2, routed)           0.634     8.286    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[31]_i_6_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.410 f  EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[25]_i_2/O
                         net (fo=13, routed)          1.096     9.506    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter[25]_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.630 r  EE_MotorSimMod/__MS_MotorDelayMod/counter[3]_i_1/O
                         net (fo=4, routed)           0.493    10.123    EE_MotorSimMod/__MS_MotorDelayMod/counter[3]_i_1_n_0
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.609    15.032    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[3]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205    15.050    EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.182ns (23.590%)  route 3.829ns (76.410%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.728     5.331    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X83Y90         FDRE                                         r  EE_MotorSimMod/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  EE_MotorSimMod/position_reg[2]/Q
                         net (fo=49, routed)          1.341     7.128    EE_MotorSimMod/Q[2]
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.152     7.280 r  EE_MotorSimMod/last_move_reg_i_7/O
                         net (fo=1, routed)           0.803     8.083    EE_FileMod/position_reg[2]_3
    SLICE_X86Y83         LUT6 (Prop_lut6_I0_O)        0.326     8.409 f  EE_FileMod/last_move_reg_i_3/O
                         net (fo=8, routed)           0.867     9.275    EE_FileMod/current_state_reg[0]
    SLICE_X84Y86         LUT2 (Prop_lut2_I0_O)        0.124     9.399 f  EE_FileMod/down_requests[6]_i_2/O
                         net (fo=6, routed)           0.818    10.217    EE_FileMod/down_requests_reg[4]_1
    SLICE_X85Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.341 r  EE_FileMod/down_requests[4]_i_1/O
                         net (fo=1, routed)           0.000    10.341    EE_FileMod/down_requests0[4]
    SLICE_X85Y85         FDRE                                         r  EE_FileMod/down_requests_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.605    15.028    EE_FileMod/clk_IBUF_BUFG
    SLICE_X85Y85         FDRE                                         r  EE_FileMod/down_requests_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X85Y85         FDRE (Setup_fdre_C_D)        0.029    15.296    EE_FileMod/down_requests_reg[4]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.182ns (23.429%)  route 3.863ns (76.571%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.728     5.331    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X83Y90         FDRE                                         r  EE_MotorSimMod/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  EE_MotorSimMod/position_reg[2]/Q
                         net (fo=49, routed)          1.341     7.128    EE_MotorSimMod/Q[2]
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.152     7.280 r  EE_MotorSimMod/last_move_reg_i_7/O
                         net (fo=1, routed)           0.803     8.083    EE_FileMod/position_reg[2]_3
    SLICE_X86Y83         LUT6 (Prop_lut6_I0_O)        0.326     8.409 f  EE_FileMod/last_move_reg_i_3/O
                         net (fo=8, routed)           0.867     9.275    EE_FileMod/current_state_reg[0]
    SLICE_X84Y86         LUT2 (Prop_lut2_I0_O)        0.124     9.399 f  EE_FileMod/down_requests[6]_i_2/O
                         net (fo=6, routed)           0.853    10.252    EE_MotorSimMod/position_reg[2]_1
    SLICE_X84Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  EE_MotorSimMod/down_requests[2]_i_1/O
                         net (fo=1, routed)           0.000    10.376    EE_FileMod/moving_reg[1]
    SLICE_X84Y84         FDRE                                         r  EE_FileMod/down_requests_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.604    15.027    EE_FileMod/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  EE_FileMod/down_requests_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDRE (Setup_fdre_C_D)        0.077    15.343    EE_FileMod/down_requests_reg[2]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.182ns (23.897%)  route 3.764ns (76.103%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.728     5.331    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X83Y90         FDRE                                         r  EE_MotorSimMod/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  EE_MotorSimMod/position_reg[2]/Q
                         net (fo=49, routed)          1.341     7.128    EE_MotorSimMod/Q[2]
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.152     7.280 r  EE_MotorSimMod/last_move_reg_i_7/O
                         net (fo=1, routed)           0.803     8.083    EE_FileMod/position_reg[2]_3
    SLICE_X86Y83         LUT6 (Prop_lut6_I0_O)        0.326     8.409 f  EE_FileMod/last_move_reg_i_3/O
                         net (fo=8, routed)           0.867     9.275    EE_FileMod/current_state_reg[0]
    SLICE_X84Y86         LUT2 (Prop_lut2_I0_O)        0.124     9.399 f  EE_FileMod/down_requests[6]_i_2/O
                         net (fo=6, routed)           0.754    10.153    EE_MotorSimMod/position_reg[2]_1
    SLICE_X83Y84         LUT5 (Prop_lut5_I1_O)        0.124    10.277 r  EE_MotorSimMod/down_requests[5]_i_1/O
                         net (fo=1, routed)           0.000    10.277    EE_FileMod/moving_reg[3]
    SLICE_X83Y84         FDRE                                         r  EE_FileMod/down_requests_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.604    15.027    EE_FileMod/clk_IBUF_BUFG
    SLICE_X83Y84         FDRE                                         r  EE_FileMod/down_requests_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X83Y84         FDRE (Setup_fdre_C_D)        0.031    15.297    EE_FileMod/down_requests_reg[5]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/up_requests_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.182ns (24.846%)  route 3.575ns (75.154%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.728     5.331    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X83Y90         FDRE                                         r  EE_MotorSimMod/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  EE_MotorSimMod/position_reg[2]/Q
                         net (fo=49, routed)          1.341     7.128    EE_MotorSimMod/Q[2]
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.152     7.280 f  EE_MotorSimMod/last_move_reg_i_7/O
                         net (fo=1, routed)           0.803     8.083    EE_FileMod/position_reg[2]_3
    SLICE_X86Y83         LUT6 (Prop_lut6_I0_O)        0.326     8.409 r  EE_FileMod/last_move_reg_i_3/O
                         net (fo=8, routed)           0.450     8.859    EE_MotorSimMod/position_reg[2]_0
    SLICE_X85Y84         LUT6 (Prop_lut6_I3_O)        0.124     8.983 r  EE_MotorSimMod/up_requests[6]_i_3/O
                         net (fo=7, routed)           0.602     9.585    EE_MotorSimMod/up_requests[6]_i_3_n_0
    SLICE_X84Y84         LUT5 (Prop_lut5_I0_O)        0.124     9.709 r  EE_MotorSimMod/up_requests[1]_i_1/O
                         net (fo=1, routed)           0.379    10.088    EE_FileMod/up_requests_reg[6]_1[1]
    SLICE_X84Y84         FDRE                                         r  EE_FileMod/up_requests_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.604    15.027    EE_FileMod/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  EE_FileMod/up_requests_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDRE (Setup_fdre_C_D)       -0.016    15.250    EE_FileMod/up_requests_reg[1]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  5.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/position_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/moving_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.897%)  route 0.141ns (43.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.605     1.524    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  EE_MotorSimMod/position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  EE_MotorSimMod/position_reg[3]/Q
                         net (fo=33, routed)          0.141     1.806    EE_MotorSimMod/__MS_MotorDelayMod/Q[0]
    SLICE_X84Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.851 r  EE_MotorSimMod/__MS_MotorDelayMod/moving_i_1/O
                         net (fo=1, routed)           0.000     1.851    EE_MotorSimMod/delay_enable
    SLICE_X84Y90         FDRE                                         r  EE_MotorSimMod/moving_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.877     2.042    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X84Y90         FDRE                                         r  EE_MotorSimMod/moving_reg/C
                         clock pessimism             -0.504     1.537    
    SLICE_X84Y90         FDRE (Hold_fdre_C_D)         0.121     1.658    EE_MotorSimMod/moving_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.603     1.522    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X83Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  EE_FSMMod/FSM_DelayMod/counter_reg[0]/Q
                         net (fo=5, routed)           0.120     1.783    EE_FSMMod/FSM_DelayMod/counter_reg_n_0_[0]
    SLICE_X82Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.828 r  EE_FSMMod/FSM_DelayMod/timeout_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    EE_FSMMod/FSM_DelayMod/timeout_i_1__0_n_0
    SLICE_X82Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.874     2.039    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X82Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/timeout_reg/C
                         clock pessimism             -0.503     1.535    
    SLICE_X82Y87         FDRE (Hold_fdre_C_D)         0.091     1.626    EE_FSMMod/FSM_DelayMod/timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/__divider_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/__divider_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.627%)  route 0.167ns (44.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.598     1.517    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X78Y88         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[25]/Q
                         net (fo=34, routed)          0.167     1.848    EE_FSMMod/FSM_DelayMod/__divider_counter_reg_n_0_[25]
    SLICE_X78Y87         LUT5 (Prop_lut5_I1_O)        0.045     1.893 r  EE_FSMMod/FSM_DelayMod/__divider_counter[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.893    EE_FSMMod/FSM_DelayMod/__divider_counter[23]_i_1__0_n_0
    SLICE_X78Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.868     2.033    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X78Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[23]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X78Y87         FDRE (Hold_fdre_C_D)         0.121     1.652    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/__divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/__divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.594     1.513    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X78Y82         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y82         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[0]/Q
                         net (fo=3, routed)           0.161     1.839    EE_FSMMod/FSM_DelayMod/__divider_counter_reg_n_0_[0]
    SLICE_X78Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  EE_FSMMod/FSM_DelayMod/__divider_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.884    EE_FSMMod/FSM_DelayMod/__divider_counter[0]_i_1__0_n_0
    SLICE_X78Y82         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.864     2.029    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X78Y82         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X78Y82         FDRE (Hold_fdre_C_D)         0.121     1.634    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.603     1.522    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X83Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  EE_FSMMod/FSM_DelayMod/counter_reg[0]/Q
                         net (fo=5, routed)           0.179     1.843    EE_FSMMod/FSM_DelayMod/counter_reg_n_0_[0]
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.042     1.885 r  EE_FSMMod/FSM_DelayMod/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    EE_FSMMod/FSM_DelayMod/p_0_in__0[1]
    SLICE_X83Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.874     2.039    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X83Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.107     1.629    EE_FSMMod/FSM_DelayMod/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.605     1.524    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[0]/Q
                         net (fo=12, routed)          0.179     1.845    EE_MotorSimMod/__MS_MotorDelayMod/move_res_time[0]
    SLICE_X87Y88         LUT2 (Prop_lut2_I1_O)        0.042     1.887 r  EE_MotorSimMod/__MS_MotorDelayMod/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    EE_MotorSimMod/__MS_MotorDelayMod/p_0_in[1]
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.877     2.042    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y88         FDRE (Hold_fdre_C_D)         0.107     1.631    EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.605     1.524    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[0]/Q
                         net (fo=12, routed)          0.181     1.847    EE_MotorSimMod/__MS_MotorDelayMod/move_res_time[0]
    SLICE_X87Y88         LUT4 (Prop_lut4_I2_O)        0.043     1.890 r  EE_MotorSimMod/__MS_MotorDelayMod/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.890    EE_MotorSimMod/__MS_MotorDelayMod/p_0_in[3]
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.877     2.042    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[3]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y88         FDRE (Hold_fdre_C_D)         0.107     1.631    EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 EE_FileMod/down_requests_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.602     1.521    EE_FileMod/clk_IBUF_BUFG
    SLICE_X85Y85         FDRE                                         r  EE_FileMod/down_requests_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  EE_FileMod/down_requests_reg[4]/Q
                         net (fo=5, routed)           0.168     1.831    EE_FileMod/p_12_in
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.876 r  EE_FileMod/down_requests[4]_i_1/O
                         net (fo=1, routed)           0.000     1.876    EE_FileMod/down_requests0[4]
    SLICE_X85Y85         FDRE                                         r  EE_FileMod/down_requests_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.873     2.038    EE_FileMod/clk_IBUF_BUFG
    SLICE_X85Y85         FDRE                                         r  EE_FileMod/down_requests_reg[4]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.091     1.612    EE_FileMod/down_requests_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.604     1.523    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  __EE_SlowerClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.785    __EE_SlowerClock/counter[16]
    SLICE_X89Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  __EE_SlowerClock/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    __EE_SlowerClock/counter_reg[16]_i_1_n_4
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.875     2.040    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[16]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    __EE_SlowerClock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.603     1.522    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y86         FDRE                                         r  __EE_SlowerClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  __EE_SlowerClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.784    __EE_SlowerClock/counter[12]
    SLICE_X89Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  __EE_SlowerClock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    __EE_SlowerClock/counter_reg[12]_i_1_n_4
    SLICE_X89Y86         FDRE                                         r  __EE_SlowerClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.874     2.039    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y86         FDRE                                         r  __EE_SlowerClock/counter_reg[12]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.105     1.627    __EE_SlowerClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y88    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y88    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y88    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y89    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y82    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y89    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y89    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y82    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y82    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    EE_FileMod/stop_requests_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    EE_FileMod/stop_requests_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    EE_FileMod/stop_requests_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y85    __EE_SlowerClock/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y85    __EE_SlowerClock/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    __EE_SlowerClock/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y85    __EE_SlowerClock/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y85    __EE_SlowerClock/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    __EE_SlowerClock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    __EE_SlowerClock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y84    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y84    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y84    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y83    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y83    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y84    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y83    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    __EE_SlowerClock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    __EE_SlowerClock/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    __EE_SlowerClock/counter_reg[15]/C



