
*** Running vivado
    with args -log seq_probe_encoding_sequencer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source seq_probe_encoding_sequencer_0_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source seq_probe_encoding_sequencer_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2067.672 ; gain = 121.023 ; free physical = 2535 ; free virtual = 14707
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duncan/ip_repo/QCS_AXI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/duncan/Data/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: seq_probe_encoding_sequencer_0_0
Command: synth_design -top seq_probe_encoding_sequencer_0_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 61039
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2805.230 ; gain = 379.770 ; free physical = 546 ; free virtual = 12717
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seq_probe_encoding_sequencer_0_0' [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_encoding_sequencer_0_0/synth/seq_probe_encoding_sequencer_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'encoding_sequencer' [/home/duncan/QCS/QCS.srcs/sources_1/new/encoding_sequencer.v:4]
INFO: [Synth 8-226] default block is never used [/home/duncan/QCS/QCS.srcs/sources_1/new/encoding_sequencer.v:51]
INFO: [Synth 8-6155] done synthesizing module 'encoding_sequencer' (0#1) [/home/duncan/QCS/QCS.srcs/sources_1/new/encoding_sequencer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe_encoding_sequencer_0_0' (0#1) [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_encoding_sequencer_0_0/synth/seq_probe_encoding_sequencer_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element seq_next_state_reg was removed.  [/home/duncan/QCS/QCS.srcs/sources_1/new/encoding_sequencer.v:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2871.168 ; gain = 445.707 ; free physical = 378 ; free virtual = 12551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2886.012 ; gain = 460.551 ; free physical = 378 ; free virtual = 12551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2886.012 ; gain = 460.551 ; free physical = 378 ; free virtual = 12551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.012 ; gain = 0.000 ; free physical = 380 ; free virtual = 12553
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.762 ; gain = 0.000 ; free physical = 366 ; free virtual = 12539
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3016.762 ; gain = 0.000 ; free physical = 366 ; free virtual = 12539
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 371 ; free virtual = 12547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 371 ; free virtual = 12547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 371 ; free virtual = 12545
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'encoding_sequencer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SEQ_STATE_1 |                               00 |                               00
             SEQ_STATE_2 |                               01 |                               10
             SEQ_STATE_3 |                               10 |                               11
             SEQ_STATE_4 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'encoding_sequencer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 369 ; free virtual = 12544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 357 ; free virtual = 12531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 348 ; free virtual = 12523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 348 ; free virtual = 12523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 348 ; free virtual = 12523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 357 ; free virtual = 12532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 357 ; free virtual = 12532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 357 ; free virtual = 12532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 357 ; free virtual = 12532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 357 ; free virtual = 12532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 357 ; free virtual = 12532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT2   |    17|
|3     |LUT3   |     2|
|4     |FDCE   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 357 ; free virtual = 12532
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3016.762 ; gain = 460.551 ; free physical = 358 ; free virtual = 12533
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3016.762 ; gain = 591.301 ; free physical = 358 ; free virtual = 12533
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.762 ; gain = 0.000 ; free physical = 389 ; free virtual = 12564
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.762 ; gain = 0.000 ; free physical = 606 ; free virtual = 12781
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f37e92c0
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 3016.762 ; gain = 911.371 ; free physical = 606 ; free virtual = 12781
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2419.088; main = 2125.122; forked = 324.701
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3950.918; main = 3016.766; forked = 966.168
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/seq_probe_encoding_sequencer_0_0_synth_1/seq_probe_encoding_sequencer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP seq_probe_encoding_sequencer_0_0, cache-ID = c3b5a367b9e35f24
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/seq_probe_encoding_sequencer_0_0_synth_1/seq_probe_encoding_sequencer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seq_probe_encoding_sequencer_0_0_utilization_synth.rpt -pb seq_probe_encoding_sequencer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 14:33:31 2024...
