;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB @-127, 100
	JMP 0, <-2
	JMP @12, #20
	DAT <270, #1
	SUB 3, @220
	SLT 720, @313
	SPL 0, <40
	SPL 0, <40
	ADD #870, <1
	ADD #870, <1
	SLT #270, <1
	SLT -1, <-20
	SLT -702, -10
	JMZ -207, @-120
	ADD #270, <1
	ADD #270, <1
	DAT <270, #1
	SLT 420, @12
	SLT 20, @12
	SUB 31, 200
	ADD #270, <1
	SUB @-127, 100
	SUB #12, @206
	SUB #72, @206
	SUB @121, 103
	SLT -1, <-20
	CMP -247, <-26
	CMP -207, <-120
	ADD #270, <1
	ADD #270, <1
	SLT 20, @12
	SUB @-127, 100
	ADD #270, <1
	SLT #270, <1
	SLT #270, <1
	SLT #270, <1
	SLT #270, <1
	SPL 600, <40
	CMP -207, <-120
	SLT #270, <1
	ADD #870, <1
	SPL 0, <40
	SPL 600, <40
	SPL 0, <40
	MOV -16, <-20
	DAT #-1, #-70
