#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x142a9e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x141ca60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x142bf50 .functor NOT 1, L_0x1465360, C4<0>, C4<0>, C4<0>;
L_0x14650f0 .functor XOR 25, L_0x1464fb0, L_0x1465050, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1465250 .functor XOR 25, L_0x14650f0, L_0x14651b0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1461a60_0 .net *"_ivl_10", 24 0, L_0x14651b0;  1 drivers
v0x1461b60_0 .net *"_ivl_12", 24 0, L_0x1465250;  1 drivers
v0x1461c40_0 .net *"_ivl_2", 24 0, L_0x1464f10;  1 drivers
v0x1461d00_0 .net *"_ivl_4", 24 0, L_0x1464fb0;  1 drivers
v0x1461de0_0 .net *"_ivl_6", 24 0, L_0x1465050;  1 drivers
v0x1461f10_0 .net *"_ivl_8", 24 0, L_0x14650f0;  1 drivers
v0x1461ff0_0 .net "a", 0 0, v0x145ffa0_0;  1 drivers
v0x1462090_0 .net "b", 0 0, v0x1460060_0;  1 drivers
v0x1462130_0 .net "c", 0 0, v0x1460100_0;  1 drivers
v0x14621d0_0 .var "clk", 0 0;
v0x1462270_0 .net "d", 0 0, v0x1460240_0;  1 drivers
v0x1462310_0 .net "e", 0 0, v0x1460330_0;  1 drivers
v0x14623b0_0 .net "out_dut", 24 0, L_0x1464d70;  1 drivers
v0x1462450_0 .net "out_ref", 24 0, L_0x142c810;  1 drivers
v0x14624f0_0 .var/2u "stats1", 159 0;
v0x14625b0_0 .var/2u "strobe", 0 0;
v0x1462670_0 .net "tb_match", 0 0, L_0x1465360;  1 drivers
v0x1462840_0 .net "tb_mismatch", 0 0, L_0x142bf50;  1 drivers
L_0x1464f10 .concat [ 25 0 0 0], L_0x142c810;
L_0x1464fb0 .concat [ 25 0 0 0], L_0x142c810;
L_0x1465050 .concat [ 25 0 0 0], L_0x1464d70;
L_0x14651b0 .concat [ 25 0 0 0], L_0x142c810;
L_0x1465360 .cmp/eeq 25, L_0x1464f10, L_0x1465250;
S_0x141c770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x141ca60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1435cc0 .functor NOT 25, L_0x1463380, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x142c810 .functor XOR 25, L_0x1435cc0, L_0x14634d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x142c1c0_0 .net *"_ivl_0", 4 0, L_0x1462920;  1 drivers
v0x142c260_0 .net *"_ivl_10", 24 0, L_0x1463380;  1 drivers
v0x145f230_0 .net *"_ivl_12", 24 0, L_0x1435cc0;  1 drivers
v0x145f2f0_0 .net *"_ivl_14", 24 0, L_0x14634d0;  1 drivers
v0x145f3d0_0 .net *"_ivl_2", 4 0, L_0x1462ad0;  1 drivers
v0x145f500_0 .net *"_ivl_4", 4 0, L_0x1462cf0;  1 drivers
v0x145f5e0_0 .net *"_ivl_6", 4 0, L_0x1462f10;  1 drivers
v0x145f6c0_0 .net *"_ivl_8", 4 0, L_0x1463160;  1 drivers
v0x145f7a0_0 .net "a", 0 0, v0x145ffa0_0;  alias, 1 drivers
v0x145f860_0 .net "b", 0 0, v0x1460060_0;  alias, 1 drivers
v0x145f920_0 .net "c", 0 0, v0x1460100_0;  alias, 1 drivers
v0x145f9e0_0 .net "d", 0 0, v0x1460240_0;  alias, 1 drivers
v0x145faa0_0 .net "e", 0 0, v0x1460330_0;  alias, 1 drivers
v0x145fb60_0 .net "out", 24 0, L_0x142c810;  alias, 1 drivers
LS_0x1462920_0_0 .concat [ 1 1 1 1], v0x145ffa0_0, v0x145ffa0_0, v0x145ffa0_0, v0x145ffa0_0;
LS_0x1462920_0_4 .concat [ 1 0 0 0], v0x145ffa0_0;
L_0x1462920 .concat [ 4 1 0 0], LS_0x1462920_0_0, LS_0x1462920_0_4;
LS_0x1462ad0_0_0 .concat [ 1 1 1 1], v0x1460060_0, v0x1460060_0, v0x1460060_0, v0x1460060_0;
LS_0x1462ad0_0_4 .concat [ 1 0 0 0], v0x1460060_0;
L_0x1462ad0 .concat [ 4 1 0 0], LS_0x1462ad0_0_0, LS_0x1462ad0_0_4;
LS_0x1462cf0_0_0 .concat [ 1 1 1 1], v0x1460100_0, v0x1460100_0, v0x1460100_0, v0x1460100_0;
LS_0x1462cf0_0_4 .concat [ 1 0 0 0], v0x1460100_0;
L_0x1462cf0 .concat [ 4 1 0 0], LS_0x1462cf0_0_0, LS_0x1462cf0_0_4;
LS_0x1462f10_0_0 .concat [ 1 1 1 1], v0x1460240_0, v0x1460240_0, v0x1460240_0, v0x1460240_0;
LS_0x1462f10_0_4 .concat [ 1 0 0 0], v0x1460240_0;
L_0x1462f10 .concat [ 4 1 0 0], LS_0x1462f10_0_0, LS_0x1462f10_0_4;
LS_0x1463160_0_0 .concat [ 1 1 1 1], v0x1460330_0, v0x1460330_0, v0x1460330_0, v0x1460330_0;
LS_0x1463160_0_4 .concat [ 1 0 0 0], v0x1460330_0;
L_0x1463160 .concat [ 4 1 0 0], LS_0x1463160_0_0, LS_0x1463160_0_4;
LS_0x1463380_0_0 .concat [ 5 5 5 5], L_0x1463160, L_0x1462f10, L_0x1462cf0, L_0x1462ad0;
LS_0x1463380_0_4 .concat [ 5 0 0 0], L_0x1462920;
L_0x1463380 .concat [ 20 5 0 0], LS_0x1463380_0_0, LS_0x1463380_0_4;
LS_0x14634d0_0_0 .concat [ 1 1 1 1], v0x1460330_0, v0x1460240_0, v0x1460100_0, v0x1460060_0;
LS_0x14634d0_0_4 .concat [ 1 1 1 1], v0x145ffa0_0, v0x1460330_0, v0x1460240_0, v0x1460100_0;
LS_0x14634d0_0_8 .concat [ 1 1 1 1], v0x1460060_0, v0x145ffa0_0, v0x1460330_0, v0x1460240_0;
LS_0x14634d0_0_12 .concat [ 1 1 1 1], v0x1460100_0, v0x1460060_0, v0x145ffa0_0, v0x1460330_0;
LS_0x14634d0_0_16 .concat [ 1 1 1 1], v0x1460240_0, v0x1460100_0, v0x1460060_0, v0x145ffa0_0;
LS_0x14634d0_0_20 .concat [ 1 1 1 1], v0x1460330_0, v0x1460240_0, v0x1460100_0, v0x1460060_0;
LS_0x14634d0_0_24 .concat [ 1 0 0 0], v0x145ffa0_0;
LS_0x14634d0_1_0 .concat [ 4 4 4 4], LS_0x14634d0_0_0, LS_0x14634d0_0_4, LS_0x14634d0_0_8, LS_0x14634d0_0_12;
LS_0x14634d0_1_4 .concat [ 4 4 1 0], LS_0x14634d0_0_16, LS_0x14634d0_0_20, LS_0x14634d0_0_24;
L_0x14634d0 .concat [ 16 9 0 0], LS_0x14634d0_1_0, LS_0x14634d0_1_4;
S_0x145fd00 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x141ca60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x145ffa0_0 .var "a", 0 0;
v0x1460060_0 .var "b", 0 0;
v0x1460100_0 .var "c", 0 0;
v0x14601a0_0 .net "clk", 0 0, v0x14621d0_0;  1 drivers
v0x1460240_0 .var "d", 0 0;
v0x1460330_0 .var "e", 0 0;
E_0x1432130/0 .event negedge, v0x14601a0_0;
E_0x1432130/1 .event posedge, v0x14601a0_0;
E_0x1432130 .event/or E_0x1432130/0, E_0x1432130/1;
S_0x14603f0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x141ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x14645f0 .functor NOT 5, L_0x1463740, C4<00000>, C4<00000>, C4<00000>;
L_0x14646b0 .functor NOT 5, L_0x1463a30, C4<00000>, C4<00000>, C4<00000>;
L_0x1464770 .functor NOT 5, L_0x1463d20, C4<00000>, C4<00000>, C4<00000>;
L_0x1464830 .functor NOT 5, L_0x1464010, C4<00000>, C4<00000>, C4<00000>;
L_0x1464920 .functor NOT 5, L_0x1464300, C4<00000>, C4<00000>, C4<00000>;
L_0x1464d70 .functor XOR 25, L_0x14649e0, L_0x1464c90, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x14606d0_0 .net *"_ivl_20", 24 0, L_0x14649e0;  1 drivers
v0x14607b0_0 .net *"_ivl_22", 24 0, L_0x1464c90;  1 drivers
v0x1460890_0 .net "a", 0 0, v0x145ffa0_0;  alias, 1 drivers
v0x14609b0_0 .net "a_not", 4 0, L_0x14645f0;  1 drivers
v0x1460a70_0 .net "a_vec", 4 0, L_0x1463740;  1 drivers
v0x1460ba0_0 .net "b", 0 0, v0x1460060_0;  alias, 1 drivers
v0x1460c90_0 .net "b_not", 4 0, L_0x14646b0;  1 drivers
v0x1460d70_0 .net "b_vec", 4 0, L_0x1463a30;  1 drivers
v0x1460e50_0 .net "c", 0 0, v0x1460100_0;  alias, 1 drivers
v0x1460f80_0 .net "c_not", 4 0, L_0x1464770;  1 drivers
v0x1461060_0 .net "c_vec", 4 0, L_0x1463d20;  1 drivers
v0x1461140_0 .net "d", 0 0, v0x1460240_0;  alias, 1 drivers
v0x1461230_0 .net "d_not", 4 0, L_0x1464830;  1 drivers
v0x1461310_0 .net "d_vec", 4 0, L_0x1464010;  1 drivers
v0x14613f0_0 .net "e", 0 0, v0x1460330_0;  alias, 1 drivers
v0x14614e0_0 .net "e_not", 4 0, L_0x1464920;  1 drivers
v0x14615c0_0 .net "e_vec", 4 0, L_0x1464300;  1 drivers
v0x14616a0_0 .net "out", 24 0, L_0x1464d70;  alias, 1 drivers
LS_0x1463740_0_0 .concat [ 1 1 1 1], v0x145ffa0_0, v0x145ffa0_0, v0x145ffa0_0, v0x145ffa0_0;
LS_0x1463740_0_4 .concat [ 1 0 0 0], v0x145ffa0_0;
L_0x1463740 .concat [ 4 1 0 0], LS_0x1463740_0_0, LS_0x1463740_0_4;
LS_0x1463a30_0_0 .concat [ 1 1 1 1], v0x1460060_0, v0x1460060_0, v0x1460060_0, v0x1460060_0;
LS_0x1463a30_0_4 .concat [ 1 0 0 0], v0x1460060_0;
L_0x1463a30 .concat [ 4 1 0 0], LS_0x1463a30_0_0, LS_0x1463a30_0_4;
LS_0x1463d20_0_0 .concat [ 1 1 1 1], v0x1460100_0, v0x1460100_0, v0x1460100_0, v0x1460100_0;
LS_0x1463d20_0_4 .concat [ 1 0 0 0], v0x1460100_0;
L_0x1463d20 .concat [ 4 1 0 0], LS_0x1463d20_0_0, LS_0x1463d20_0_4;
LS_0x1464010_0_0 .concat [ 1 1 1 1], v0x1460240_0, v0x1460240_0, v0x1460240_0, v0x1460240_0;
LS_0x1464010_0_4 .concat [ 1 0 0 0], v0x1460240_0;
L_0x1464010 .concat [ 4 1 0 0], LS_0x1464010_0_0, LS_0x1464010_0_4;
LS_0x1464300_0_0 .concat [ 1 1 1 1], v0x1460330_0, v0x1460330_0, v0x1460330_0, v0x1460330_0;
LS_0x1464300_0_4 .concat [ 1 0 0 0], v0x1460330_0;
L_0x1464300 .concat [ 4 1 0 0], LS_0x1464300_0_0, LS_0x1464300_0_4;
LS_0x14649e0_0_0 .concat [ 5 5 5 5], L_0x1464920, L_0x1464830, L_0x1464770, L_0x14646b0;
LS_0x14649e0_0_4 .concat [ 5 0 0 0], L_0x14645f0;
L_0x14649e0 .concat [ 20 5 0 0], LS_0x14649e0_0_0, LS_0x14649e0_0_4;
LS_0x1464c90_0_0 .concat [ 5 5 5 5], L_0x1464300, L_0x1464010, L_0x1463d20, L_0x1463a30;
LS_0x1464c90_0_4 .concat [ 5 0 0 0], L_0x1463740;
L_0x1464c90 .concat [ 20 5 0 0], LS_0x1464c90_0_0, LS_0x1464c90_0_4;
S_0x1461840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x141ca60;
 .timescale -12 -12;
E_0x1431cb0 .event anyedge, v0x14625b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14625b0_0;
    %nor/r;
    %assign/vec4 v0x14625b0_0, 0;
    %wait E_0x1431cb0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x145fd00;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1432130;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x1460330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1460240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1460100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1460060_0, 0;
    %assign/vec4 v0x145ffa0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x141ca60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14621d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14625b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x141ca60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x14621d0_0;
    %inv;
    %store/vec4 v0x14621d0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x141ca60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14601a0_0, v0x1462840_0, v0x1461ff0_0, v0x1462090_0, v0x1462130_0, v0x1462270_0, v0x1462310_0, v0x1462450_0, v0x14623b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x141ca60;
T_5 ;
    %load/vec4 v0x14624f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x14624f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14624f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x14624f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14624f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14624f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14624f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x141ca60;
T_6 ;
    %wait E_0x1432130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14624f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14624f0_0, 4, 32;
    %load/vec4 v0x1462670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x14624f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14624f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14624f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14624f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1462450_0;
    %load/vec4 v0x1462450_0;
    %load/vec4 v0x14623b0_0;
    %xor;
    %load/vec4 v0x1462450_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x14624f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14624f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x14624f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14624f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/vector5/iter0/response11/top_module.sv";
