// Seed: 1081196742
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20#(.id_21(1)),
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_29(
      id_13, 1
  );
endmodule
module module_1;
  tri0 id_2;
  bit  id_3;
  for (id_5 = id_5; -1; id_1 = id_1) begin : LABEL_0
    begin : LABEL_0
      wire id_6;
    end
  end
  wor id_7, id_8;
  id_9 :
  assert property (@(1) 1'h0) id_2 = id_7;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_10,
      id_10,
      id_9,
      id_6,
      id_6,
      id_7,
      id_10,
      id_1,
      id_2,
      id_9,
      id_1,
      id_6,
      id_10,
      id_10,
      id_1,
      id_2,
      id_5,
      id_9,
      id_6,
      id_2,
      id_2,
      id_2,
      id_6,
      id_2,
      id_1,
      id_10
  );
  always  @  (  1  or  -1  or  posedge  -1 'b0 or  posedge  1  ?  -1  :  id_7  or  posedge  1  <  1  or  id_8  )  begin :LABEL_0
    id_9 = id_1;
    if (id_5) id_3 <= -1;
  end
  parameter id_11 = -1;
endmodule : SymbolIdentifier
