// Seed: 1342253711
`timescale 1ps / 1 ps
`define pp_3 0
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2
);
  assign id_1 = 1;
  logic id_3;
  logic id_4;
endmodule
