// Seed: 2796079267
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output uwire id_2
);
  assign id_2 = 1;
  id_4(
      .id_0(id_1), .id_1(1), .id_2(1), .id_3(id_5)
  );
  logic [7:0] id_6;
  assign id_6[1] = 1;
  wire id_7;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output tri1 id_2
);
  id_4(
      .id_0(1 == id_1 % 1'b0), .id_1(1'b0)
  );
  wire id_5 = id_5, id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2
  );
endmodule
