// Seed: 1730852837
module module_0 (
    output wire id_0,
    input  tri1 id_1,
    output tri  id_2,
    output tri1 id_3
);
  wire id_5;
  tri  id_6 = 1;
  assign id_2 = id_1;
  wire id_7;
  wire id_8;
  assign id_6 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_11 = id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    output uwire id_3,
    input wire id_4,
    input supply0 id_5,
    inout logic id_6,
    input tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    input logic id_10,
    output tri id_11,
    output tri id_12
);
  module_0(
      id_11, id_5, id_3, id_3
  );
  assign id_3 = 1;
  always @(posedge 1) begin
    id_6 <= id_10;
  end
endmodule
