<stg><name>accelerator</name>


<trans_list>

<trans id="331" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
entry:1 %w1_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
entry:2 %w1_local_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_1_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
entry:3 %w1_local_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_2_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
entry:4 %w1_local_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_3_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
entry:5 %w2_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %w2_local_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_1_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
entry:7 %w2_local_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_2_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
entry:8 %w2_local_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_3_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
entry:9 %bias_1_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_1_local_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
entry:10 %bias_1_local_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_1_local_1_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
entry:11 %bias_2_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_2_local_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32">
<![CDATA[
entry:12 %bias_2_local_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_2_local_1_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
entry:13 %retval_0_0_0_0_0_load64 = alloca i32 1

]]></Node>
<StgValue><ssdm name="retval_0_0_0_0_0_load64"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
entry:14 %retval_0_1_0_0_0_load70 = alloca i32 1

]]></Node>
<StgValue><ssdm name="retval_0_1_0_0_0_load70"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32">
<![CDATA[
entry:15 %retval_0_2_0_0_0_load76 = alloca i32 1

]]></Node>
<StgValue><ssdm name="retval_0_2_0_0_0_load76"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
entry:16 %retval_0_3_0_0_0_load82 = alloca i32 1

]]></Node>
<StgValue><ssdm name="retval_0_3_0_0_0_load82"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
entry:17 %mux_case_04520 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_04520"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
entry:18 %mux_case_14624 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_14624"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="32">
<![CDATA[
entry:19 %mux_case_04728 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_04728"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
entry:20 %mux_case_14832 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_14832"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
entry:21 %mux_case_04936 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_04936"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
entry:22 %mux_case_15040 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_15040"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="32">
<![CDATA[
entry:23 %mux_case_05144 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_05144"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32">
<![CDATA[
entry:24 %mux_case_15248 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_15248"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32">
<![CDATA[
entry:25 %mux_case_05352 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_05352"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32">
<![CDATA[
entry:26 %mux_case_15456 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_15456"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
entry:27 %mux_case_05560 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_05560"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
entry:28 %mux_case_15664 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_15664"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
entry:30 %retval_1_0_0_0_0_0_load85_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_1_0_0_0_0_0_load85_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
entry:31 %retval_1_0_1_0_0_0_load87_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_1_0_1_0_0_0_load87_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
entry:32 %retval_1_1_0_0_0_0_load89_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_1_1_0_0_0_0_load89_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:33 %retval_1_1_1_0_0_0_load91_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_1_1_1_0_0_0_load91_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
entry:34 %retval_2_0_0_0_0_0_load93_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_2_0_0_0_0_0_load93_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:35 %retval_2_0_1_0_0_0_load95_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_2_0_1_0_0_0_load95_loc"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:36 %retval_2_1_0_0_0_0_load97_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_2_1_0_0_0_0_load97_loc"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:37 %retval_2_1_1_0_0_0_load99_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_2_1_1_0_0_0_load99_loc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:38 %retval_3_0_0_0_0_load101_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_3_0_0_0_0_load101_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:39 %retval_3_1_0_0_0_load103_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_3_1_0_0_0_load103_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:40 %retval_4_0_0_0_0_load105_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_4_0_0_0_0_load105_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:41 %retval_4_1_0_0_0_load107_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_4_1_0_0_0_load107_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:42 %array_back1_bias_change_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_2_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:43 %array_back1_bias_change_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
entry:44 %array_back1_weight_changes_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_6_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:45 %array_back1_weight_changes_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_5_loc"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:46 %array_back1_weight_changes_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_4_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
entry:47 %array_back1_weight_changes_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
entry:48 %array_back2_bias_change_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_2_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
entry:49 %array_back2_bias_change_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
entry:50 %array_back2_weight_changes_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_6_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
entry:51 %array_back2_weight_changes_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_5_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
entry:52 %array_back2_weight_changes_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_4_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
entry:53 %array_back2_weight_changes_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
entry:54 %retval_0_0_0_0_0_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_0_0_0_0_0_load_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
entry:55 %retval_0_1_0_0_0_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_0_1_0_0_0_load_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
entry:56 %retval_0_2_0_0_0_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_0_2_0_0_0_load_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
entry:57 %retval_0_3_0_0_0_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_0_3_0_0_0_load_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
entry:58 %retval_0_0_0_0_0_load63_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_0_0_0_0_0_load63_loc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
entry:59 %retval_0_1_0_0_0_load69_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_0_1_0_0_0_load69_loc"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
entry:60 %retval_0_2_0_0_0_load75_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_0_2_0_0_0_load75_loc"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
entry:61 %retval_0_3_0_0_0_load81_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="retval_0_3_0_0_0_load81_loc"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
entry:62 %mux_case_04519_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_04519_loc"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
entry:63 %mux_case_14623_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_14623_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
entry:64 %mux_case_04727_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_04727_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
entry:65 %mux_case_14831_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_14831_loc"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
entry:66 %mux_case_04935_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_04935_loc"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
entry:67 %mux_case_15039_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_15039_loc"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
entry:68 %mux_case_05143_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_05143_loc"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
entry:69 %mux_case_15247_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_15247_loc"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
entry:70 %mux_case_05351_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_05351_loc"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
entry:71 %mux_case_15455_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_15455_loc"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
entry:72 %mux_case_05559_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_05559_loc"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
entry:73 %mux_case_15663_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_15663_loc"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
entry:74 %w1_local_187_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w1_local_187_loc"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
entry:75 %w1_local_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w1_local_1_1_loc"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
entry:76 %w1_local_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w1_local_2_1_loc"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
entry:77 %w1_local_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w1_local_3_1_loc"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
entry:78 %w2_local_189_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w2_local_189_loc"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
entry:79 %w2_local_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w2_local_1_1_loc"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
entry:80 %w2_local_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w2_local_2_1_loc"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
entry:81 %w2_local_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w2_local_3_1_loc"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
entry:82 %bias_1_local_191_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_1_local_191_loc"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
entry:83 %bias_1_local_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_1_local_1_1_loc"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
entry:84 %bias_2_local_193_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_2_local_193_loc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
entry:85 %bias_2_local_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_2_local_1_1_loc"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
entry:86 %bias_1_local_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_1_local_loc"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
entry:87 %bias_2_local_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_2_local_loc"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
entry:88 %w1_local_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w1_local_loc"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
entry:89 %w1_local_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w1_local_1_loc"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
entry:90 %w2_local_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w2_local_loc"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
entry:91 %w2_local_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w2_local_1_loc"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
entry:92 %bias_1_local_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_1_local_1_loc"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
entry:93 %bias_2_local_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_2_local_1_loc"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
entry:94 %w1_local_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w1_local_2_loc"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="64">
<![CDATA[
entry:95 %w1_local_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w1_local_3_loc"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
entry:96 %w2_local_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w2_local_2_loc"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="64">
<![CDATA[
entry:97 %w2_local_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w2_local_3_loc"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
entry:110 %call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_47_1, i16 %w1, i16 %w2, i16 %bias_1, i16 %bias_2, i16 %w2_local_3_loc, i16 %w2_local_2_loc, i16 %w1_local_3_loc, i16 %w1_local_2_loc, i16 %bias_2_local_1_loc, i16 %bias_1_local_1_loc, i16 %w2_local_1_loc, i16 %w2_local_loc, i16 %w1_local_1_loc, i16 %w1_local_loc, i16 %bias_2_local_loc, i16 %bias_1_local_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:148 %store_ln64 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="108" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
entry:110 %call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_47_1, i16 %w1, i16 %w2, i16 %bias_1, i16 %bias_2, i16 %w2_local_3_loc, i16 %w2_local_2_loc, i16 %w1_local_3_loc, i16 %w1_local_2_loc, i16 %bias_2_local_1_loc, i16 %bias_1_local_1_loc, i16 %w2_local_1_loc, i16 %w2_local_loc, i16 %w1_local_1_loc, i16 %w1_local_loc, i16 %bias_2_local_loc, i16 %bias_1_local_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training

]]></Node>
<StgValue><ssdm name="training_read"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:98 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:99 %spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln7"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:101 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:103 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:105 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:107 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:108 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %training

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %training, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:111 %w2_local_3_loc_load = load i16 %w2_local_3_loc

]]></Node>
<StgValue><ssdm name="w2_local_3_loc_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:112 %w2_local_2_loc_load = load i16 %w2_local_2_loc

]]></Node>
<StgValue><ssdm name="w2_local_2_loc_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:113 %w1_local_3_loc_load = load i16 %w1_local_3_loc

]]></Node>
<StgValue><ssdm name="w1_local_3_loc_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:114 %w1_local_2_loc_load = load i16 %w1_local_2_loc

]]></Node>
<StgValue><ssdm name="w1_local_2_loc_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:115 %bias_2_local_1_loc_load = load i16 %bias_2_local_1_loc

]]></Node>
<StgValue><ssdm name="bias_2_local_1_loc_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:116 %bias_1_local_1_loc_load = load i16 %bias_1_local_1_loc

]]></Node>
<StgValue><ssdm name="bias_1_local_1_loc_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:117 %w2_local_1_loc_load = load i16 %w2_local_1_loc

]]></Node>
<StgValue><ssdm name="w2_local_1_loc_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:118 %w2_local_loc_load = load i16 %w2_local_loc

]]></Node>
<StgValue><ssdm name="w2_local_loc_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:119 %w1_local_1_loc_load = load i16 %w1_local_1_loc

]]></Node>
<StgValue><ssdm name="w1_local_1_loc_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:120 %w1_local_loc_load = load i16 %w1_local_loc

]]></Node>
<StgValue><ssdm name="w1_local_loc_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:121 %bias_2_local_loc_load = load i16 %bias_2_local_loc

]]></Node>
<StgValue><ssdm name="bias_2_local_loc_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:122 %bias_1_local_loc_load = load i16 %bias_1_local_loc

]]></Node>
<StgValue><ssdm name="bias_1_local_loc_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:123 %cmp_i_i100 = icmp_eq  i16 %training_read, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i_i100"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:124 %store_ln0 = store i16 %w2_local_1_loc_load, i16 %mux_case_15664

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:125 %store_ln0 = store i16 %w2_local_3_loc_load, i16 %mux_case_05560

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:126 %store_ln0 = store i16 %w2_local_loc_load, i16 %mux_case_15456

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:127 %store_ln0 = store i16 %w2_local_2_loc_load, i16 %mux_case_05352

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:128 %store_ln0 = store i16 %w1_local_1_loc_load, i16 %mux_case_15248

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:129 %store_ln0 = store i16 %w1_local_3_loc_load, i16 %mux_case_05144

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:130 %store_ln0 = store i16 %w1_local_loc_load, i16 %mux_case_15040

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:131 %store_ln0 = store i16 %w1_local_2_loc_load, i16 %mux_case_04936

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:132 %store_ln0 = store i16 %bias_2_local_loc_load, i16 %mux_case_14832

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:133 %store_ln0 = store i16 %bias_2_local_1_loc_load, i16 %mux_case_04728

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:134 %store_ln0 = store i16 %bias_1_local_loc_load, i16 %mux_case_14624

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:135 %store_ln0 = store i16 %bias_1_local_1_loc_load, i16 %mux_case_04520

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:136 %store_ln0 = store i16 %bias_2_local_loc_load, i16 %bias_2_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:137 %store_ln0 = store i16 %bias_2_local_1_loc_load, i16 %bias_2_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:138 %store_ln0 = store i16 %bias_1_local_loc_load, i16 %bias_1_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:139 %store_ln0 = store i16 %bias_1_local_1_loc_load, i16 %bias_1_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:140 %store_ln0 = store i16 %w2_local_1_loc_load, i16 %w2_local_3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:141 %store_ln0 = store i16 %w2_local_loc_load, i16 %w2_local_2_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:142 %store_ln0 = store i16 %w2_local_3_loc_load, i16 %w2_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:143 %store_ln0 = store i16 %w2_local_2_loc_load, i16 %w2_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:144 %store_ln0 = store i16 %w1_local_1_loc_load, i16 %w1_local_3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:145 %store_ln0 = store i16 %w1_local_loc_load, i16 %w1_local_2_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:146 %store_ln0 = store i16 %w1_local_3_loc_load, i16 %w1_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:147 %store_ln0 = store i16 %w1_local_2_loc_load, i16 %w1_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
entry:149 %br_ln65 = br void %VITIS_LOOP_69_4

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_69_4:1 %retval_0_0_0_0_0_load = load i16 %retval_0_0_0_0_0_load64

]]></Node>
<StgValue><ssdm name="retval_0_0_0_0_0_load"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_69_4:2 %retval_0_1_0_0_0_load = load i16 %retval_0_1_0_0_0_load70

]]></Node>
<StgValue><ssdm name="retval_0_1_0_0_0_load"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_69_4:3 %retval_0_2_0_0_0_load = load i16 %retval_0_2_0_0_0_load76

]]></Node>
<StgValue><ssdm name="retval_0_2_0_0_0_load"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_69_4:4 %retval_0_3_0_0_0_load = load i16 %retval_0_3_0_0_0_load82

]]></Node>
<StgValue><ssdm name="retval_0_3_0_0_0_load"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:5 %mux_case_04520_load = load i16 %mux_case_04520

]]></Node>
<StgValue><ssdm name="mux_case_04520_load"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:6 %mux_case_14624_load = load i16 %mux_case_14624

]]></Node>
<StgValue><ssdm name="mux_case_14624_load"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:7 %mux_case_04728_load = load i16 %mux_case_04728

]]></Node>
<StgValue><ssdm name="mux_case_04728_load"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:8 %mux_case_14832_load = load i16 %mux_case_14832

]]></Node>
<StgValue><ssdm name="mux_case_14832_load"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:9 %mux_case_04936_load = load i16 %mux_case_04936

]]></Node>
<StgValue><ssdm name="mux_case_04936_load"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:10 %mux_case_15040_load = load i16 %mux_case_15040

]]></Node>
<StgValue><ssdm name="mux_case_15040_load"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:11 %mux_case_05144_load = load i16 %mux_case_05144

]]></Node>
<StgValue><ssdm name="mux_case_05144_load"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:12 %mux_case_15248_load = load i16 %mux_case_15248

]]></Node>
<StgValue><ssdm name="mux_case_15248_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:13 %mux_case_05352_load = load i16 %mux_case_05352

]]></Node>
<StgValue><ssdm name="mux_case_05352_load"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:14 %mux_case_15456_load = load i16 %mux_case_15456

]]></Node>
<StgValue><ssdm name="mux_case_15456_load"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:15 %mux_case_05560_load = load i16 %mux_case_05560

]]></Node>
<StgValue><ssdm name="mux_case_05560_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4:16 %mux_case_15664_load = load i16 %mux_case_15664

]]></Node>
<StgValue><ssdm name="mux_case_15664_load"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_69_4:17 %icmp_ln65 = icmp_eq  i9 %i_1, i9 500

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_69_4:18 %i_2 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_69_4:19 %br_ln65 = br i1 %icmp_ln65, void %VITIS_LOOP_69_4.split, void %VITIS_LOOP_156_9

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:0 %w1_local_0_load = load i16 %w1_local_0

]]></Node>
<StgValue><ssdm name="w1_local_0_load"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:1 %w1_local_1_0_load = load i16 %w1_local_1_0

]]></Node>
<StgValue><ssdm name="w1_local_1_0_load"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:2 %w1_local_2_0_load = load i16 %w1_local_2_0

]]></Node>
<StgValue><ssdm name="w1_local_2_0_load"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:3 %w1_local_3_0_load = load i16 %w1_local_3_0

]]></Node>
<StgValue><ssdm name="w1_local_3_0_load"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:4 %w2_local_0_load = load i16 %w2_local_0

]]></Node>
<StgValue><ssdm name="w2_local_0_load"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:5 %w2_local_1_0_load = load i16 %w2_local_1_0

]]></Node>
<StgValue><ssdm name="w2_local_1_0_load"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:6 %w2_local_2_0_load = load i16 %w2_local_2_0

]]></Node>
<StgValue><ssdm name="w2_local_2_0_load"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:7 %w2_local_3_0_load = load i16 %w2_local_3_0

]]></Node>
<StgValue><ssdm name="w2_local_3_0_load"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:8 %bias_1_local_0_load = load i16 %bias_1_local_0

]]></Node>
<StgValue><ssdm name="bias_1_local_0_load"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:9 %bias_1_local_1_0_load = load i16 %bias_1_local_1_0

]]></Node>
<StgValue><ssdm name="bias_1_local_1_0_load"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:10 %bias_2_local_0_load = load i16 %bias_2_local_0

]]></Node>
<StgValue><ssdm name="bias_2_local_0_load"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:11 %bias_2_local_1_0_load = load i16 %bias_2_local_1_0

]]></Node>
<StgValue><ssdm name="bias_2_local_1_0_load"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:14 %targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_69_4, i16 %bias_2_local_1_0_load, i16 %bias_2_local_0_load, i16 %bias_1_local_1_0_load, i16 %bias_1_local_0_load, i16 %w2_local_3_0_load, i16 %w2_local_2_0_load, i16 %w2_local_1_0_load, i16 %w2_local_0_load, i16 %w1_local_3_0_load, i16 %w1_local_2_0_load, i16 %w1_local_1_0_load, i16 %w1_local_0_load, i16 %mux_case_15664_load, i16 %mux_case_05560_load, i16 %mux_case_15456_load, i16 %mux_case_05352_load, i16 %mux_case_15248_load, i16 %mux_case_05144_load, i16 %mux_case_15040_load, i16 %mux_case_04936_load, i16 %mux_case_14832_load, i16 %mux_case_04728_load, i16 %mux_case_14624_load, i16 %mux_case_04520_load, i16 %retval_0_3_0_0_0_load, i16 %retval_0_2_0_0_0_load, i16 %retval_0_1_0_0_0_load, i16 %retval_0_0_0_0_0_load, i16 %training_read, i1 %cmp_i_i100, i16 %bias_2_local_1_1_loc, i16 %bias_2_local_193_loc, i16 %bias_1_local_1_1_loc, i16 %bias_1_local_191_loc, i16 %w2_local_3_1_loc, i16 %w2_local_2_1_loc, i16 %w2_local_1_1_loc, i16 %w2_local_189_loc, i16 %w1_local_3_1_loc, i16 %w1_local_2_1_loc, i16 %w1_local_1_1_loc, i16 %w1_local_187_loc, i16 %mux_case_15663_loc, i16 %mux_case_05559_loc, i16 %mux_case_15455_loc, i16 %mux_case_05351_loc, i16 %mux_case_15247_loc, i16 %mux_case_05143_loc, i16 %mux_case_15039_loc, i16 %mux_case_04935_loc, i16 %mux_case_14831_loc, i16 %mux_case_04727_loc, i16 %mux_case_14623_loc, i16 %mux_case_04519_loc, i16 %retval_0_3_0_0_0_load81_loc, i16 %retval_0_2_0_0_0_load75_loc, i16 %retval_0_1_0_0_0_load69_loc, i16 %retval_0_0_0_0_0_load63_loc, i16 %retval_0_3_0_0_0_load_loc, i16 %retval_0_2_0_0_0_load_loc, i16 %retval_0_1_0_0_0_load_loc, i16 %retval_0_0_0_0_0_load_loc, i16 %array_back2_weight_changes_loc, i16 %array_back2_weight_changes_4_loc, i16 %array_back2_weight_changes_5_loc, i16 %array_back2_weight_changes_6_loc, i16 %array_back2_bias_change_loc, i16 %array_back2_bias_change_2_loc, i16 %array_back1_weight_changes_loc, i16 %array_back1_weight_changes_4_loc, i16 %array_back1_weight_changes_5_loc, i16 %array_back1_weight_changes_6_loc, i16 %array_back1_bias_change_loc, i16 %array_back1_bias_change_2_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="193" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:14 %targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_69_4, i16 %bias_2_local_1_0_load, i16 %bias_2_local_0_load, i16 %bias_1_local_1_0_load, i16 %bias_1_local_0_load, i16 %w2_local_3_0_load, i16 %w2_local_2_0_load, i16 %w2_local_1_0_load, i16 %w2_local_0_load, i16 %w1_local_3_0_load, i16 %w1_local_2_0_load, i16 %w1_local_1_0_load, i16 %w1_local_0_load, i16 %mux_case_15664_load, i16 %mux_case_05560_load, i16 %mux_case_15456_load, i16 %mux_case_05352_load, i16 %mux_case_15248_load, i16 %mux_case_05144_load, i16 %mux_case_15040_load, i16 %mux_case_04936_load, i16 %mux_case_14832_load, i16 %mux_case_04728_load, i16 %mux_case_14624_load, i16 %mux_case_04520_load, i16 %retval_0_3_0_0_0_load, i16 %retval_0_2_0_0_0_load, i16 %retval_0_1_0_0_0_load, i16 %retval_0_0_0_0_0_load, i16 %training_read, i1 %cmp_i_i100, i16 %bias_2_local_1_1_loc, i16 %bias_2_local_193_loc, i16 %bias_1_local_1_1_loc, i16 %bias_1_local_191_loc, i16 %w2_local_3_1_loc, i16 %w2_local_2_1_loc, i16 %w2_local_1_1_loc, i16 %w2_local_189_loc, i16 %w1_local_3_1_loc, i16 %w1_local_2_1_loc, i16 %w1_local_1_1_loc, i16 %w1_local_187_loc, i16 %mux_case_15663_loc, i16 %mux_case_05559_loc, i16 %mux_case_15455_loc, i16 %mux_case_05351_loc, i16 %mux_case_15247_loc, i16 %mux_case_05143_loc, i16 %mux_case_15039_loc, i16 %mux_case_04935_loc, i16 %mux_case_14831_loc, i16 %mux_case_04727_loc, i16 %mux_case_14623_loc, i16 %mux_case_04519_loc, i16 %retval_0_3_0_0_0_load81_loc, i16 %retval_0_2_0_0_0_load75_loc, i16 %retval_0_1_0_0_0_load69_loc, i16 %retval_0_0_0_0_0_load63_loc, i16 %retval_0_3_0_0_0_load_loc, i16 %retval_0_2_0_0_0_load_loc, i16 %retval_0_1_0_0_0_load_loc, i16 %retval_0_0_0_0_0_load_loc, i16 %array_back2_weight_changes_loc, i16 %array_back2_weight_changes_4_loc, i16 %array_back2_weight_changes_5_loc, i16 %array_back2_weight_changes_6_loc, i16 %array_back2_bias_change_loc, i16 %array_back2_bias_change_2_loc, i16 %array_back1_weight_changes_loc, i16 %array_back1_weight_changes_4_loc, i16 %array_back1_weight_changes_5_loc, i16 %array_back1_weight_changes_6_loc, i16 %array_back1_bias_change_loc, i16 %array_back1_bias_change_2_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_69_4.split:12 %speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 500, i64 250

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln64"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:13 %specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:15 %bias_2_local_1_1_loc_load = load i16 %bias_2_local_1_1_loc

]]></Node>
<StgValue><ssdm name="bias_2_local_1_1_loc_load"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:16 %bias_2_local_193_loc_load = load i16 %bias_2_local_193_loc

]]></Node>
<StgValue><ssdm name="bias_2_local_193_loc_load"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:17 %bias_1_local_1_1_loc_load = load i16 %bias_1_local_1_1_loc

]]></Node>
<StgValue><ssdm name="bias_1_local_1_1_loc_load"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:18 %bias_1_local_191_loc_load = load i16 %bias_1_local_191_loc

]]></Node>
<StgValue><ssdm name="bias_1_local_191_loc_load"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:19 %w2_local_3_1_loc_load = load i16 %w2_local_3_1_loc

]]></Node>
<StgValue><ssdm name="w2_local_3_1_loc_load"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:20 %w2_local_2_1_loc_load = load i16 %w2_local_2_1_loc

]]></Node>
<StgValue><ssdm name="w2_local_2_1_loc_load"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:21 %w2_local_1_1_loc_load = load i16 %w2_local_1_1_loc

]]></Node>
<StgValue><ssdm name="w2_local_1_1_loc_load"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:22 %w2_local_189_loc_load = load i16 %w2_local_189_loc

]]></Node>
<StgValue><ssdm name="w2_local_189_loc_load"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:23 %w1_local_3_1_loc_load = load i16 %w1_local_3_1_loc

]]></Node>
<StgValue><ssdm name="w1_local_3_1_loc_load"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:24 %w1_local_2_1_loc_load = load i16 %w1_local_2_1_loc

]]></Node>
<StgValue><ssdm name="w1_local_2_1_loc_load"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:25 %w1_local_1_1_loc_load = load i16 %w1_local_1_1_loc

]]></Node>
<StgValue><ssdm name="w1_local_1_1_loc_load"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:26 %w1_local_187_loc_load = load i16 %w1_local_187_loc

]]></Node>
<StgValue><ssdm name="w1_local_187_loc_load"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:27 %mux_case_15663_loc_load = load i16 %mux_case_15663_loc

]]></Node>
<StgValue><ssdm name="mux_case_15663_loc_load"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:28 %mux_case_05559_loc_load = load i16 %mux_case_05559_loc

]]></Node>
<StgValue><ssdm name="mux_case_05559_loc_load"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:29 %mux_case_15455_loc_load = load i16 %mux_case_15455_loc

]]></Node>
<StgValue><ssdm name="mux_case_15455_loc_load"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:30 %mux_case_05351_loc_load = load i16 %mux_case_05351_loc

]]></Node>
<StgValue><ssdm name="mux_case_05351_loc_load"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:31 %mux_case_15247_loc_load = load i16 %mux_case_15247_loc

]]></Node>
<StgValue><ssdm name="mux_case_15247_loc_load"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:32 %mux_case_05143_loc_load = load i16 %mux_case_05143_loc

]]></Node>
<StgValue><ssdm name="mux_case_05143_loc_load"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:33 %mux_case_15039_loc_load = load i16 %mux_case_15039_loc

]]></Node>
<StgValue><ssdm name="mux_case_15039_loc_load"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:34 %mux_case_04935_loc_load = load i16 %mux_case_04935_loc

]]></Node>
<StgValue><ssdm name="mux_case_04935_loc_load"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:35 %mux_case_14831_loc_load = load i16 %mux_case_14831_loc

]]></Node>
<StgValue><ssdm name="mux_case_14831_loc_load"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:36 %mux_case_04727_loc_load = load i16 %mux_case_04727_loc

]]></Node>
<StgValue><ssdm name="mux_case_04727_loc_load"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:37 %mux_case_14623_loc_load = load i16 %mux_case_14623_loc

]]></Node>
<StgValue><ssdm name="mux_case_14623_loc_load"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:38 %mux_case_04519_loc_load = load i16 %mux_case_04519_loc

]]></Node>
<StgValue><ssdm name="mux_case_04519_loc_load"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:39 %retval_0_3_0_0_0_load_3 = load i16 %retval_0_3_0_0_0_load81_loc

]]></Node>
<StgValue><ssdm name="retval_0_3_0_0_0_load_3"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:40 %retval_0_2_0_0_0_load_3 = load i16 %retval_0_2_0_0_0_load75_loc

]]></Node>
<StgValue><ssdm name="retval_0_2_0_0_0_load_3"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:41 %retval_0_1_0_0_0_load_3 = load i16 %retval_0_1_0_0_0_load69_loc

]]></Node>
<StgValue><ssdm name="retval_0_1_0_0_0_load_3"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:42 %retval_0_0_0_0_0_load_3 = load i16 %retval_0_0_0_0_0_load63_loc

]]></Node>
<StgValue><ssdm name="retval_0_0_0_0_0_load_3"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:43 %retval_0_3_0_0_0_load_4 = load i16 %retval_0_3_0_0_0_load_loc

]]></Node>
<StgValue><ssdm name="retval_0_3_0_0_0_load_4"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:44 %retval_0_2_0_0_0_load_4 = load i16 %retval_0_2_0_0_0_load_loc

]]></Node>
<StgValue><ssdm name="retval_0_2_0_0_0_load_4"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:45 %retval_0_1_0_0_0_load_4 = load i16 %retval_0_1_0_0_0_load_loc

]]></Node>
<StgValue><ssdm name="retval_0_1_0_0_0_load_4"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:46 %retval_0_0_0_0_0_load_4 = load i16 %retval_0_0_0_0_0_load_loc

]]></Node>
<StgValue><ssdm name="retval_0_0_0_0_0_load_4"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:47 %array_back2_weight_changes_loc_load = load i16 %array_back2_weight_changes_loc

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_loc_load"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:48 %array_back2_weight_changes_4_loc_load = load i16 %array_back2_weight_changes_4_loc

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_4_loc_load"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:49 %array_back2_weight_changes_5_loc_load = load i16 %array_back2_weight_changes_5_loc

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_5_loc_load"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:50 %array_back2_weight_changes_6_loc_load = load i16 %array_back2_weight_changes_6_loc

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_6_loc_load"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:51 %array_back2_bias_change_loc_load = load i16 %array_back2_bias_change_loc

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_loc_load"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:52 %array_back2_bias_change_2_loc_load = load i16 %array_back2_bias_change_2_loc

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_2_loc_load"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:53 %array_back1_weight_changes_loc_load = load i16 %array_back1_weight_changes_loc

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_loc_load"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:54 %array_back1_weight_changes_4_loc_load = load i16 %array_back1_weight_changes_4_loc

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_4_loc_load"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:55 %array_back1_weight_changes_5_loc_load = load i16 %array_back1_weight_changes_5_loc

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_5_loc_load"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:56 %array_back1_weight_changes_6_loc_load = load i16 %array_back1_weight_changes_6_loc

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_6_loc_load"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:57 %array_back1_bias_change_loc_load = load i16 %array_back1_bias_change_loc

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_loc_load"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:58 %array_back1_bias_change_2_loc_load = load i16 %array_back1_bias_change_2_loc

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_2_loc_load"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:59 %select_ln69 = select i1 %targetBlock, i16 %bias_2_local_1_1_loc_load, i16 %array_back2_bias_change_2_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:60 %select_ln69_1 = select i1 %targetBlock, i16 %bias_2_local_193_loc_load, i16 %array_back2_bias_change_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:61 %select_ln69_2 = select i1 %targetBlock, i16 %bias_1_local_1_1_loc_load, i16 %array_back1_bias_change_2_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_2"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:62 %select_ln69_3 = select i1 %targetBlock, i16 %bias_1_local_191_loc_load, i16 %array_back1_bias_change_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_3"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:63 %select_ln69_4 = select i1 %targetBlock, i16 %w2_local_3_1_loc_load, i16 %array_back2_weight_changes_6_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_4"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:64 %select_ln69_5 = select i1 %targetBlock, i16 %w2_local_2_1_loc_load, i16 %array_back2_weight_changes_5_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_5"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:65 %select_ln69_6 = select i1 %targetBlock, i16 %w2_local_1_1_loc_load, i16 %array_back2_weight_changes_4_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_6"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:66 %select_ln69_7 = select i1 %targetBlock, i16 %w2_local_189_loc_load, i16 %array_back2_weight_changes_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_7"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:67 %select_ln69_8 = select i1 %targetBlock, i16 %w1_local_3_1_loc_load, i16 %array_back1_weight_changes_6_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_8"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:68 %select_ln69_9 = select i1 %targetBlock, i16 %w1_local_2_1_loc_load, i16 %array_back1_weight_changes_5_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_9"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:69 %select_ln69_10 = select i1 %targetBlock, i16 %w1_local_1_1_loc_load, i16 %array_back1_weight_changes_4_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_10"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:70 %select_ln69_11 = select i1 %targetBlock, i16 %w1_local_187_loc_load, i16 %array_back1_weight_changes_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_11"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:71 %select_ln69_12 = select i1 %targetBlock, i16 %mux_case_15663_loc_load, i16 %array_back2_weight_changes_6_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_12"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:72 %select_ln69_13 = select i1 %targetBlock, i16 %mux_case_05559_loc_load, i16 %array_back2_weight_changes_4_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_13"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:73 %select_ln69_14 = select i1 %targetBlock, i16 %mux_case_15455_loc_load, i16 %array_back2_weight_changes_5_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_14"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:74 %select_ln69_15 = select i1 %targetBlock, i16 %mux_case_05351_loc_load, i16 %array_back2_weight_changes_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_15"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:75 %select_ln69_16 = select i1 %targetBlock, i16 %mux_case_15247_loc_load, i16 %array_back1_weight_changes_6_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_16"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:76 %select_ln69_17 = select i1 %targetBlock, i16 %mux_case_05143_loc_load, i16 %array_back1_weight_changes_4_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_17"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:77 %select_ln69_18 = select i1 %targetBlock, i16 %mux_case_15039_loc_load, i16 %array_back1_weight_changes_5_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_18"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:78 %select_ln69_19 = select i1 %targetBlock, i16 %mux_case_04935_loc_load, i16 %array_back1_weight_changes_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_19"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:79 %select_ln69_20 = select i1 %targetBlock, i16 %mux_case_14831_loc_load, i16 %array_back2_bias_change_2_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_20"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:80 %select_ln69_21 = select i1 %targetBlock, i16 %mux_case_04727_loc_load, i16 %array_back2_bias_change_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_21"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:81 %select_ln69_22 = select i1 %targetBlock, i16 %mux_case_14623_loc_load, i16 %array_back1_bias_change_2_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_22"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:82 %select_ln69_23 = select i1 %targetBlock, i16 %mux_case_04519_loc_load, i16 %array_back1_bias_change_loc_load

]]></Node>
<StgValue><ssdm name="select_ln69_23"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:83 %select_ln69_24 = select i1 %targetBlock, i16 %retval_0_3_0_0_0_load_3, i16 %retval_0_3_0_0_0_load_4

]]></Node>
<StgValue><ssdm name="select_ln69_24"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:84 %select_ln69_25 = select i1 %targetBlock, i16 %retval_0_2_0_0_0_load_3, i16 %retval_0_2_0_0_0_load_4

]]></Node>
<StgValue><ssdm name="select_ln69_25"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:85 %select_ln69_26 = select i1 %targetBlock, i16 %retval_0_1_0_0_0_load_3, i16 %retval_0_1_0_0_0_load_4

]]></Node>
<StgValue><ssdm name="select_ln69_26"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_69_4.split:86 %select_ln69_27 = select i1 %targetBlock, i16 %retval_0_0_0_0_0_load_3, i16 %retval_0_0_0_0_0_load_4

]]></Node>
<StgValue><ssdm name="select_ln69_27"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_69_4.split:87 %br_ln0 = br i1 %cmp_i_i100, void %for.inc297, void %VITIS_LOOP_156_9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:0 %store_ln69 = store i16 %select_ln69_12, i16 %mux_case_15664

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:1 %store_ln69 = store i16 %select_ln69_13, i16 %mux_case_05560

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:2 %store_ln69 = store i16 %select_ln69_14, i16 %mux_case_15456

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:3 %store_ln69 = store i16 %select_ln69_15, i16 %mux_case_05352

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:4 %store_ln69 = store i16 %select_ln69_16, i16 %mux_case_15248

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:5 %store_ln69 = store i16 %select_ln69_17, i16 %mux_case_05144

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:6 %store_ln69 = store i16 %select_ln69_18, i16 %mux_case_15040

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:7 %store_ln69 = store i16 %select_ln69_19, i16 %mux_case_04936

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:8 %store_ln69 = store i16 %select_ln69_20, i16 %mux_case_14832

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:9 %store_ln69 = store i16 %select_ln69_21, i16 %mux_case_04728

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:10 %store_ln69 = store i16 %select_ln69_22, i16 %mux_case_14624

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:11 %store_ln69 = store i16 %select_ln69_23, i16 %mux_case_04520

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc297:12 %store_ln69 = store i16 %select_ln69_24, i16 %retval_0_3_0_0_0_load82

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc297:13 %store_ln69 = store i16 %select_ln69_25, i16 %retval_0_2_0_0_0_load76

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc297:14 %store_ln69 = store i16 %select_ln69_26, i16 %retval_0_1_0_0_0_load70

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc297:15 %store_ln69 = store i16 %select_ln69_27, i16 %retval_0_0_0_0_0_load64

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:16 %store_ln69 = store i16 %select_ln69, i16 %bias_2_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:17 %store_ln69 = store i16 %select_ln69_1, i16 %bias_2_local_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:18 %store_ln69 = store i16 %select_ln69_2, i16 %bias_1_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:19 %store_ln69 = store i16 %select_ln69_3, i16 %bias_1_local_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:20 %store_ln69 = store i16 %select_ln69_4, i16 %w2_local_3_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:21 %store_ln69 = store i16 %select_ln69_5, i16 %w2_local_2_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:22 %store_ln69 = store i16 %select_ln69_6, i16 %w2_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:23 %store_ln69 = store i16 %select_ln69_7, i16 %w2_local_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:24 %store_ln69 = store i16 %select_ln69_8, i16 %w1_local_3_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:25 %store_ln69 = store i16 %select_ln69_9, i16 %w1_local_2_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:26 %store_ln69 = store i16 %select_ln69_10, i16 %w1_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:27 %store_ln69 = store i16 %select_ln69_11, i16 %w1_local_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc297:28 %store_ln64 = store i9 %i_2, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="cmp_i_i100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
for.inc297:29 %br_ln65 = br void %VITIS_LOOP_69_4

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:0 %mux_case_156 = phi i16 %mux_case_15664_load, void %VITIS_LOOP_69_4, i16 %select_ln69_12, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_156"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:1 %mux_case_055 = phi i16 %mux_case_05560_load, void %VITIS_LOOP_69_4, i16 %select_ln69_13, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_055"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:2 %mux_case_154 = phi i16 %mux_case_15456_load, void %VITIS_LOOP_69_4, i16 %select_ln69_14, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_154"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:3 %mux_case_053 = phi i16 %mux_case_05352_load, void %VITIS_LOOP_69_4, i16 %select_ln69_15, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_053"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:4 %mux_case_152 = phi i16 %mux_case_15248_load, void %VITIS_LOOP_69_4, i16 %select_ln69_16, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_152"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:5 %mux_case_051 = phi i16 %mux_case_05144_load, void %VITIS_LOOP_69_4, i16 %select_ln69_17, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_051"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:6 %mux_case_150 = phi i16 %mux_case_15040_load, void %VITIS_LOOP_69_4, i16 %select_ln69_18, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_150"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:7 %mux_case_049 = phi i16 %mux_case_04936_load, void %VITIS_LOOP_69_4, i16 %select_ln69_19, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_049"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:8 %mux_case_148 = phi i16 %mux_case_14832_load, void %VITIS_LOOP_69_4, i16 %select_ln69_20, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_148"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:9 %mux_case_047 = phi i16 %mux_case_04728_load, void %VITIS_LOOP_69_4, i16 %select_ln69_21, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_047"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:10 %mux_case_146 = phi i16 %mux_case_14624_load, void %VITIS_LOOP_69_4, i16 %select_ln69_22, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_146"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:11 %mux_case_045 = phi i16 %mux_case_04520_load, void %VITIS_LOOP_69_4, i16 %select_ln69_23, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="mux_case_045"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i100" val="1"/>
</and_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16">
<![CDATA[
VITIS_LOOP_156_9:16 %call_ln69 = call void @accelerator_Pipeline_VITIS_LOOP_156_9, i16 %mux_case_146, i16 %mux_case_045, i16 %mux_case_148, i16 %mux_case_047, i16 %mux_case_150, i16 %mux_case_049, i16 %mux_case_152, i16 %mux_case_051, i16 %mux_case_154, i16 %mux_case_053, i16 %mux_case_156, i16 %mux_case_055, i16 %retval_4_1_0_0_0_load107_loc, i16 %retval_4_0_0_0_0_load105_loc, i16 %retval_3_1_0_0_0_load103_loc, i16 %retval_3_0_0_0_0_load101_loc, i16 %retval_2_1_1_0_0_0_load99_loc, i16 %retval_2_1_0_0_0_0_load97_loc, i16 %retval_2_0_1_0_0_0_load95_loc, i16 %retval_2_0_0_0_0_0_load93_loc, i16 %retval_1_1_1_0_0_0_load91_loc, i16 %retval_1_1_0_0_0_0_load89_loc, i16 %retval_1_0_1_0_0_0_load87_loc, i16 %retval_1_0_0_0_0_0_load85_loc

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:12 %retval_0_3_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_3_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_24, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="retval_0_3_0_0_0_load_lcssa_lcssa"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:13 %retval_0_2_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_2_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_25, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="retval_0_2_0_0_0_load_lcssa_lcssa"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:14 %retval_0_1_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_1_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_26, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="retval_0_1_0_0_0_load_lcssa_lcssa"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_156_9:15 %retval_0_0_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_0_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_27, void %VITIS_LOOP_69_4.split

]]></Node>
<StgValue><ssdm name="retval_0_0_0_0_0_load_lcssa_lcssa"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16">
<![CDATA[
VITIS_LOOP_156_9:16 %call_ln69 = call void @accelerator_Pipeline_VITIS_LOOP_156_9, i16 %mux_case_146, i16 %mux_case_045, i16 %mux_case_148, i16 %mux_case_047, i16 %mux_case_150, i16 %mux_case_049, i16 %mux_case_152, i16 %mux_case_051, i16 %mux_case_154, i16 %mux_case_053, i16 %mux_case_156, i16 %mux_case_055, i16 %retval_4_1_0_0_0_load107_loc, i16 %retval_4_0_0_0_0_load105_loc, i16 %retval_3_1_0_0_0_load103_loc, i16 %retval_3_0_0_0_0_load101_loc, i16 %retval_2_1_1_0_0_0_load99_loc, i16 %retval_2_1_0_0_0_0_load97_loc, i16 %retval_2_0_1_0_0_0_load95_loc, i16 %retval_2_0_0_0_0_0_load93_loc, i16 %retval_1_1_1_0_0_0_load91_loc, i16 %retval_1_1_0_0_0_0_load89_loc, i16 %retval_1_0_1_0_0_0_load87_loc, i16 %retval_1_0_0_0_0_0_load85_loc

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:17 %retval_4_1_0_0_0_load = load i16 %retval_4_1_0_0_0_load107_loc

]]></Node>
<StgValue><ssdm name="retval_4_1_0_0_0_load"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:18 %retval_4_0_0_0_0_load = load i16 %retval_4_0_0_0_0_load105_loc

]]></Node>
<StgValue><ssdm name="retval_4_0_0_0_0_load"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:19 %retval_3_1_0_0_0_load = load i16 %retval_3_1_0_0_0_load103_loc

]]></Node>
<StgValue><ssdm name="retval_3_1_0_0_0_load"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:20 %retval_3_0_0_0_0_load = load i16 %retval_3_0_0_0_0_load101_loc

]]></Node>
<StgValue><ssdm name="retval_3_0_0_0_0_load"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:21 %retval_2_1_1_0_0_0_load = load i16 %retval_2_1_1_0_0_0_load99_loc

]]></Node>
<StgValue><ssdm name="retval_2_1_1_0_0_0_load"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:22 %retval_2_1_0_0_0_0_load = load i16 %retval_2_1_0_0_0_0_load97_loc

]]></Node>
<StgValue><ssdm name="retval_2_1_0_0_0_0_load"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:23 %retval_2_0_1_0_0_0_load = load i16 %retval_2_0_1_0_0_0_load95_loc

]]></Node>
<StgValue><ssdm name="retval_2_0_1_0_0_0_load"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:24 %retval_2_0_0_0_0_0_load = load i16 %retval_2_0_0_0_0_0_load93_loc

]]></Node>
<StgValue><ssdm name="retval_2_0_0_0_0_0_load"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:25 %retval_1_1_1_0_0_0_load = load i16 %retval_1_1_1_0_0_0_load91_loc

]]></Node>
<StgValue><ssdm name="retval_1_1_1_0_0_0_load"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:26 %retval_1_1_0_0_0_0_load = load i16 %retval_1_1_0_0_0_0_load89_loc

]]></Node>
<StgValue><ssdm name="retval_1_1_0_0_0_0_load"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:27 %retval_1_0_1_0_0_0_load = load i16 %retval_1_0_1_0_0_0_load87_loc

]]></Node>
<StgValue><ssdm name="retval_1_0_1_0_0_0_load"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_156_9:28 %retval_1_0_0_0_0_0_load = load i16 %retval_1_0_0_0_0_0_load85_loc

]]></Node>
<StgValue><ssdm name="retval_1_0_0_0_0_0_load"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
VITIS_LOOP_156_9:29 %or_ln166_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %retval_4_1_0_0_0_load, i16 %retval_4_0_0_0_0_load, i16 %retval_3_1_0_0_0_load, i16 %retval_3_0_0_0_0_load, i16 %retval_2_1_1_0_0_0_load, i16 %retval_2_1_0_0_0_0_load, i16 %retval_2_0_1_0_0_0_load, i16 %retval_2_0_0_0_0_0_load, i16 %retval_1_1_1_0_0_0_load, i16 %retval_1_1_0_0_0_0_load, i16 %retval_1_0_1_0_0_0_load, i16 %retval_1_0_0_0_0_0_load, i16 %retval_0_3_0_0_0_load_lcssa_lcssa, i16 %retval_0_2_0_0_0_load_lcssa_lcssa, i16 %retval_0_1_0_0_0_load_lcssa_lcssa, i16 %retval_0_0_0_0_0_load_lcssa_lcssa

]]></Node>
<StgValue><ssdm name="or_ln166_6"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="256">
<![CDATA[
VITIS_LOOP_156_9:30 %ret_ln166 = ret i256 %or_ln166_6

]]></Node>
<StgValue><ssdm name="ret_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
