{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 09:47:41 2023 " "Info: Processing started: Sun Dec 17 09:47:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Gcpu EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"Gcpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "Warning: No exact pin location assignment(s) for 25 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { output[7] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 728 1512 1688 744 "output\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { output[6] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 728 1512 1688 744 "output\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { output[5] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 728 1512 1688 744 "output\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { output[4] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 728 1512 1688 744 "output\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { output[3] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 728 1512 1688 744 "output\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { output[2] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 728 1512 1688 744 "output\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { output[1] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 728 1512 1688 744 "output\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { output[0] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 728 1512 1688 744 "output\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[7\] " "Info: Pin ram_out\[7\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { ram_out[7] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 352 1216 1392 368 "ram_out\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[6\] " "Info: Pin ram_out\[6\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { ram_out[6] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 352 1216 1392 368 "ram_out\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[5\] " "Info: Pin ram_out\[5\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { ram_out[5] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 352 1216 1392 368 "ram_out\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[4\] " "Info: Pin ram_out\[4\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { ram_out[4] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 352 1216 1392 368 "ram_out\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[3\] " "Info: Pin ram_out\[3\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { ram_out[3] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 352 1216 1392 368 "ram_out\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[2\] " "Info: Pin ram_out\[2\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { ram_out[2] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 352 1216 1392 368 "ram_out\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[1\] " "Info: Pin ram_out\[1\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { ram_out[1] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 352 1216 1392 368 "ram_out\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[0\] " "Info: Pin ram_out\[0\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { ram_out[0] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 352 1216 1392 368 "ram_out\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[7\] " "Info: Pin input\[7\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { input[7] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 704 120 288 720 "input\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[6\] " "Info: Pin input\[6\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { input[6] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 704 120 288 720 "input\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[5\] " "Info: Pin input\[5\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { input[5] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 704 120 288 720 "input\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[4\] " "Info: Pin input\[4\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { input[4] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 704 120 288 720 "input\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[3\] " "Info: Pin input\[3\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { input[3] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 704 120 288 720 "input\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[2\] " "Info: Pin input\[2\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { input[2] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 704 120 288 720 "input\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[1\] " "Info: Pin input\[1\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { input[1] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 704 120 288 720 "input\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[0\] " "Info: Pin input\[0\] not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { input[0] } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 704 120 288 720 "input\[7..0\]" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { CLK } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/install/quartus2/quartus/bin/pin_planner.ppl" { CLK } } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 8 16 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 8 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ir:inst10\|x\[3\] register reg_group:inst1\|R1\[7\] -9.375 ns " "Info: Slack time is -9.375 ns between source register \"ir:inst10\|x\[3\]\" and destination register \"reg_group:inst1\|R1\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 136 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 136; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst1\|R1\[7\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'reg_group:inst1\|R1\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl reg_group:inst1|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 136 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 136; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst1\|R1\[7\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'reg_group:inst1\|R1\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl reg_group:inst1|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 136 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 136; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns ir:inst10\|x\[3\] 3 REG Unassigned 16 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 16; REG Node = 'ir:inst10\|x\[3\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl ir:inst10|x[3] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 136 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 136; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns ir:inst10\|x\[3\] 3 REG Unassigned 16 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 16; REG Node = 'ir:inst10\|x\[3\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl ir:inst10|x[3] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.111 ns - Longest register register " "Info: - Longest register to register delay is 10.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst10\|x\[3\] 1 REG Unassigned 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 16; REG Node = 'ir:inst10\|x\[3\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst10|x[3] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.370 ns) 1.188 ns reg_group:inst1\|Mux7~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.818 ns) + CELL(0.370 ns) = 1.188 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg_group:inst1\|Mux7~0'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { ir:inst10|x[3] reg_group:inst1|Mux7~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 2.306 ns reg_group:inst1\|Mux7~1 3 COMB Unassigned 3 " "Info: 3: + IC(0.748 ns) + CELL(0.370 ns) = 2.306 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'reg_group:inst1\|Mux7~1'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { reg_group:inst1|Mux7~0 reg_group:inst1|Mux7~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 3.424 ns au:inst5\|Add1~2 4 COMB Unassigned 2 " "Info: 4: + IC(0.912 ns) + CELL(0.206 ns) = 3.424 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst5\|Add1~2'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { reg_group:inst1|Mux7~1 au:inst5|Add1~2 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 4.623 ns au:inst5\|Add1~4 5 COMB Unassigned 2 " "Info: 5: + IC(0.578 ns) + CELL(0.621 ns) = 4.623 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst5\|Add1~4'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { au:inst5|Add1~2 au:inst5|Add1~4 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.709 ns au:inst5\|Add1~6 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.709 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst5\|Add1~6'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~4 au:inst5|Add1~6 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.795 ns au:inst5\|Add1~8 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.795 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst5\|Add1~8'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~6 au:inst5|Add1~8 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.881 ns au:inst5\|Add1~10 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.881 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst5\|Add1~10'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~8 au:inst5|Add1~10 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.967 ns au:inst5\|Add1~12 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.967 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst5\|Add1~12'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~10 au:inst5|Add1~12 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.053 ns au:inst5\|Add1~14 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.053 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst5\|Add1~14'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~12 au:inst5|Add1~14 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.139 ns au:inst5\|Add1~16 11 COMB Unassigned 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.139 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'au:inst5\|Add1~16'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~14 au:inst5|Add1~16 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.645 ns au:inst5\|Add1~17 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 5.645 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst5\|Add1~17'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst5|Add1~16 au:inst5|Add1~17 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 6.763 ns inst12\[7\]~27 13 COMB Unassigned 3 " "Info: 13: + IC(0.494 ns) + CELL(0.624 ns) = 6.763 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst12\[7\]~27'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { au:inst5|Add1~17 inst12[7]~27 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 696 328 376 728 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.624 ns) 8.615 ns mux2_1:inst7\|y\[7\]~8 14 COMB Unassigned 4 " "Info: 14: + IC(1.228 ns) + CELL(0.624 ns) = 8.615 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'mux2_1:inst7\|y\[7\]~8'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { inst12[7]~27 mux2_1:inst7|y[7]~8 } "NODE_NAME" } } { "mux2_1.v" "" { Text "C:/Users/a/Desktop/Gcpu/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.108 ns) 10.111 ns reg_group:inst1\|R1\[7\] 15 REG Unassigned 1 " "Info: 15: + IC(1.388 ns) + CELL(0.108 ns) = 10.111 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'reg_group:inst1\|R1\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { mux2_1:inst7|y[7]~8 reg_group:inst1|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.945 ns ( 39.02 % ) " "Info: Total cell delay = 3.945 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.166 ns ( 60.98 % ) " "Info: Total interconnect delay = 6.166 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "10.111 ns" { ir:inst10|x[3] reg_group:inst1|Mux7~0 reg_group:inst1|Mux7~1 au:inst5|Add1~2 au:inst5|Add1~4 au:inst5|Add1~6 au:inst5|Add1~8 au:inst5|Add1~10 au:inst5|Add1~12 au:inst5|Add1~14 au:inst5|Add1~16 au:inst5|Add1~17 inst12[7]~27 mux2_1:inst7|y[7]~8 reg_group:inst1|R1[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "10.111 ns" { ir:inst10|x[3] reg_group:inst1|Mux7~0 reg_group:inst1|Mux7~1 au:inst5|Add1~2 au:inst5|Add1~4 au:inst5|Add1~6 au:inst5|Add1~8 au:inst5|Add1~10 au:inst5|Add1~12 au:inst5|Add1~14 au:inst5|Add1~16 au:inst5|Add1~17 inst12[7]~27 mux2_1:inst7|y[7]~8 reg_group:inst1|R1[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.111 ns register register " "Info: Estimated most critical path is register to register delay of 10.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst10\|x\[3\] 1 REG LAB_X19_Y7 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y7; Fanout = 16; REG Node = 'ir:inst10\|x\[3\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst10|x[3] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.370 ns) 1.188 ns reg_group:inst1\|Mux7~0 2 COMB LAB_X20_Y7 1 " "Info: 2: + IC(0.818 ns) + CELL(0.370 ns) = 1.188 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'reg_group:inst1\|Mux7~0'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { ir:inst10|x[3] reg_group:inst1|Mux7~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 2.306 ns reg_group:inst1\|Mux7~1 3 COMB LAB_X19_Y7 3 " "Info: 3: + IC(0.748 ns) + CELL(0.370 ns) = 2.306 ns; Loc. = LAB_X19_Y7; Fanout = 3; COMB Node = 'reg_group:inst1\|Mux7~1'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { reg_group:inst1|Mux7~0 reg_group:inst1|Mux7~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 3.424 ns au:inst5\|Add1~2 4 COMB LAB_X20_Y7 2 " "Info: 4: + IC(0.912 ns) + CELL(0.206 ns) = 3.424 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'au:inst5\|Add1~2'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { reg_group:inst1|Mux7~1 au:inst5|Add1~2 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 4.623 ns au:inst5\|Add1~4 5 COMB LAB_X20_Y7 2 " "Info: 5: + IC(0.578 ns) + CELL(0.621 ns) = 4.623 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'au:inst5\|Add1~4'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { au:inst5|Add1~2 au:inst5|Add1~4 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.709 ns au:inst5\|Add1~6 6 COMB LAB_X20_Y7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.709 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'au:inst5\|Add1~6'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~4 au:inst5|Add1~6 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.795 ns au:inst5\|Add1~8 7 COMB LAB_X20_Y7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.795 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'au:inst5\|Add1~8'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~6 au:inst5|Add1~8 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.881 ns au:inst5\|Add1~10 8 COMB LAB_X20_Y7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.881 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'au:inst5\|Add1~10'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~8 au:inst5|Add1~10 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.967 ns au:inst5\|Add1~12 9 COMB LAB_X20_Y7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.967 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'au:inst5\|Add1~12'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~10 au:inst5|Add1~12 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.053 ns au:inst5\|Add1~14 10 COMB LAB_X20_Y7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.053 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'au:inst5\|Add1~14'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~12 au:inst5|Add1~14 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.139 ns au:inst5\|Add1~16 11 COMB LAB_X20_Y7 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.139 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'au:inst5\|Add1~16'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~14 au:inst5|Add1~16 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.645 ns au:inst5\|Add1~17 12 COMB LAB_X20_Y7 2 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 5.645 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'au:inst5\|Add1~17'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst5|Add1~16 au:inst5|Add1~17 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 6.763 ns inst12\[7\]~27 13 COMB LAB_X21_Y7 3 " "Info: 13: + IC(0.494 ns) + CELL(0.624 ns) = 6.763 ns; Loc. = LAB_X21_Y7; Fanout = 3; COMB Node = 'inst12\[7\]~27'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { au:inst5|Add1~17 inst12[7]~27 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 696 328 376 728 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.624 ns) 8.615 ns mux2_1:inst7\|y\[7\]~8 14 COMB LAB_X15_Y7 4 " "Info: 14: + IC(1.228 ns) + CELL(0.624 ns) = 8.615 ns; Loc. = LAB_X15_Y7; Fanout = 4; COMB Node = 'mux2_1:inst7\|y\[7\]~8'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { inst12[7]~27 mux2_1:inst7|y[7]~8 } "NODE_NAME" } } { "mux2_1.v" "" { Text "C:/Users/a/Desktop/Gcpu/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.108 ns) 10.111 ns reg_group:inst1\|R1\[7\] 15 REG LAB_X18_Y7 1 " "Info: 15: + IC(1.388 ns) + CELL(0.108 ns) = 10.111 ns; Loc. = LAB_X18_Y7; Fanout = 1; REG Node = 'reg_group:inst1\|R1\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { mux2_1:inst7|y[7]~8 reg_group:inst1|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.945 ns ( 39.02 % ) " "Info: Total cell delay = 3.945 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.166 ns ( 60.98 % ) " "Info: Total interconnect delay = 6.166 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "10.111 ns" { ir:inst10|x[3] reg_group:inst1|Mux7~0 reg_group:inst1|Mux7~1 au:inst5|Add1~2 au:inst5|Add1~4 au:inst5|Add1~6 au:inst5|Add1~8 au:inst5|Add1~10 au:inst5|Add1~12 au:inst5|Add1~14 au:inst5|Add1~16 au:inst5|Add1~17 inst12[7]~27 mux2_1:inst7|y[7]~8 reg_group:inst1|R1[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Info: Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[7\] 0 " "Info: Pin \"ram_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[6\] 0 " "Info: Pin \"ram_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[5\] 0 " "Info: Pin \"ram_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[4\] 0 " "Info: Pin \"ram_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[3\] 0 " "Info: Pin \"ram_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[2\] 0 " "Info: Pin \"ram_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[1\] 0 " "Info: Pin \"ram_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[0\] 0 " "Info: Pin \"ram_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 09:47:44 2023 " "Info: Processing ended: Sun Dec 17 09:47:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
