%points: 4
The following figure is a partial implementation of a D flip-flop using two D latches.  Correctly connect the clock input (CLK) within the circuit.  Note that you may need to use one or more logic gates to complete this problem. \\ \\
\begin{center}
  \includegraphics{%base path%DFlipFlopLogicNoClock}
\end{center}

%start answer
%vspace: 8cm
Solution: \\ \\
\begin{center}
  \includegraphics{%base path%DFlipFlopLogic}
\end{center}
%end answer
