/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [3:0] _01_;
  wire celloutsig_0_0z;
  wire [26:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [19:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~celloutsig_0_7z[6];
  assign celloutsig_1_3z = ~((celloutsig_1_0z | in_data[154]) & celloutsig_1_0z);
  assign celloutsig_1_13z = ~((celloutsig_1_4z | celloutsig_1_9z[2]) & celloutsig_1_12z[2]);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[176]);
  assign celloutsig_0_24z = celloutsig_0_0z | ~(celloutsig_0_20z);
  assign celloutsig_0_17z = celloutsig_0_15z | celloutsig_0_0z;
  assign celloutsig_1_17z = celloutsig_1_3z ^ in_data[105];
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_10z[26], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_7z = { in_data[85:84], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z } & { celloutsig_0_4z[5:4], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[31:22], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_3z[4:0], celloutsig_0_3z, in_data[0] };
  assign celloutsig_1_0z = in_data[133:123] == in_data[150:140];
  assign celloutsig_0_20z = celloutsig_0_4z[9:0] == { in_data[94:89], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[45:40], celloutsig_0_1z } > { celloutsig_0_7z[13:12], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_36z = _01_[3:1] <= celloutsig_0_4z[12:10];
  assign celloutsig_0_5z = in_data[65:29] <= in_data[81:45];
  assign celloutsig_0_1z = in_data[47:42] <= { in_data[14:11], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_4z[9:8], celloutsig_0_0z } <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[39:7], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } <= { in_data[63:36], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_8z = ! celloutsig_1_7z[3:0];
  assign celloutsig_1_4z = { in_data[183:175], celloutsig_1_2z } < in_data[145:134];
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[102:98] };
  assign celloutsig_1_15z = { celloutsig_1_7z[3:0], celloutsig_1_8z } % { 1'h1, celloutsig_1_14z[1:0], celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_1_6z = in_data[132:128] != { in_data[185:184], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = - { celloutsig_1_10z[3:1], celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_7z[3:1], celloutsig_1_4z, celloutsig_1_0z } | { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_10z = in_data[53:27] | { celloutsig_0_7z[15:3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_3z } | in_data[35:24];
  assign celloutsig_0_0z = in_data[49] & in_data[23];
  assign celloutsig_0_16z = celloutsig_0_15z & celloutsig_0_12z[2];
  assign celloutsig_1_16z = ~^ { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_4z[5:4], celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[43:39], celloutsig_0_0z } >> { in_data[31:29], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } >> { _00_[1:0], celloutsig_1_2z };
  assign celloutsig_1_18z = { _00_[2:1], celloutsig_1_14z, celloutsig_1_17z } >> { celloutsig_1_7z[5:2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_2z = in_data[101:99] <<< { in_data[178], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_37z = celloutsig_0_3z[2:0] - { celloutsig_0_30z[4:3], celloutsig_0_17z };
  assign celloutsig_0_8z = { celloutsig_0_7z[17:9], celloutsig_0_1z, celloutsig_0_1z } - { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_8z[6], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_1z } - { celloutsig_0_4z[4:3], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_7z = { in_data[104:103], _00_ } ^ { celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_19z = ~((celloutsig_1_16z & _00_[1]) | (_00_[3] & celloutsig_1_15z[0]));
  assign { out_data[134:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
