TimeQuest Timing Analyzer report for PARTEKEKO
Tue Nov 26 16:09:30 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Slow 1200mV 0C Model Metastability Report
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Fast 1200mV 0C Model Metastability Report
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Progagation Delay
 77. Minimum Progagation Delay
 78. Board Trace Model Assignments
 79. Input Transition Times
 80. Signal Integrity Metrics (Slow 1200mv 0c Model)
 81. Signal Integrity Metrics (Slow 1200mv 85c Model)
 82. Signal Integrity Metrics (Fast 1200mv 0c Model)
 83. Setup Transfers
 84. Hold Transfers
 85. Recovery Transfers
 86. Removal Transfers
 87. Report TCCS
 88. Report RSKM
 89. Unconstrained Paths
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; PARTEKEKO                                                         ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period     ; Frequency ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clock                                             ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clock }                                             ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20000.000  ; 0.05 MHz  ; 0.000 ; 10000.000  ; 50.00      ; 1000      ; 1           ;       ;        ;           ;            ; false    ; clock  ; inst3|altpll_component|auto_generated|pll1|inclk[0] ; { inst3|altpll_component|auto_generated|pll1|clk[0] } ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 666666.666 ; 0.0 MHz   ; 0.000 ; 333333.333 ; 50.00      ; 100000    ; 3           ;       ;        ;           ;            ; false    ; clock  ; inst6|altpll_component|auto_generated|pll1|inclk[0] ; { inst6|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 271.22 MHz ; 271.22 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 281.77 MHz ; 281.77 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -2.971 ; -11.875       ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.443 ; -39.048       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.548 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.638 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.204 ; -34.404       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.345 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clock                                             ; 9.835      ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9999.752   ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 333333.081 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.971     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.963      ;
; -2.970     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.962      ;
; -2.967     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.959      ;
; -2.967     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.959      ;
; -2.916     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.908      ;
; -2.915     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.907      ;
; -2.912     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.904      ;
; -2.912     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.904      ;
; -2.834     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.864     ; 1.827      ;
; -2.804     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.864     ; 1.797      ;
; -2.802     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.864     ; 1.795      ;
; -2.800     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.864     ; 1.793      ;
; -2.789     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.781      ;
; -2.788     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.780      ;
; -2.785     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.777      ;
; -2.785     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.777      ;
; -2.754     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.746      ;
; -2.724     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.716      ;
; -2.722     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.714      ;
; -2.720     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.712      ;
; -2.683     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.675      ;
; -2.682     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.674      ;
; -2.679     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.671      ;
; -2.679     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.671      ;
; -2.678     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.670      ;
; -2.677     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.669      ;
; -2.674     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.666      ;
; -2.674     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.666      ;
; -2.601     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.593      ;
; -2.600     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.592      ;
; -2.597     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.589      ;
; -2.597     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.589      ;
; -2.556     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.864     ; 1.549      ;
; -2.555     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.864     ; 1.548      ;
; -2.552     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.864     ; 1.545      ;
; -2.552     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.864     ; 1.545      ;
; -2.516     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.508      ;
; -2.515     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.507      ;
; -2.512     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.504      ;
; -2.512     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.504      ;
; -2.331     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.323      ;
; -2.330     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.322      ;
; -2.327     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.319      ;
; -2.327     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.319      ;
; -2.021     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.013      ;
; -2.020     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.012      ;
; -2.017     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.009      ;
; -2.017     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.009      ;
; 666663.117 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 3.481      ;
; 666663.157 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 3.441      ;
; 666663.186 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 3.412      ;
; 666663.804 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 2.794      ;
; 666663.993 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 2.605      ;
; 666664.719 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 1.879      ;
; 666664.821 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 1.777      ;
; 666664.891 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 1.707      ;
; 666664.984 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 1.614      ;
; 666665.012 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 1.586      ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.443    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.341      ;
; -2.443    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.341      ;
; -2.443    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.341      ;
; -2.443    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.341      ;
; -2.443    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.341      ;
; -2.443    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.341      ;
; -2.443    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.341      ;
; -2.443    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.341      ;
; -2.443    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.341      ;
; -2.443    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.341      ;
; -2.443    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.341      ;
; -2.435    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.332      ;
; -2.435    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.332      ;
; -2.435    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.332      ;
; -2.435    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.332      ;
; -2.435    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.332      ;
; -2.327    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.225      ;
; -2.327    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.225      ;
; -2.327    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.225      ;
; -2.327    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.225      ;
; -2.327    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.225      ;
; -2.327    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.225      ;
; -2.327    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.225      ;
; -2.327    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.225      ;
; -2.327    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.225      ;
; -2.327    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.225      ;
; -2.327    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.225      ;
; -2.322    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.219      ;
; -2.322    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.219      ;
; -2.322    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.219      ;
; -2.322    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.219      ;
; -2.322    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.219      ;
; -2.140    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.038      ;
; -2.140    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.038      ;
; -2.140    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.038      ;
; -2.140    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.038      ;
; -2.140    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.038      ;
; -2.140    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.038      ;
; -2.140    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.038      ;
; -2.140    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.038      ;
; -2.140    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.038      ;
; -2.140    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.038      ;
; -2.140    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.038      ;
; -2.132    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.029      ;
; -2.132    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.029      ;
; -2.132    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.029      ;
; -2.132    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.029      ;
; -2.132    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 2.029      ;
; -2.017    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.915      ;
; -2.017    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.915      ;
; -2.017    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.915      ;
; -2.017    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.915      ;
; -2.017    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.915      ;
; -2.017    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.915      ;
; -2.017    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.915      ;
; -2.017    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.915      ;
; -2.017    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.915      ;
; -2.017    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.915      ;
; -2.017    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.915      ;
; -2.009    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.906      ;
; -2.009    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.906      ;
; -2.009    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.906      ;
; -2.009    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.906      ;
; -2.009    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.906      ;
; 19996.313 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.620      ;
; 19996.354 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.579      ;
; 19996.364 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.569      ;
; 19996.392 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.541      ;
; 19996.435 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.061     ; 3.499      ;
; 19996.501 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.432      ;
; 19996.514 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.419      ;
; 19996.553 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.061     ; 3.381      ;
; 19996.633 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.061     ; 3.301      ;
; 19996.694 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.239      ;
; 19996.721 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.212      ;
; 19996.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.143      ;
; 19996.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.143      ;
; 19996.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.143      ;
; 19996.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.143      ;
; 19996.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.143      ;
; 19996.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.143      ;
; 19996.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.143      ;
; 19996.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.143      ;
; 19996.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.143      ;
; 19996.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.143      ;
; 19996.795 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.137      ;
; 19996.795 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.137      ;
; 19996.795 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.137      ;
; 19996.795 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.137      ;
; 19996.795 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.137      ;
; 19996.820 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.113      ;
; 19996.843 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.090      ;
; 19996.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.088      ;
; 19996.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.088      ;
; 19996.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.088      ;
; 19996.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.088      ;
; 19996.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.088      ;
; 19996.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.088      ;
; 19996.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.088      ;
; 19996.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.088      ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.548 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.552 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.569 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.716 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.897      ;
; 0.716 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.897      ;
; 0.716 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.897      ;
; 0.716 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.897      ;
; 0.716 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.897      ;
; 0.721 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.903      ;
; 0.721 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.903      ;
; 0.721 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.903      ;
; 0.721 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.903      ;
; 0.721 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.903      ;
; 0.721 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.903      ;
; 0.721 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.903      ;
; 0.721 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.903      ;
; 0.721 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.903      ;
; 0.721 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.903      ;
; 0.721 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.903      ;
; 0.819 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.000      ;
; 0.819 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.000      ;
; 0.819 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.000      ;
; 0.819 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.000      ;
; 0.819 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.000      ;
; 0.823 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.042      ;
; 0.824 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.006      ;
; 0.824 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.006      ;
; 0.824 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.006      ;
; 0.824 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.006      ;
; 0.824 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.006      ;
; 0.824 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.006      ;
; 0.824 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.006      ;
; 0.824 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.006      ;
; 0.824 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.006      ;
; 0.824 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.006      ;
; 0.824 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.006      ;
; 0.839 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.923 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.104      ;
; 0.923 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.104      ;
; 0.923 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.104      ;
; 0.923 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.104      ;
; 0.923 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.104      ;
; 0.930 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.112      ;
; 0.930 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.112      ;
; 0.930 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.112      ;
; 0.930 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.112      ;
; 0.930 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.112      ;
; 0.930 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.112      ;
; 0.930 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.112      ;
; 0.930 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.112      ;
; 0.930 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.112      ;
; 0.930 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.112      ;
; 0.930 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.112      ;
; 0.933 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.152      ;
; 0.967 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.185      ;
; 0.969 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.187      ;
; 0.997 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.178      ;
; 0.997 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.178      ;
; 0.997 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.178      ;
; 0.997 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.178      ;
; 0.997 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.178      ;
; 1.002 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.184      ;
; 1.002 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.184      ;
; 1.002 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.184      ;
; 1.002 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.184      ;
; 1.002 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.184      ;
; 1.002 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.184      ;
; 1.002 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.184      ;
; 1.002 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.184      ;
; 1.002 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.184      ;
; 1.002 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.184      ;
; 1.002 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.184      ;
; 1.066 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.285      ;
; 1.079 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.297      ;
; 1.120 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.338      ;
; 1.250 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.468      ;
; 1.255 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.473      ;
; 1.269 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.488      ;
; 1.287 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.506      ;
; 1.292 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.511      ;
; 1.314 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.533      ;
; 1.328 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.546      ;
; 1.337 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.555      ;
; 1.341 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.559      ;
; 1.344 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.562      ;
; 1.351 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.569      ;
; 1.381 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.600      ;
; 1.426 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.646      ;
; 1.444 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.664      ;
; 1.472 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.690      ;
; 1.474 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.692      ;
; 1.493 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.712      ;
; 1.507 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.727      ;
; 1.511 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.730      ;
; 1.525 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.744      ;
; 1.525 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.745      ;
; 1.527 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.745      ;
; 1.534 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.753      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.638 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 0.914      ;
; 0.639 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 0.915      ;
; 0.639 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 0.915      ;
; 0.642 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 0.918      ;
; 0.930 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.206      ;
; 0.931 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.207      ;
; 0.931 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.207      ;
; 0.934 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.210      ;
; 1.045 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.321      ;
; 1.046 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.322      ;
; 1.046 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.322      ;
; 1.049 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.325      ;
; 1.086 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.306      ;
; 1.119 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.396      ;
; 1.120 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.397      ;
; 1.120 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.397      ;
; 1.123 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.400      ;
; 1.147 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.423      ;
; 1.148 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.424      ;
; 1.148 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.424      ;
; 1.151 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.427      ;
; 1.191 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.411      ;
; 1.204 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.480      ;
; 1.204 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.480      ;
; 1.205 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.481      ;
; 1.205 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.481      ;
; 1.205 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.481      ;
; 1.205 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.481      ;
; 1.208 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.484      ;
; 1.208 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.484      ;
; 1.256 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.532      ;
; 1.257 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.533      ;
; 1.258 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.534      ;
; 1.259 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.535      ;
; 1.302 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.578      ;
; 1.303 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.579      ;
; 1.303 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.579      ;
; 1.306 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.582      ;
; 1.323 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.543      ;
; 1.324 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.544      ;
; 1.371 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.647      ;
; 1.372 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.648      ;
; 1.372 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.648      ;
; 1.372 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.648      ;
; 1.373 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.649      ;
; 1.373 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.649      ;
; 1.375 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.651      ;
; 1.376 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.652      ;
; 1.390 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.610      ;
; 1.409 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.686      ;
; 1.410 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.687      ;
; 1.411 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.688      ;
; 1.412 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.689      ;
; 2.084 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.304      ;
; 2.279 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.499      ;
; 2.909 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.129      ;
; 2.920 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.140      ;
; 2.973 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.193      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.204 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.102      ;
; -2.204 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.102      ;
; -2.204 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.102      ;
; -2.204 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.102      ;
; -2.204 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.102      ;
; -2.204 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.102      ;
; -2.204 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.102      ;
; -2.204 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.102      ;
; -2.204 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.102      ;
; -2.204 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.102      ;
; -2.204 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.102      ;
; -2.032 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.929      ;
; -2.032 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.929      ;
; -2.032 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.929      ;
; -2.032 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.929      ;
; -2.032 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.929      ;
; -1.938 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.836      ;
; -1.938 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.836      ;
; -1.938 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.836      ;
; -1.938 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.836      ;
; -1.938 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.836      ;
; -1.938 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.836      ;
; -1.938 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.836      ;
; -1.938 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.836      ;
; -1.938 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.836      ;
; -1.938 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.836      ;
; -1.938 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.836      ;
; -1.771 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.668      ;
; -1.771 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.668      ;
; -1.771 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.668      ;
; -1.771 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.668      ;
; -1.771 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.040      ; 1.668      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.345 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.526      ;
; 0.345 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.526      ;
; 0.345 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.526      ;
; 0.345 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.526      ;
; 0.345 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.526      ;
; 0.510 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.692      ;
; 0.510 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.692      ;
; 0.510 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.692      ;
; 0.510 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.692      ;
; 0.510 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.692      ;
; 0.510 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.692      ;
; 0.510 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.692      ;
; 0.510 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.692      ;
; 0.510 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.692      ;
; 0.510 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.692      ;
; 0.510 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.692      ;
; 0.566 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.747      ;
; 0.566 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.747      ;
; 0.566 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.747      ;
; 0.566 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.747      ;
; 0.566 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.747      ;
; 0.726 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.908      ;
; 0.726 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.908      ;
; 0.726 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.908      ;
; 0.726 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.908      ;
; 0.726 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.908      ;
; 0.726 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.908      ;
; 0.726 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.908      ;
; 0.726 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.908      ;
; 0.726 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.908      ;
; 0.726 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.908      ;
; 0.726 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.908      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                               ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                               ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                               ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.846  ; 10000.030    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.846  ; 10000.030    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.846  ; 10000.030    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.846  ; 10000.030    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.846  ; 10000.030    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 9999.992  ; 9999.992     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.992  ; 9999.992     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.992  ; 9999.992     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.992  ; 9999.992     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.992  ; 9999.992     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 333333.081 ; 333333.297   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.081 ; 333333.297   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.081 ; 333333.297   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.081 ; 333333.297   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.185 ; 333333.369   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.185 ; 333333.369   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.185 ; 333333.369   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.185 ; 333333.369   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.315 ; 333333.315   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.315 ; 333333.315   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 333333.319 ; 333333.319   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.319 ; 333333.319   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.319 ; 333333.319   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.319 ; 333333.319   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.345 ; 333333.345   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.345 ; 333333.345   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.345 ; 333333.345   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.345 ; 333333.345   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.350 ; 333333.350   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.350 ; 333333.350   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 3.383 ; 3.521 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; 3.809 ; 3.861 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -2.186 ; -2.284 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; -2.127 ; -2.190 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 8.236 ; 8.361 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 6.601 ; 6.797 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 2.693 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 7.797 ; 8.077 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 5.106 ; 5.210 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 2.654 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 6.675 ; 6.795 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 6.036 ; 6.225 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 2.245 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 7.053 ; 7.295 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 4.511 ; 4.465 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 2.205 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.488 ;    ;    ; 4.547 ;
; sensor     ; Z           ; 7.595 ;    ;    ; 7.802 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.359 ;    ;    ; 4.422 ;
; sensor     ; Z           ; 7.393 ;    ;    ; 7.599 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 302.39 MHz ; 302.39 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 312.6 MHz  ; 312.6 MHz       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -2.654 ; -10.600       ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.219 ; -35.479       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.493 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.543 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.019 ; -31.449       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.320 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clock                                             ; 9.817      ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9999.747   ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 333333.077 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.654     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.755      ;
; -2.652     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.753      ;
; -2.652     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.753      ;
; -2.642     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.743      ;
; -2.607     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.708      ;
; -2.605     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.706      ;
; -2.605     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.706      ;
; -2.595     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.696      ;
; -2.530     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.755     ; 1.632      ;
; -2.530     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.755     ; 1.632      ;
; -2.528     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.755     ; 1.630      ;
; -2.526     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.755     ; 1.628      ;
; -2.489     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.590      ;
; -2.487     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.588      ;
; -2.487     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.588      ;
; -2.477     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.578      ;
; -2.450     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.551      ;
; -2.429     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.530      ;
; -2.428     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.529      ;
; -2.425     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.526      ;
; -2.398     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.499      ;
; -2.396     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.497      ;
; -2.396     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.497      ;
; -2.393     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.494      ;
; -2.391     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.492      ;
; -2.391     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.492      ;
; -2.386     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.487      ;
; -2.381     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.482      ;
; -2.322     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.423      ;
; -2.320     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.421      ;
; -2.320     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.421      ;
; -2.310     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.411      ;
; -2.280     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.755     ; 1.382      ;
; -2.278     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.755     ; 1.380      ;
; -2.278     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.755     ; 1.380      ;
; -2.268     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.755     ; 1.370      ;
; -2.245     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.346      ;
; -2.243     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.344      ;
; -2.243     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.344      ;
; -2.233     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.334      ;
; -2.082     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.183      ;
; -2.080     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.181      ;
; -2.080     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.181      ;
; -2.070     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.171      ;
; -1.806     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 0.907      ;
; -1.804     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 0.905      ;
; -1.804     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 0.905      ;
; -1.794     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 0.895      ;
; 666663.467 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.056     ; 3.138      ;
; 666663.495 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.056     ; 3.110      ;
; 666663.521 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.056     ; 3.084      ;
; 666664.093 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.056     ; 2.512      ;
; 666664.288 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.056     ; 2.317      ;
; 666664.939 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.056     ; 1.666      ;
; 666665.028 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.056     ; 1.577      ;
; 666665.090 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.056     ; 1.515      ;
; 666665.171 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.056     ; 1.434      ;
; 666665.172 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.056     ; 1.433      ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.219    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.103      ;
; -2.219    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.103      ;
; -2.219    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.103      ;
; -2.219    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.103      ;
; -2.219    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.103      ;
; -2.219    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.103      ;
; -2.219    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.103      ;
; -2.219    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.103      ;
; -2.219    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.103      ;
; -2.219    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.103      ;
; -2.219    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.103      ;
; -2.214    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.098      ;
; -2.214    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.098      ;
; -2.214    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.098      ;
; -2.214    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.098      ;
; -2.214    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.098      ;
; -2.132    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.016      ;
; -2.132    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.016      ;
; -2.132    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.016      ;
; -2.132    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.016      ;
; -2.132    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.016      ;
; -2.132    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.016      ;
; -2.132    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.016      ;
; -2.132    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.016      ;
; -2.132    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.016      ;
; -2.132    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.016      ;
; -2.132    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.016      ;
; -2.130    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.014      ;
; -2.130    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.014      ;
; -2.130    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.014      ;
; -2.130    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.014      ;
; -2.130    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 2.014      ;
; -1.951    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.835      ;
; -1.951    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.835      ;
; -1.951    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.835      ;
; -1.951    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.835      ;
; -1.951    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.835      ;
; -1.951    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.835      ;
; -1.951    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.835      ;
; -1.951    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.835      ;
; -1.951    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.835      ;
; -1.951    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.835      ;
; -1.951    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.835      ;
; -1.946    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.830      ;
; -1.946    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.830      ;
; -1.946    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.830      ;
; -1.946    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.830      ;
; -1.946    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.830      ;
; -1.836    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.720      ;
; -1.836    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.720      ;
; -1.836    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.720      ;
; -1.836    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.720      ;
; -1.836    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.720      ;
; -1.836    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.720      ;
; -1.836    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.720      ;
; -1.836    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.720      ;
; -1.836    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.720      ;
; -1.836    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.720      ;
; -1.836    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.720      ;
; -1.831    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.715      ;
; -1.831    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.715      ;
; -1.831    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.715      ;
; -1.831    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.715      ;
; -1.831    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.715      ;
; 19996.693 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.247      ;
; 19996.725 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.215      ;
; 19996.737 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.203      ;
; 19996.758 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.182      ;
; 19996.804 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 3.137      ;
; 19996.859 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.081      ;
; 19996.869 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.071      ;
; 19996.907 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 3.034      ;
; 19996.973 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.968      ;
; 19997.018 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.922      ;
; 19997.048 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.892      ;
; 19997.112 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.828      ;
; 19997.112 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.828      ;
; 19997.112 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.828      ;
; 19997.112 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.828      ;
; 19997.112 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.828      ;
; 19997.112 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.828      ;
; 19997.112 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.828      ;
; 19997.112 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.828      ;
; 19997.112 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.828      ;
; 19997.112 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.828      ;
; 19997.114 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.826      ;
; 19997.114 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.826      ;
; 19997.114 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.826      ;
; 19997.114 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.826      ;
; 19997.114 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.826      ;
; 19997.127 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.813      ;
; 19997.149 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.791      ;
; 19997.153 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.787      ;
; 19997.159 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.781      ;
; 19997.159 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.781      ;
; 19997.159 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.781      ;
; 19997.159 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.781      ;
; 19997.159 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.781      ;
; 19997.159 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.781      ;
; 19997.159 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.781      ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.493 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.691      ;
; 0.495 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.498 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.512 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.673 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.732      ;
; 0.673 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.732      ;
; 0.673 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.732      ;
; 0.673 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.732      ;
; 0.673 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.732      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.734      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.734      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.734      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.734      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.734      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.734      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.734      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.734      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.734      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.734      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.734      ;
; 0.740 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.938      ;
; 0.747 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.767 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.826      ;
; 0.767 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.826      ;
; 0.767 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.826      ;
; 0.767 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.826      ;
; 0.767 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.826      ;
; 0.768 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.828      ;
; 0.768 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.828      ;
; 0.768 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.828      ;
; 0.768 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.828      ;
; 0.768 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.828      ;
; 0.768 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.828      ;
; 0.768 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.828      ;
; 0.768 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.828      ;
; 0.768 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.828      ;
; 0.768 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.828      ;
; 0.768 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.828      ;
; 0.829 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.027      ;
; 0.834 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.893      ;
; 0.834 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.893      ;
; 0.834 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.893      ;
; 0.834 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.893      ;
; 0.834 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.893      ;
; 0.838 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.898      ;
; 0.838 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.898      ;
; 0.838 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.898      ;
; 0.838 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.898      ;
; 0.838 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.898      ;
; 0.838 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.898      ;
; 0.838 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.898      ;
; 0.838 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.898      ;
; 0.838 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.898      ;
; 0.838 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.898      ;
; 0.838 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.898      ;
; 0.866 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.064      ;
; 0.873 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.071      ;
; 0.923 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.982      ;
; 0.923 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.982      ;
; 0.923 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.982      ;
; 0.923 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.982      ;
; 0.923 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.982      ;
; 0.924 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.984      ;
; 0.924 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.984      ;
; 0.924 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.984      ;
; 0.924 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.984      ;
; 0.924 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.984      ;
; 0.924 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.984      ;
; 0.924 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.984      ;
; 0.924 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.984      ;
; 0.924 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.984      ;
; 0.924 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.984      ;
; 0.924 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.984      ;
; 0.941 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.139      ;
; 0.962 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.160      ;
; 1.003 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.201      ;
; 1.113 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.311      ;
; 1.114 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.312      ;
; 1.118 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.316      ;
; 1.131 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.329      ;
; 1.172 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.370      ;
; 1.183 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.382      ;
; 1.183 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.381      ;
; 1.183 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.381      ;
; 1.184 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.383      ;
; 1.192 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.390      ;
; 1.195 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.393      ;
; 1.213 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.411      ;
; 1.293 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.492      ;
; 1.298 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.496      ;
; 1.306 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.504      ;
; 1.310 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.508      ;
; 1.310 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.509      ;
; 1.323 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.521      ;
; 1.346 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.544      ;
; 1.355 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.554      ;
; 1.364 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.562      ;
; 1.372 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.571      ;
; 1.375 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.573      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.543 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 0.820      ;
; 0.544 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 0.821      ;
; 0.544 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 0.821      ;
; 0.553 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 0.830      ;
; 0.810 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.087      ;
; 0.811 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.088      ;
; 0.811 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.088      ;
; 0.820 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.097      ;
; 0.917 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.194      ;
; 0.918 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.195      ;
; 0.918 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.195      ;
; 0.927 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.204      ;
; 0.977 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.177      ;
; 0.997 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.274      ;
; 0.998 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.275      ;
; 0.998 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.275      ;
; 1.002 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.279      ;
; 1.003 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.280      ;
; 1.003 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.280      ;
; 1.007 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.284      ;
; 1.012 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.289      ;
; 1.060 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.337      ;
; 1.060 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.337      ;
; 1.061 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.338      ;
; 1.061 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.338      ;
; 1.061 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.338      ;
; 1.061 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.338      ;
; 1.070 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.270      ;
; 1.070 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.347      ;
; 1.070 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.347      ;
; 1.116 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.393      ;
; 1.119 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.396      ;
; 1.120 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.397      ;
; 1.125 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.402      ;
; 1.151 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.428      ;
; 1.152 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.429      ;
; 1.152 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.429      ;
; 1.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.438      ;
; 1.208 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.485      ;
; 1.208 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.485      ;
; 1.209 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.409      ;
; 1.209 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.486      ;
; 1.209 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.486      ;
; 1.209 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.486      ;
; 1.209 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.486      ;
; 1.210 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.410      ;
; 1.218 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.495      ;
; 1.218 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.495      ;
; 1.258 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.535      ;
; 1.261 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.538      ;
; 1.262 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.539      ;
; 1.266 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.466      ;
; 1.274 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.027     ; 1.551      ;
; 1.908 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.108      ;
; 2.093 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.293      ;
; 2.664 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.864      ;
; 2.670 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.870      ;
; 2.682 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.882      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.019 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.903      ;
; -2.019 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.903      ;
; -2.019 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.903      ;
; -2.019 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.903      ;
; -2.019 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.903      ;
; -2.019 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.903      ;
; -2.019 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.903      ;
; -2.019 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.903      ;
; -2.019 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.903      ;
; -2.019 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.903      ;
; -2.019 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.903      ;
; -1.848 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.732      ;
; -1.848 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.732      ;
; -1.848 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.732      ;
; -1.848 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.732      ;
; -1.848 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.732      ;
; -1.759 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.643      ;
; -1.759 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.643      ;
; -1.759 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.643      ;
; -1.759 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.643      ;
; -1.759 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.643      ;
; -1.759 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.643      ;
; -1.759 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.643      ;
; -1.759 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.643      ;
; -1.759 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.643      ;
; -1.759 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.643      ;
; -1.759 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.643      ;
; -1.614 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.498      ;
; -1.614 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.498      ;
; -1.614 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.498      ;
; -1.614 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.498      ;
; -1.614 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.027      ; 1.498      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.320 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.379      ;
; 0.320 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.379      ;
; 0.320 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.379      ;
; 0.320 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.379      ;
; 0.320 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.379      ;
; 0.483 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.543      ;
; 0.483 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.543      ;
; 0.483 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.543      ;
; 0.483 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.543      ;
; 0.483 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.543      ;
; 0.483 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.543      ;
; 0.483 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.543      ;
; 0.483 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.543      ;
; 0.483 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.543      ;
; 0.483 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.543      ;
; 0.483 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.543      ;
; 0.513 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.572      ;
; 0.513 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.572      ;
; 0.513 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.572      ;
; 0.513 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.572      ;
; 0.513 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.572      ;
; 0.651 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.711      ;
; 0.651 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.711      ;
; 0.651 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.711      ;
; 0.651 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.711      ;
; 0.651 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.711      ;
; 0.651 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.711      ;
; 0.651 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.711      ;
; 0.651 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.711      ;
; 0.651 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.711      ;
; 0.651 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.711      ;
; 0.651 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.711      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                               ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                               ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                               ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.983  ; 9999.983     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.983  ; 9999.983     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.017 ; 10000.017    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.017 ; 10000.017    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 333333.077 ; 333333.293   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.077 ; 333333.293   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.077 ; 333333.293   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.077 ; 333333.293   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.188 ; 333333.372   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.188 ; 333333.372   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.188 ; 333333.372   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.188 ; 333333.372   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.314 ; 333333.314   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.314 ; 333333.314   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 333333.317 ; 333333.317   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.317 ; 333333.317   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.317 ; 333333.317   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.317 ; 333333.317   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.348 ; 333333.348   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.348 ; 333333.348   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.348 ; 333333.348   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.348 ; 333333.348   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.351 ; 333333.351   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.351 ; 333333.351   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 3.014 ; 3.183 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; 3.356 ; 3.495 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -1.963 ; -2.057 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; -1.846 ; -1.970 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 7.497 ; 7.423 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 6.000 ; 6.037 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 2.435 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 7.100 ; 7.163 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 4.655 ; 4.682 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 2.398 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 6.047 ; 6.018 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 5.483 ; 5.519 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 2.025 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 6.426 ; 6.465 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 4.092 ; 4.027 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 1.990 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.016 ;    ;    ; 4.113 ;
; sensor     ; Z           ; 6.826 ;    ;    ; 6.957 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 3.890 ;    ;    ; 3.987 ;
; sensor     ; Z           ; 6.630 ;    ;    ; 6.763 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -1.770 ; -7.065        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.406 ; -22.476       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.232 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.281 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.271 ; -19.881       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.054 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clock                                             ; 9.587      ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9999.784   ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 333333.116 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.770     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.084      ;
; -1.766     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.080      ;
; -1.765     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.079      ;
; -1.764     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.078      ;
; -1.740     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.054      ;
; -1.736     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.050      ;
; -1.735     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.049      ;
; -1.734     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.048      ;
; -1.720     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.034      ;
; -1.698     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.012      ;
; -1.696     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.010      ;
; -1.695     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.009      ;
; -1.675     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.989      ;
; -1.671     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.985      ;
; -1.670     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.984      ;
; -1.669     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.983      ;
; -1.665     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.979      ;
; -1.643     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.957      ;
; -1.641     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.955      ;
; -1.640     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.954      ;
; -1.606     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.920      ;
; -1.602     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.916      ;
; -1.602     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.916      ;
; -1.601     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.915      ;
; -1.600     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.914      ;
; -1.598     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.912      ;
; -1.597     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.911      ;
; -1.596     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.910      ;
; -1.569     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.883      ;
; -1.565     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.879      ;
; -1.564     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.878      ;
; -1.563     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.877      ;
; -1.542     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.856      ;
; -1.538     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.852      ;
; -1.537     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.851      ;
; -1.536     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.850      ;
; -1.522     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.836      ;
; -1.518     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.832      ;
; -1.517     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.831      ;
; -1.516     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.830      ;
; -1.416     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.730      ;
; -1.412     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.726      ;
; -1.411     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.725      ;
; -1.410     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.724      ;
; -1.245     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.559      ;
; -1.241     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.555      ;
; -1.240     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.554      ;
; -1.239     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.553      ;
; 666664.551 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 2.065      ;
; 666664.587 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 2.029      ;
; 666664.684 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 1.932      ;
; 666664.982 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 1.634      ;
; 666665.102 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 1.514      ;
; 666665.566 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 1.050      ;
; 666665.625 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 0.991      ;
; 666665.663 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 0.953      ;
; 666665.722 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 0.894      ;
; 666665.758 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 0.858      ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.406    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.292      ;
; -1.406    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.292      ;
; -1.406    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.292      ;
; -1.406    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.292      ;
; -1.406    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.292      ;
; -1.406    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.292      ;
; -1.406    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.292      ;
; -1.406    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.292      ;
; -1.406    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.292      ;
; -1.406    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.292      ;
; -1.406    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.292      ;
; -1.402    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.288      ;
; -1.402    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.288      ;
; -1.402    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.288      ;
; -1.402    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.288      ;
; -1.402    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.288      ;
; -1.319    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.205      ;
; -1.319    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.205      ;
; -1.319    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.205      ;
; -1.319    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.205      ;
; -1.319    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.205      ;
; -1.319    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.205      ;
; -1.319    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.205      ;
; -1.319    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.205      ;
; -1.319    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.205      ;
; -1.319    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.205      ;
; -1.319    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.205      ;
; -1.316    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.202      ;
; -1.316    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.202      ;
; -1.316    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.202      ;
; -1.316    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.202      ;
; -1.316    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.202      ;
; -1.238    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.124      ;
; -1.238    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.124      ;
; -1.238    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.124      ;
; -1.238    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.124      ;
; -1.238    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.124      ;
; -1.238    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.124      ;
; -1.238    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.124      ;
; -1.238    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.124      ;
; -1.238    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.124      ;
; -1.238    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.124      ;
; -1.238    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.124      ;
; -1.234    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.120      ;
; -1.234    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.120      ;
; -1.234    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.120      ;
; -1.234    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.120      ;
; -1.234    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.120      ;
; -1.173    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.059      ;
; -1.173    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.059      ;
; -1.173    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.059      ;
; -1.173    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.059      ;
; -1.173    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.059      ;
; -1.173    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.059      ;
; -1.173    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.059      ;
; -1.173    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.059      ;
; -1.173    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.059      ;
; -1.173    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.059      ;
; -1.173    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.059      ;
; -1.169    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.055      ;
; -1.169    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.055      ;
; -1.169    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.055      ;
; -1.169    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.055      ;
; -1.169    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.055      ;
; 19997.883 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.067      ;
; 19997.902 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.048      ;
; 19997.911 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.039      ;
; 19997.928 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.022      ;
; 19997.955 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.995      ;
; 19997.988 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.962      ;
; 19998.001 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.949      ;
; 19998.026 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.924      ;
; 19998.070 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.880      ;
; 19998.100 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.850      ;
; 19998.122 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.828      ;
; 19998.181 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.769      ;
; 19998.187 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.763      ;
; 19998.222 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.728      ;
; 19998.222 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.728      ;
; 19998.222 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.728      ;
; 19998.222 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.728      ;
; 19998.222 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.728      ;
; 19998.222 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.728      ;
; 19998.222 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.728      ;
; 19998.222 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.728      ;
; 19998.222 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.728      ;
; 19998.222 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.728      ;
; 19998.225 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.725      ;
; 19998.225 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.725      ;
; 19998.225 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.725      ;
; 19998.225 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.725      ;
; 19998.225 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.725      ;
; 19998.252 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.698      ;
; 19998.252 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.698      ;
; 19998.252 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.698      ;
; 19998.252 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.698      ;
; 19998.252 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.698      ;
; 19998.252 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.698      ;
; 19998.252 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.698      ;
; 19998.252 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.698      ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.232 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.011      ;
; 0.232 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.011      ;
; 0.232 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.011      ;
; 0.232 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.011      ;
; 0.232 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.011      ;
; 0.234 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.234 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.234 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.234 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.234 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.234 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.234 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.234 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.234 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.234 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.234 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.289 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.068      ;
; 0.289 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.068      ;
; 0.289 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.068      ;
; 0.289 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.068      ;
; 0.289 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.068      ;
; 0.291 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.070      ;
; 0.291 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.070      ;
; 0.291 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.070      ;
; 0.291 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.070      ;
; 0.291 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.070      ;
; 0.291 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.070      ;
; 0.291 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.070      ;
; 0.291 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.070      ;
; 0.291 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.070      ;
; 0.291 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.070      ;
; 0.291 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.070      ;
; 0.292 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.294 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.303 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.378 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.157      ;
; 0.378 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.157      ;
; 0.378 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.157      ;
; 0.378 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.157      ;
; 0.378 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.157      ;
; 0.382 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.161      ;
; 0.382 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.161      ;
; 0.382 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.161      ;
; 0.382 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.161      ;
; 0.382 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.161      ;
; 0.382 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.161      ;
; 0.382 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.161      ;
; 0.382 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.161      ;
; 0.382 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.161      ;
; 0.382 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.161      ;
; 0.382 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.161      ;
; 0.389 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.168      ;
; 0.389 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.168      ;
; 0.389 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.168      ;
; 0.389 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.168      ;
; 0.389 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.168      ;
; 0.391 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.170      ;
; 0.391 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.170      ;
; 0.391 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.170      ;
; 0.391 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.170      ;
; 0.391 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.170      ;
; 0.391 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.170      ;
; 0.391 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.170      ;
; 0.391 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.170      ;
; 0.391 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.170      ;
; 0.391 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.170      ;
; 0.391 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.170      ;
; 0.441 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.452 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.504 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.515 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.581 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.582 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.601 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.722      ;
; 0.662 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.783      ;
; 0.666 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.787      ;
; 0.670 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.685 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.806      ;
; 0.702 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.823      ;
; 0.713 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.834      ;
; 0.715 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.716 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.719 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.840      ;
; 0.722 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.733 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.854      ;
; 0.750 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.871      ;
; 0.764 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.885      ;
; 0.768 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.889      ;
; 0.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.911      ;
; 0.792 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.913      ;
; 0.794 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.915      ;
; 0.798 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.919      ;
; 0.799 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.920      ;
; 0.810 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.931      ;
; 0.813 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.934      ;
; 0.816 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.937      ;
; 0.821 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.942      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.281 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.488      ;
; 0.285 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.492      ;
; 0.285 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.492      ;
; 0.285 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.492      ;
; 0.433 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.640      ;
; 0.437 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.644      ;
; 0.437 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.644      ;
; 0.437 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.644      ;
; 0.496 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.703      ;
; 0.500 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.707      ;
; 0.500 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.707      ;
; 0.500 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.707      ;
; 0.528 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.735      ;
; 0.532 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.739      ;
; 0.532 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.739      ;
; 0.532 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.739      ;
; 0.554 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.761      ;
; 0.558 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.765      ;
; 0.558 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.765      ;
; 0.558 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.765      ;
; 0.586 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.793      ;
; 0.586 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.793      ;
; 0.590 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.797      ;
; 0.590 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.797      ;
; 0.590 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.797      ;
; 0.590 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.797      ;
; 0.590 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.797      ;
; 0.590 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.797      ;
; 0.611 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.818      ;
; 0.614 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.821      ;
; 0.616 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.823      ;
; 0.617 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.824      ;
; 0.631 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.838      ;
; 0.635 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.842      ;
; 0.635 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.842      ;
; 0.635 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.842      ;
; 0.652 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.773      ;
; 0.678 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.885      ;
; 0.679 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.886      ;
; 0.679 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.886      ;
; 0.682 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.889      ;
; 0.682 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.889      ;
; 0.682 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.889      ;
; 0.682 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.889      ;
; 0.683 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.890      ;
; 0.683 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.890      ;
; 0.683 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.890      ;
; 0.684 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.891      ;
; 0.685 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.892      ;
; 0.698 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.819      ;
; 0.699 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.820      ;
; 0.738 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.859      ;
; 1.120 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.241      ;
; 1.236 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.357      ;
; 1.595 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.716      ;
; 1.601 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.722      ;
; 1.666 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.787      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.271 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.157      ;
; -1.271 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.157      ;
; -1.271 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.157      ;
; -1.271 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.157      ;
; -1.271 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.157      ;
; -1.271 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.157      ;
; -1.271 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.157      ;
; -1.271 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.157      ;
; -1.271 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.157      ;
; -1.271 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.157      ;
; -1.271 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.157      ;
; -1.180 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.066      ;
; -1.180 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.066      ;
; -1.180 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.066      ;
; -1.180 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.066      ;
; -1.180 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.066      ;
; -1.149 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.035      ;
; -1.149 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.035      ;
; -1.149 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.035      ;
; -1.149 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.035      ;
; -1.149 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.035      ;
; -1.149 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.035      ;
; -1.149 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.035      ;
; -1.149 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.035      ;
; -1.149 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.035      ;
; -1.149 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.035      ;
; -1.149 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.035      ;
; -1.050 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.936      ;
; -1.050 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.936      ;
; -1.050 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.936      ;
; -1.050 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.936      ;
; -1.050 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.936      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.054 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.833      ;
; 0.054 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.833      ;
; 0.054 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.833      ;
; 0.054 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.833      ;
; 0.054 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.833      ;
; 0.142 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.921      ;
; 0.142 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.921      ;
; 0.142 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.921      ;
; 0.142 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.921      ;
; 0.142 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.921      ;
; 0.142 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.921      ;
; 0.142 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.921      ;
; 0.142 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.921      ;
; 0.142 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.921      ;
; 0.142 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.921      ;
; 0.142 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.921      ;
; 0.191 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.970      ;
; 0.191 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.970      ;
; 0.191 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.970      ;
; 0.191 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.970      ;
; 0.191 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.970      ;
; 0.287 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.066      ;
; 0.287 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.066      ;
; 0.287 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.066      ;
; 0.287 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.066      ;
; 0.287 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.066      ;
; 0.287 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.066      ;
; 0.287 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.066      ;
; 0.287 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.066      ;
; 0.287 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.066      ;
; 0.287 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.066      ;
; 0.287 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.066      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                               ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                               ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                               ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.996  ; 9999.996     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 333333.116 ; 333333.332   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.116 ; 333333.332   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.116 ; 333333.332   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.116 ; 333333.332   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.149 ; 333333.333   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.149 ; 333333.333   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.149 ; 333333.333   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.149 ; 333333.333   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.328 ; 333333.328   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.328 ; 333333.328   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 333333.328 ; 333333.328   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.328 ; 333333.328   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.328 ; 333333.328   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.328 ; 333333.328   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.337 ; 333333.337   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.337 ; 333333.337   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 333333.337 ; 333333.337   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.337 ; 333333.337   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.337 ; 333333.337   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.337 ; 333333.337   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 1.951 ; 2.238 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; 2.295 ; 2.445 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -1.259 ; -1.524 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; -1.278 ; -1.507 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 4.867 ; 5.169 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 3.953 ; 4.206 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 1.580 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 4.684 ; 5.015 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 2.918 ; 3.093 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 1.608 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 3.996 ; 4.205 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 3.619 ; 3.862 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 1.307 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 4.240 ; 4.545 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 2.582 ; 2.638 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 1.335 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 2.725 ;    ;    ; 2.988 ;
; sensor     ; Z           ; 4.618 ;    ;    ; 5.062 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 2.644 ;    ;    ; 2.912 ;
; sensor     ; Z           ; 4.501 ;    ;    ; 4.943 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -2.971  ; 0.232 ; -2.204   ; 0.054   ; 9.587               ;
;  clock                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.443  ; 0.232 ; -2.204   ; 0.054   ; 9999.747            ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -2.971  ; 0.281 ; N/A      ; N/A     ; 333333.077          ;
; Design-wide TNS                                    ; -50.923 ; 0.0   ; -34.404  ; 0.0     ; 0.0                 ;
;  clock                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -39.048 ; 0.000 ; -34.404  ; 0.000   ; 0.000               ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -11.875 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 3.383 ; 3.521 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; 3.809 ; 3.861 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -1.259 ; -1.524 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; -1.278 ; -1.507 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 8.236 ; 8.361 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 6.601 ; 6.797 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 2.693 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 7.797 ; 8.077 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 5.106 ; 5.210 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 2.654 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 3.996 ; 4.205 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 3.619 ; 3.862 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 1.307 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 4.240 ; 4.545 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 2.582 ; 2.638 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 1.335 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.488 ;    ;    ; 4.547 ;
; sensor     ; Z           ; 7.595 ;    ;    ; 7.802 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 2.644 ;    ;    ; 2.912 ;
; sensor     ; Z           ; 4.501 ;    ;    ; 4.943 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ledchek0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledchek1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Z             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDSENSOR     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk1_5K       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sensor                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inicio                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledchek0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ledchek1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LEDSENSOR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk1_5K       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledchek0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ledchek1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LEDSENSOR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk1_5K       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledchek0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ledchek1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDSENSOR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk1_5K       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 328      ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 48       ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 328      ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 48       ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 26    ; 26   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 26 16:09:24 2024
Info: Command: quartus_sta PARTEKEKO -c PARTEKEKO
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PARTEKEKO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock clock
    Info (332110): create_generated_clock -source {inst6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 100000 -multiply_by 3 -duty_cycle 50.00 -name {inst6|altpll_component|auto_generated|pll1|clk[0]} {inst6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[0]} {inst3|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.971
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.971       -11.875 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.443       -39.048 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.548
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.548         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.638         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.204
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.204       -34.404 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.345
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.345         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.835         0.000 clock 
    Info (332119):  9999.752         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 333333.081         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.654
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.654       -10.600 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.219       -35.479 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.493
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.493         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.543         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.019
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.019       -31.449 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.320
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.320         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.817         0.000 clock 
    Info (332119):  9999.747         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 333333.077         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.770
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.770        -7.065 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.406       -22.476 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.232
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.232         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.281         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.271
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.271       -19.881 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.054
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.054         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.587         0.000 clock 
    Info (332119):  9999.784         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 333333.116         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4626 megabytes
    Info: Processing ended: Tue Nov 26 16:09:30 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


