# Reading D:/SDKs/modelsim_ase/tcl/vsim/pref.tcl
# do Clock_devider_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/SDKs/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/clock-divider {D:/Projects/ROBOTICS-COMP/PERSONAL/clock-divider/Clock_devider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:29 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/clock-divider" D:/Projects/ROBOTICS-COMP/PERSONAL/clock-divider/Clock_devider.v 
# -- Compiling module Clock_devider
# 
# Top level modules:
# 	Clock_devider
# End time: 08:04:29 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/clock-divider {D:/Projects/ROBOTICS-COMP/PERSONAL/clock-divider/Clock_devider_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:29 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/clock-divider" D:/Projects/ROBOTICS-COMP/PERSONAL/clock-divider/Clock_devider_tb.v 
# -- Compiling module Clock_devider_tb
# 
# Top level modules:
# 	Clock_devider_tb
# End time: 08:04:29 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Clock_devider_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Clock_devider_tb 
# Start time: 08:04:29 on Sep 30,2022
# Loading work.Clock_devider_tb
# Loading work.Clock_devider
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 08:16:01 on Sep 30,2022, Elapsed time: 0:11:32
# Errors: 0, Warnings: 0
