module testbench_fulladder;
reg a,b,c;
wire sum,cout;
full_adder  f1(a,b,c,sum,cout);
initial begin
a=1'b0;
b=1'b0;
c=1'b0;
#20;
a=1'b0;
b=1'b0;
c=1'b1;
#20;
a=1'b0;
b=1'b1;
c=1'b0;
#20;
a=1'b0;
b=1'b1;
c=1'b1;
#20;
a=1'b1;
b=1'b0;
c=1'b0;
#20;
a=1'b1;
b=1'b0;
c=1'b1;
#20;
a=1'b1;
b=1'b1;
c=1'b0;
#20;
a=1'b1;
b=1'b1;
c=1'b1;
#20;
$finish;
end
endmodule