<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="rustdoc">
    <meta name="description" content="Source to the Rust file `/home/travis/.cargo/registry/src/github.com-1ecc6299db9ec823/x86-0.7.0/src/msr.rs`.">
    <meta name="keywords" content="rust, rustlang, rust-lang">

    <title>msr.rs.html -- source</title>

    <link rel="stylesheet" type="text/css" href="../../rustdoc.css">
    <link rel="stylesheet" type="text/css" href="../../main.css">
    

    
    
</head>
<body class="rustdoc">
    <!--[if lte IE 8]>
    <div class="warning">
        This old browser is unsupported and will most likely display funky
        things.
    </div>
    <![endif]-->

    

    <nav class="sidebar">
        
        
    </nav>

    <nav class="sub">
        <form class="search-form js-only">
            <div class="search-container">
                <input class="search-input" name="search"
                       autocomplete="off"
                       placeholder="Click or press ‘S’ to search, ‘?’ for more options…"
                       type="search">
            </div>
        </form>
    </nav>

    <section id='main' class="content source"><pre class="line-numbers"><span id="1">   1</span>
<span id="2">   2</span>
<span id="3">   3</span>
<span id="4">   4</span>
<span id="5">   5</span>
<span id="6">   6</span>
<span id="7">   7</span>
<span id="8">   8</span>
<span id="9">   9</span>
<span id="10">  10</span>
<span id="11">  11</span>
<span id="12">  12</span>
<span id="13">  13</span>
<span id="14">  14</span>
<span id="15">  15</span>
<span id="16">  16</span>
<span id="17">  17</span>
<span id="18">  18</span>
<span id="19">  19</span>
<span id="20">  20</span>
<span id="21">  21</span>
<span id="22">  22</span>
<span id="23">  23</span>
<span id="24">  24</span>
<span id="25">  25</span>
<span id="26">  26</span>
<span id="27">  27</span>
<span id="28">  28</span>
<span id="29">  29</span>
<span id="30">  30</span>
<span id="31">  31</span>
<span id="32">  32</span>
<span id="33">  33</span>
<span id="34">  34</span>
<span id="35">  35</span>
<span id="36">  36</span>
<span id="37">  37</span>
<span id="38">  38</span>
<span id="39">  39</span>
<span id="40">  40</span>
<span id="41">  41</span>
<span id="42">  42</span>
<span id="43">  43</span>
<span id="44">  44</span>
<span id="45">  45</span>
<span id="46">  46</span>
<span id="47">  47</span>
<span id="48">  48</span>
<span id="49">  49</span>
<span id="50">  50</span>
<span id="51">  51</span>
<span id="52">  52</span>
<span id="53">  53</span>
<span id="54">  54</span>
<span id="55">  55</span>
<span id="56">  56</span>
<span id="57">  57</span>
<span id="58">  58</span>
<span id="59">  59</span>
<span id="60">  60</span>
<span id="61">  61</span>
<span id="62">  62</span>
<span id="63">  63</span>
<span id="64">  64</span>
<span id="65">  65</span>
<span id="66">  66</span>
<span id="67">  67</span>
<span id="68">  68</span>
<span id="69">  69</span>
<span id="70">  70</span>
<span id="71">  71</span>
<span id="72">  72</span>
<span id="73">  73</span>
<span id="74">  74</span>
<span id="75">  75</span>
<span id="76">  76</span>
<span id="77">  77</span>
<span id="78">  78</span>
<span id="79">  79</span>
<span id="80">  80</span>
<span id="81">  81</span>
<span id="82">  82</span>
<span id="83">  83</span>
<span id="84">  84</span>
<span id="85">  85</span>
<span id="86">  86</span>
<span id="87">  87</span>
<span id="88">  88</span>
<span id="89">  89</span>
<span id="90">  90</span>
<span id="91">  91</span>
<span id="92">  92</span>
<span id="93">  93</span>
<span id="94">  94</span>
<span id="95">  95</span>
<span id="96">  96</span>
<span id="97">  97</span>
<span id="98">  98</span>
<span id="99">  99</span>
<span id="100"> 100</span>
<span id="101"> 101</span>
<span id="102"> 102</span>
<span id="103"> 103</span>
<span id="104"> 104</span>
<span id="105"> 105</span>
<span id="106"> 106</span>
<span id="107"> 107</span>
<span id="108"> 108</span>
<span id="109"> 109</span>
<span id="110"> 110</span>
<span id="111"> 111</span>
<span id="112"> 112</span>
<span id="113"> 113</span>
<span id="114"> 114</span>
<span id="115"> 115</span>
<span id="116"> 116</span>
<span id="117"> 117</span>
<span id="118"> 118</span>
<span id="119"> 119</span>
<span id="120"> 120</span>
<span id="121"> 121</span>
<span id="122"> 122</span>
<span id="123"> 123</span>
<span id="124"> 124</span>
<span id="125"> 125</span>
<span id="126"> 126</span>
<span id="127"> 127</span>
<span id="128"> 128</span>
<span id="129"> 129</span>
<span id="130"> 130</span>
<span id="131"> 131</span>
<span id="132"> 132</span>
<span id="133"> 133</span>
<span id="134"> 134</span>
<span id="135"> 135</span>
<span id="136"> 136</span>
<span id="137"> 137</span>
<span id="138"> 138</span>
<span id="139"> 139</span>
<span id="140"> 140</span>
<span id="141"> 141</span>
<span id="142"> 142</span>
<span id="143"> 143</span>
<span id="144"> 144</span>
<span id="145"> 145</span>
<span id="146"> 146</span>
<span id="147"> 147</span>
<span id="148"> 148</span>
<span id="149"> 149</span>
<span id="150"> 150</span>
<span id="151"> 151</span>
<span id="152"> 152</span>
<span id="153"> 153</span>
<span id="154"> 154</span>
<span id="155"> 155</span>
<span id="156"> 156</span>
<span id="157"> 157</span>
<span id="158"> 158</span>
<span id="159"> 159</span>
<span id="160"> 160</span>
<span id="161"> 161</span>
<span id="162"> 162</span>
<span id="163"> 163</span>
<span id="164"> 164</span>
<span id="165"> 165</span>
<span id="166"> 166</span>
<span id="167"> 167</span>
<span id="168"> 168</span>
<span id="169"> 169</span>
<span id="170"> 170</span>
<span id="171"> 171</span>
<span id="172"> 172</span>
<span id="173"> 173</span>
<span id="174"> 174</span>
<span id="175"> 175</span>
<span id="176"> 176</span>
<span id="177"> 177</span>
<span id="178"> 178</span>
<span id="179"> 179</span>
<span id="180"> 180</span>
<span id="181"> 181</span>
<span id="182"> 182</span>
<span id="183"> 183</span>
<span id="184"> 184</span>
<span id="185"> 185</span>
<span id="186"> 186</span>
<span id="187"> 187</span>
<span id="188"> 188</span>
<span id="189"> 189</span>
<span id="190"> 190</span>
<span id="191"> 191</span>
<span id="192"> 192</span>
<span id="193"> 193</span>
<span id="194"> 194</span>
<span id="195"> 195</span>
<span id="196"> 196</span>
<span id="197"> 197</span>
<span id="198"> 198</span>
<span id="199"> 199</span>
<span id="200"> 200</span>
<span id="201"> 201</span>
<span id="202"> 202</span>
<span id="203"> 203</span>
<span id="204"> 204</span>
<span id="205"> 205</span>
<span id="206"> 206</span>
<span id="207"> 207</span>
<span id="208"> 208</span>
<span id="209"> 209</span>
<span id="210"> 210</span>
<span id="211"> 211</span>
<span id="212"> 212</span>
<span id="213"> 213</span>
<span id="214"> 214</span>
<span id="215"> 215</span>
<span id="216"> 216</span>
<span id="217"> 217</span>
<span id="218"> 218</span>
<span id="219"> 219</span>
<span id="220"> 220</span>
<span id="221"> 221</span>
<span id="222"> 222</span>
<span id="223"> 223</span>
<span id="224"> 224</span>
<span id="225"> 225</span>
<span id="226"> 226</span>
<span id="227"> 227</span>
<span id="228"> 228</span>
<span id="229"> 229</span>
<span id="230"> 230</span>
<span id="231"> 231</span>
<span id="232"> 232</span>
<span id="233"> 233</span>
<span id="234"> 234</span>
<span id="235"> 235</span>
<span id="236"> 236</span>
<span id="237"> 237</span>
<span id="238"> 238</span>
<span id="239"> 239</span>
<span id="240"> 240</span>
<span id="241"> 241</span>
<span id="242"> 242</span>
<span id="243"> 243</span>
<span id="244"> 244</span>
<span id="245"> 245</span>
<span id="246"> 246</span>
<span id="247"> 247</span>
<span id="248"> 248</span>
<span id="249"> 249</span>
<span id="250"> 250</span>
<span id="251"> 251</span>
<span id="252"> 252</span>
<span id="253"> 253</span>
<span id="254"> 254</span>
<span id="255"> 255</span>
<span id="256"> 256</span>
<span id="257"> 257</span>
<span id="258"> 258</span>
<span id="259"> 259</span>
<span id="260"> 260</span>
<span id="261"> 261</span>
<span id="262"> 262</span>
<span id="263"> 263</span>
<span id="264"> 264</span>
<span id="265"> 265</span>
<span id="266"> 266</span>
<span id="267"> 267</span>
<span id="268"> 268</span>
<span id="269"> 269</span>
<span id="270"> 270</span>
<span id="271"> 271</span>
<span id="272"> 272</span>
<span id="273"> 273</span>
<span id="274"> 274</span>
<span id="275"> 275</span>
<span id="276"> 276</span>
<span id="277"> 277</span>
<span id="278"> 278</span>
<span id="279"> 279</span>
<span id="280"> 280</span>
<span id="281"> 281</span>
<span id="282"> 282</span>
<span id="283"> 283</span>
<span id="284"> 284</span>
<span id="285"> 285</span>
<span id="286"> 286</span>
<span id="287"> 287</span>
<span id="288"> 288</span>
<span id="289"> 289</span>
<span id="290"> 290</span>
<span id="291"> 291</span>
<span id="292"> 292</span>
<span id="293"> 293</span>
<span id="294"> 294</span>
<span id="295"> 295</span>
<span id="296"> 296</span>
<span id="297"> 297</span>
<span id="298"> 298</span>
<span id="299"> 299</span>
<span id="300"> 300</span>
<span id="301"> 301</span>
<span id="302"> 302</span>
<span id="303"> 303</span>
<span id="304"> 304</span>
<span id="305"> 305</span>
<span id="306"> 306</span>
<span id="307"> 307</span>
<span id="308"> 308</span>
<span id="309"> 309</span>
<span id="310"> 310</span>
<span id="311"> 311</span>
<span id="312"> 312</span>
<span id="313"> 313</span>
<span id="314"> 314</span>
<span id="315"> 315</span>
<span id="316"> 316</span>
<span id="317"> 317</span>
<span id="318"> 318</span>
<span id="319"> 319</span>
<span id="320"> 320</span>
<span id="321"> 321</span>
<span id="322"> 322</span>
<span id="323"> 323</span>
<span id="324"> 324</span>
<span id="325"> 325</span>
<span id="326"> 326</span>
<span id="327"> 327</span>
<span id="328"> 328</span>
<span id="329"> 329</span>
<span id="330"> 330</span>
<span id="331"> 331</span>
<span id="332"> 332</span>
<span id="333"> 333</span>
<span id="334"> 334</span>
<span id="335"> 335</span>
<span id="336"> 336</span>
<span id="337"> 337</span>
<span id="338"> 338</span>
<span id="339"> 339</span>
<span id="340"> 340</span>
<span id="341"> 341</span>
<span id="342"> 342</span>
<span id="343"> 343</span>
<span id="344"> 344</span>
<span id="345"> 345</span>
<span id="346"> 346</span>
<span id="347"> 347</span>
<span id="348"> 348</span>
<span id="349"> 349</span>
<span id="350"> 350</span>
<span id="351"> 351</span>
<span id="352"> 352</span>
<span id="353"> 353</span>
<span id="354"> 354</span>
<span id="355"> 355</span>
<span id="356"> 356</span>
<span id="357"> 357</span>
<span id="358"> 358</span>
<span id="359"> 359</span>
<span id="360"> 360</span>
<span id="361"> 361</span>
<span id="362"> 362</span>
<span id="363"> 363</span>
<span id="364"> 364</span>
<span id="365"> 365</span>
<span id="366"> 366</span>
<span id="367"> 367</span>
<span id="368"> 368</span>
<span id="369"> 369</span>
<span id="370"> 370</span>
<span id="371"> 371</span>
<span id="372"> 372</span>
<span id="373"> 373</span>
<span id="374"> 374</span>
<span id="375"> 375</span>
<span id="376"> 376</span>
<span id="377"> 377</span>
<span id="378"> 378</span>
<span id="379"> 379</span>
<span id="380"> 380</span>
<span id="381"> 381</span>
<span id="382"> 382</span>
<span id="383"> 383</span>
<span id="384"> 384</span>
<span id="385"> 385</span>
<span id="386"> 386</span>
<span id="387"> 387</span>
<span id="388"> 388</span>
<span id="389"> 389</span>
<span id="390"> 390</span>
<span id="391"> 391</span>
<span id="392"> 392</span>
<span id="393"> 393</span>
<span id="394"> 394</span>
<span id="395"> 395</span>
<span id="396"> 396</span>
<span id="397"> 397</span>
<span id="398"> 398</span>
<span id="399"> 399</span>
<span id="400"> 400</span>
<span id="401"> 401</span>
<span id="402"> 402</span>
<span id="403"> 403</span>
<span id="404"> 404</span>
<span id="405"> 405</span>
<span id="406"> 406</span>
<span id="407"> 407</span>
<span id="408"> 408</span>
<span id="409"> 409</span>
<span id="410"> 410</span>
<span id="411"> 411</span>
<span id="412"> 412</span>
<span id="413"> 413</span>
<span id="414"> 414</span>
<span id="415"> 415</span>
<span id="416"> 416</span>
<span id="417"> 417</span>
<span id="418"> 418</span>
<span id="419"> 419</span>
<span id="420"> 420</span>
<span id="421"> 421</span>
<span id="422"> 422</span>
<span id="423"> 423</span>
<span id="424"> 424</span>
<span id="425"> 425</span>
<span id="426"> 426</span>
<span id="427"> 427</span>
<span id="428"> 428</span>
<span id="429"> 429</span>
<span id="430"> 430</span>
<span id="431"> 431</span>
<span id="432"> 432</span>
<span id="433"> 433</span>
<span id="434"> 434</span>
<span id="435"> 435</span>
<span id="436"> 436</span>
<span id="437"> 437</span>
<span id="438"> 438</span>
<span id="439"> 439</span>
<span id="440"> 440</span>
<span id="441"> 441</span>
<span id="442"> 442</span>
<span id="443"> 443</span>
<span id="444"> 444</span>
<span id="445"> 445</span>
<span id="446"> 446</span>
<span id="447"> 447</span>
<span id="448"> 448</span>
<span id="449"> 449</span>
<span id="450"> 450</span>
<span id="451"> 451</span>
<span id="452"> 452</span>
<span id="453"> 453</span>
<span id="454"> 454</span>
<span id="455"> 455</span>
<span id="456"> 456</span>
<span id="457"> 457</span>
<span id="458"> 458</span>
<span id="459"> 459</span>
<span id="460"> 460</span>
<span id="461"> 461</span>
<span id="462"> 462</span>
<span id="463"> 463</span>
<span id="464"> 464</span>
<span id="465"> 465</span>
<span id="466"> 466</span>
<span id="467"> 467</span>
<span id="468"> 468</span>
<span id="469"> 469</span>
<span id="470"> 470</span>
<span id="471"> 471</span>
<span id="472"> 472</span>
<span id="473"> 473</span>
<span id="474"> 474</span>
<span id="475"> 475</span>
<span id="476"> 476</span>
<span id="477"> 477</span>
<span id="478"> 478</span>
<span id="479"> 479</span>
<span id="480"> 480</span>
<span id="481"> 481</span>
<span id="482"> 482</span>
<span id="483"> 483</span>
<span id="484"> 484</span>
<span id="485"> 485</span>
<span id="486"> 486</span>
<span id="487"> 487</span>
<span id="488"> 488</span>
<span id="489"> 489</span>
<span id="490"> 490</span>
<span id="491"> 491</span>
<span id="492"> 492</span>
<span id="493"> 493</span>
<span id="494"> 494</span>
<span id="495"> 495</span>
<span id="496"> 496</span>
<span id="497"> 497</span>
<span id="498"> 498</span>
<span id="499"> 499</span>
<span id="500"> 500</span>
<span id="501"> 501</span>
<span id="502"> 502</span>
<span id="503"> 503</span>
<span id="504"> 504</span>
<span id="505"> 505</span>
<span id="506"> 506</span>
<span id="507"> 507</span>
<span id="508"> 508</span>
<span id="509"> 509</span>
<span id="510"> 510</span>
<span id="511"> 511</span>
<span id="512"> 512</span>
<span id="513"> 513</span>
<span id="514"> 514</span>
<span id="515"> 515</span>
<span id="516"> 516</span>
<span id="517"> 517</span>
<span id="518"> 518</span>
<span id="519"> 519</span>
<span id="520"> 520</span>
<span id="521"> 521</span>
<span id="522"> 522</span>
<span id="523"> 523</span>
<span id="524"> 524</span>
<span id="525"> 525</span>
<span id="526"> 526</span>
<span id="527"> 527</span>
<span id="528"> 528</span>
<span id="529"> 529</span>
<span id="530"> 530</span>
<span id="531"> 531</span>
<span id="532"> 532</span>
<span id="533"> 533</span>
<span id="534"> 534</span>
<span id="535"> 535</span>
<span id="536"> 536</span>
<span id="537"> 537</span>
<span id="538"> 538</span>
<span id="539"> 539</span>
<span id="540"> 540</span>
<span id="541"> 541</span>
<span id="542"> 542</span>
<span id="543"> 543</span>
<span id="544"> 544</span>
<span id="545"> 545</span>
<span id="546"> 546</span>
<span id="547"> 547</span>
<span id="548"> 548</span>
<span id="549"> 549</span>
<span id="550"> 550</span>
<span id="551"> 551</span>
<span id="552"> 552</span>
<span id="553"> 553</span>
<span id="554"> 554</span>
<span id="555"> 555</span>
<span id="556"> 556</span>
<span id="557"> 557</span>
<span id="558"> 558</span>
<span id="559"> 559</span>
<span id="560"> 560</span>
<span id="561"> 561</span>
<span id="562"> 562</span>
<span id="563"> 563</span>
<span id="564"> 564</span>
<span id="565"> 565</span>
<span id="566"> 566</span>
<span id="567"> 567</span>
<span id="568"> 568</span>
<span id="569"> 569</span>
<span id="570"> 570</span>
<span id="571"> 571</span>
<span id="572"> 572</span>
<span id="573"> 573</span>
<span id="574"> 574</span>
<span id="575"> 575</span>
<span id="576"> 576</span>
<span id="577"> 577</span>
<span id="578"> 578</span>
<span id="579"> 579</span>
<span id="580"> 580</span>
<span id="581"> 581</span>
<span id="582"> 582</span>
<span id="583"> 583</span>
<span id="584"> 584</span>
<span id="585"> 585</span>
<span id="586"> 586</span>
<span id="587"> 587</span>
<span id="588"> 588</span>
<span id="589"> 589</span>
<span id="590"> 590</span>
<span id="591"> 591</span>
<span id="592"> 592</span>
<span id="593"> 593</span>
<span id="594"> 594</span>
<span id="595"> 595</span>
<span id="596"> 596</span>
<span id="597"> 597</span>
<span id="598"> 598</span>
<span id="599"> 599</span>
<span id="600"> 600</span>
<span id="601"> 601</span>
<span id="602"> 602</span>
<span id="603"> 603</span>
<span id="604"> 604</span>
<span id="605"> 605</span>
<span id="606"> 606</span>
<span id="607"> 607</span>
<span id="608"> 608</span>
<span id="609"> 609</span>
<span id="610"> 610</span>
<span id="611"> 611</span>
<span id="612"> 612</span>
<span id="613"> 613</span>
<span id="614"> 614</span>
<span id="615"> 615</span>
<span id="616"> 616</span>
<span id="617"> 617</span>
<span id="618"> 618</span>
<span id="619"> 619</span>
<span id="620"> 620</span>
<span id="621"> 621</span>
<span id="622"> 622</span>
<span id="623"> 623</span>
<span id="624"> 624</span>
<span id="625"> 625</span>
<span id="626"> 626</span>
<span id="627"> 627</span>
<span id="628"> 628</span>
<span id="629"> 629</span>
<span id="630"> 630</span>
<span id="631"> 631</span>
<span id="632"> 632</span>
<span id="633"> 633</span>
<span id="634"> 634</span>
<span id="635"> 635</span>
<span id="636"> 636</span>
<span id="637"> 637</span>
<span id="638"> 638</span>
<span id="639"> 639</span>
<span id="640"> 640</span>
<span id="641"> 641</span>
<span id="642"> 642</span>
<span id="643"> 643</span>
<span id="644"> 644</span>
<span id="645"> 645</span>
<span id="646"> 646</span>
<span id="647"> 647</span>
<span id="648"> 648</span>
<span id="649"> 649</span>
<span id="650"> 650</span>
<span id="651"> 651</span>
<span id="652"> 652</span>
<span id="653"> 653</span>
<span id="654"> 654</span>
<span id="655"> 655</span>
<span id="656"> 656</span>
<span id="657"> 657</span>
<span id="658"> 658</span>
<span id="659"> 659</span>
<span id="660"> 660</span>
<span id="661"> 661</span>
<span id="662"> 662</span>
<span id="663"> 663</span>
<span id="664"> 664</span>
<span id="665"> 665</span>
<span id="666"> 666</span>
<span id="667"> 667</span>
<span id="668"> 668</span>
<span id="669"> 669</span>
<span id="670"> 670</span>
<span id="671"> 671</span>
<span id="672"> 672</span>
<span id="673"> 673</span>
<span id="674"> 674</span>
<span id="675"> 675</span>
<span id="676"> 676</span>
<span id="677"> 677</span>
<span id="678"> 678</span>
<span id="679"> 679</span>
<span id="680"> 680</span>
<span id="681"> 681</span>
<span id="682"> 682</span>
<span id="683"> 683</span>
<span id="684"> 684</span>
<span id="685"> 685</span>
<span id="686"> 686</span>
<span id="687"> 687</span>
<span id="688"> 688</span>
<span id="689"> 689</span>
<span id="690"> 690</span>
<span id="691"> 691</span>
<span id="692"> 692</span>
<span id="693"> 693</span>
<span id="694"> 694</span>
<span id="695"> 695</span>
<span id="696"> 696</span>
<span id="697"> 697</span>
<span id="698"> 698</span>
<span id="699"> 699</span>
<span id="700"> 700</span>
<span id="701"> 701</span>
<span id="702"> 702</span>
<span id="703"> 703</span>
<span id="704"> 704</span>
<span id="705"> 705</span>
<span id="706"> 706</span>
<span id="707"> 707</span>
<span id="708"> 708</span>
<span id="709"> 709</span>
<span id="710"> 710</span>
<span id="711"> 711</span>
<span id="712"> 712</span>
<span id="713"> 713</span>
<span id="714"> 714</span>
<span id="715"> 715</span>
<span id="716"> 716</span>
<span id="717"> 717</span>
<span id="718"> 718</span>
<span id="719"> 719</span>
<span id="720"> 720</span>
<span id="721"> 721</span>
<span id="722"> 722</span>
<span id="723"> 723</span>
<span id="724"> 724</span>
<span id="725"> 725</span>
<span id="726"> 726</span>
<span id="727"> 727</span>
<span id="728"> 728</span>
<span id="729"> 729</span>
<span id="730"> 730</span>
<span id="731"> 731</span>
<span id="732"> 732</span>
<span id="733"> 733</span>
<span id="734"> 734</span>
<span id="735"> 735</span>
<span id="736"> 736</span>
<span id="737"> 737</span>
<span id="738"> 738</span>
<span id="739"> 739</span>
<span id="740"> 740</span>
<span id="741"> 741</span>
<span id="742"> 742</span>
<span id="743"> 743</span>
<span id="744"> 744</span>
<span id="745"> 745</span>
<span id="746"> 746</span>
<span id="747"> 747</span>
<span id="748"> 748</span>
<span id="749"> 749</span>
<span id="750"> 750</span>
<span id="751"> 751</span>
<span id="752"> 752</span>
<span id="753"> 753</span>
<span id="754"> 754</span>
<span id="755"> 755</span>
<span id="756"> 756</span>
<span id="757"> 757</span>
<span id="758"> 758</span>
<span id="759"> 759</span>
<span id="760"> 760</span>
<span id="761"> 761</span>
<span id="762"> 762</span>
<span id="763"> 763</span>
<span id="764"> 764</span>
<span id="765"> 765</span>
<span id="766"> 766</span>
<span id="767"> 767</span>
<span id="768"> 768</span>
<span id="769"> 769</span>
<span id="770"> 770</span>
<span id="771"> 771</span>
<span id="772"> 772</span>
<span id="773"> 773</span>
<span id="774"> 774</span>
<span id="775"> 775</span>
<span id="776"> 776</span>
<span id="777"> 777</span>
<span id="778"> 778</span>
<span id="779"> 779</span>
<span id="780"> 780</span>
<span id="781"> 781</span>
<span id="782"> 782</span>
<span id="783"> 783</span>
<span id="784"> 784</span>
<span id="785"> 785</span>
<span id="786"> 786</span>
<span id="787"> 787</span>
<span id="788"> 788</span>
<span id="789"> 789</span>
<span id="790"> 790</span>
<span id="791"> 791</span>
<span id="792"> 792</span>
<span id="793"> 793</span>
<span id="794"> 794</span>
<span id="795"> 795</span>
<span id="796"> 796</span>
<span id="797"> 797</span>
<span id="798"> 798</span>
<span id="799"> 799</span>
<span id="800"> 800</span>
<span id="801"> 801</span>
<span id="802"> 802</span>
<span id="803"> 803</span>
<span id="804"> 804</span>
<span id="805"> 805</span>
<span id="806"> 806</span>
<span id="807"> 807</span>
<span id="808"> 808</span>
<span id="809"> 809</span>
<span id="810"> 810</span>
<span id="811"> 811</span>
<span id="812"> 812</span>
<span id="813"> 813</span>
<span id="814"> 814</span>
<span id="815"> 815</span>
<span id="816"> 816</span>
<span id="817"> 817</span>
<span id="818"> 818</span>
<span id="819"> 819</span>
<span id="820"> 820</span>
<span id="821"> 821</span>
<span id="822"> 822</span>
<span id="823"> 823</span>
<span id="824"> 824</span>
<span id="825"> 825</span>
<span id="826"> 826</span>
<span id="827"> 827</span>
<span id="828"> 828</span>
<span id="829"> 829</span>
<span id="830"> 830</span>
<span id="831"> 831</span>
<span id="832"> 832</span>
<span id="833"> 833</span>
<span id="834"> 834</span>
<span id="835"> 835</span>
<span id="836"> 836</span>
<span id="837"> 837</span>
<span id="838"> 838</span>
<span id="839"> 839</span>
<span id="840"> 840</span>
<span id="841"> 841</span>
<span id="842"> 842</span>
<span id="843"> 843</span>
<span id="844"> 844</span>
<span id="845"> 845</span>
<span id="846"> 846</span>
<span id="847"> 847</span>
<span id="848"> 848</span>
<span id="849"> 849</span>
<span id="850"> 850</span>
<span id="851"> 851</span>
<span id="852"> 852</span>
<span id="853"> 853</span>
<span id="854"> 854</span>
<span id="855"> 855</span>
<span id="856"> 856</span>
<span id="857"> 857</span>
<span id="858"> 858</span>
<span id="859"> 859</span>
<span id="860"> 860</span>
<span id="861"> 861</span>
<span id="862"> 862</span>
<span id="863"> 863</span>
<span id="864"> 864</span>
<span id="865"> 865</span>
<span id="866"> 866</span>
<span id="867"> 867</span>
<span id="868"> 868</span>
<span id="869"> 869</span>
<span id="870"> 870</span>
<span id="871"> 871</span>
<span id="872"> 872</span>
<span id="873"> 873</span>
<span id="874"> 874</span>
<span id="875"> 875</span>
<span id="876"> 876</span>
<span id="877"> 877</span>
<span id="878"> 878</span>
<span id="879"> 879</span>
<span id="880"> 880</span>
<span id="881"> 881</span>
<span id="882"> 882</span>
<span id="883"> 883</span>
<span id="884"> 884</span>
<span id="885"> 885</span>
<span id="886"> 886</span>
<span id="887"> 887</span>
<span id="888"> 888</span>
<span id="889"> 889</span>
<span id="890"> 890</span>
<span id="891"> 891</span>
<span id="892"> 892</span>
<span id="893"> 893</span>
<span id="894"> 894</span>
<span id="895"> 895</span>
<span id="896"> 896</span>
<span id="897"> 897</span>
<span id="898"> 898</span>
<span id="899"> 899</span>
<span id="900"> 900</span>
<span id="901"> 901</span>
<span id="902"> 902</span>
<span id="903"> 903</span>
<span id="904"> 904</span>
<span id="905"> 905</span>
<span id="906"> 906</span>
<span id="907"> 907</span>
<span id="908"> 908</span>
<span id="909"> 909</span>
<span id="910"> 910</span>
<span id="911"> 911</span>
<span id="912"> 912</span>
<span id="913"> 913</span>
<span id="914"> 914</span>
<span id="915"> 915</span>
<span id="916"> 916</span>
<span id="917"> 917</span>
<span id="918"> 918</span>
<span id="919"> 919</span>
<span id="920"> 920</span>
<span id="921"> 921</span>
<span id="922"> 922</span>
<span id="923"> 923</span>
<span id="924"> 924</span>
<span id="925"> 925</span>
<span id="926"> 926</span>
<span id="927"> 927</span>
<span id="928"> 928</span>
<span id="929"> 929</span>
<span id="930"> 930</span>
<span id="931"> 931</span>
<span id="932"> 932</span>
<span id="933"> 933</span>
<span id="934"> 934</span>
<span id="935"> 935</span>
<span id="936"> 936</span>
<span id="937"> 937</span>
<span id="938"> 938</span>
<span id="939"> 939</span>
<span id="940"> 940</span>
<span id="941"> 941</span>
<span id="942"> 942</span>
<span id="943"> 943</span>
<span id="944"> 944</span>
<span id="945"> 945</span>
<span id="946"> 946</span>
<span id="947"> 947</span>
<span id="948"> 948</span>
<span id="949"> 949</span>
<span id="950"> 950</span>
<span id="951"> 951</span>
<span id="952"> 952</span>
<span id="953"> 953</span>
<span id="954"> 954</span>
<span id="955"> 955</span>
<span id="956"> 956</span>
<span id="957"> 957</span>
<span id="958"> 958</span>
<span id="959"> 959</span>
<span id="960"> 960</span>
<span id="961"> 961</span>
<span id="962"> 962</span>
<span id="963"> 963</span>
<span id="964"> 964</span>
<span id="965"> 965</span>
<span id="966"> 966</span>
<span id="967"> 967</span>
<span id="968"> 968</span>
<span id="969"> 969</span>
<span id="970"> 970</span>
<span id="971"> 971</span>
<span id="972"> 972</span>
<span id="973"> 973</span>
<span id="974"> 974</span>
<span id="975"> 975</span>
<span id="976"> 976</span>
<span id="977"> 977</span>
<span id="978"> 978</span>
<span id="979"> 979</span>
<span id="980"> 980</span>
<span id="981"> 981</span>
<span id="982"> 982</span>
<span id="983"> 983</span>
<span id="984"> 984</span>
<span id="985"> 985</span>
<span id="986"> 986</span>
<span id="987"> 987</span>
<span id="988"> 988</span>
<span id="989"> 989</span>
<span id="990"> 990</span>
<span id="991"> 991</span>
<span id="992"> 992</span>
<span id="993"> 993</span>
<span id="994"> 994</span>
<span id="995"> 995</span>
<span id="996"> 996</span>
<span id="997"> 997</span>
<span id="998"> 998</span>
<span id="999"> 999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
<span id="1004">1004</span>
<span id="1005">1005</span>
<span id="1006">1006</span>
<span id="1007">1007</span>
<span id="1008">1008</span>
<span id="1009">1009</span>
<span id="1010">1010</span>
<span id="1011">1011</span>
<span id="1012">1012</span>
<span id="1013">1013</span>
<span id="1014">1014</span>
<span id="1015">1015</span>
<span id="1016">1016</span>
<span id="1017">1017</span>
<span id="1018">1018</span>
<span id="1019">1019</span>
<span id="1020">1020</span>
<span id="1021">1021</span>
<span id="1022">1022</span>
<span id="1023">1023</span>
<span id="1024">1024</span>
<span id="1025">1025</span>
<span id="1026">1026</span>
<span id="1027">1027</span>
<span id="1028">1028</span>
<span id="1029">1029</span>
<span id="1030">1030</span>
<span id="1031">1031</span>
<span id="1032">1032</span>
<span id="1033">1033</span>
<span id="1034">1034</span>
<span id="1035">1035</span>
<span id="1036">1036</span>
<span id="1037">1037</span>
<span id="1038">1038</span>
<span id="1039">1039</span>
<span id="1040">1040</span>
<span id="1041">1041</span>
<span id="1042">1042</span>
<span id="1043">1043</span>
<span id="1044">1044</span>
<span id="1045">1045</span>
<span id="1046">1046</span>
<span id="1047">1047</span>
<span id="1048">1048</span>
<span id="1049">1049</span>
<span id="1050">1050</span>
<span id="1051">1051</span>
<span id="1052">1052</span>
<span id="1053">1053</span>
<span id="1054">1054</span>
<span id="1055">1055</span>
<span id="1056">1056</span>
<span id="1057">1057</span>
<span id="1058">1058</span>
<span id="1059">1059</span>
<span id="1060">1060</span>
<span id="1061">1061</span>
<span id="1062">1062</span>
<span id="1063">1063</span>
<span id="1064">1064</span>
<span id="1065">1065</span>
<span id="1066">1066</span>
<span id="1067">1067</span>
<span id="1068">1068</span>
<span id="1069">1069</span>
<span id="1070">1070</span>
<span id="1071">1071</span>
<span id="1072">1072</span>
<span id="1073">1073</span>
<span id="1074">1074</span>
<span id="1075">1075</span>
<span id="1076">1076</span>
<span id="1077">1077</span>
<span id="1078">1078</span>
<span id="1079">1079</span>
<span id="1080">1080</span>
<span id="1081">1081</span>
<span id="1082">1082</span>
<span id="1083">1083</span>
<span id="1084">1084</span>
<span id="1085">1085</span>
<span id="1086">1086</span>
<span id="1087">1087</span>
<span id="1088">1088</span>
<span id="1089">1089</span>
<span id="1090">1090</span>
<span id="1091">1091</span>
<span id="1092">1092</span>
<span id="1093">1093</span>
<span id="1094">1094</span>
<span id="1095">1095</span>
<span id="1096">1096</span>
<span id="1097">1097</span>
<span id="1098">1098</span>
<span id="1099">1099</span>
<span id="1100">1100</span>
<span id="1101">1101</span>
<span id="1102">1102</span>
<span id="1103">1103</span>
<span id="1104">1104</span>
<span id="1105">1105</span>
<span id="1106">1106</span>
<span id="1107">1107</span>
<span id="1108">1108</span>
<span id="1109">1109</span>
<span id="1110">1110</span>
<span id="1111">1111</span>
<span id="1112">1112</span>
<span id="1113">1113</span>
<span id="1114">1114</span>
<span id="1115">1115</span>
<span id="1116">1116</span>
<span id="1117">1117</span>
<span id="1118">1118</span>
<span id="1119">1119</span>
<span id="1120">1120</span>
<span id="1121">1121</span>
<span id="1122">1122</span>
<span id="1123">1123</span>
<span id="1124">1124</span>
<span id="1125">1125</span>
<span id="1126">1126</span>
<span id="1127">1127</span>
<span id="1128">1128</span>
<span id="1129">1129</span>
<span id="1130">1130</span>
<span id="1131">1131</span>
<span id="1132">1132</span>
<span id="1133">1133</span>
<span id="1134">1134</span>
<span id="1135">1135</span>
<span id="1136">1136</span>
<span id="1137">1137</span>
<span id="1138">1138</span>
<span id="1139">1139</span>
<span id="1140">1140</span>
<span id="1141">1141</span>
<span id="1142">1142</span>
<span id="1143">1143</span>
<span id="1144">1144</span>
<span id="1145">1145</span>
<span id="1146">1146</span>
<span id="1147">1147</span>
<span id="1148">1148</span>
<span id="1149">1149</span>
<span id="1150">1150</span>
<span id="1151">1151</span>
<span id="1152">1152</span>
<span id="1153">1153</span>
<span id="1154">1154</span>
<span id="1155">1155</span>
<span id="1156">1156</span>
<span id="1157">1157</span>
<span id="1158">1158</span>
<span id="1159">1159</span>
<span id="1160">1160</span>
<span id="1161">1161</span>
<span id="1162">1162</span>
<span id="1163">1163</span>
<span id="1164">1164</span>
<span id="1165">1165</span>
<span id="1166">1166</span>
<span id="1167">1167</span>
<span id="1168">1168</span>
<span id="1169">1169</span>
<span id="1170">1170</span>
<span id="1171">1171</span>
<span id="1172">1172</span>
<span id="1173">1173</span>
<span id="1174">1174</span>
<span id="1175">1175</span>
<span id="1176">1176</span>
<span id="1177">1177</span>
<span id="1178">1178</span>
<span id="1179">1179</span>
<span id="1180">1180</span>
<span id="1181">1181</span>
<span id="1182">1182</span>
<span id="1183">1183</span>
<span id="1184">1184</span>
<span id="1185">1185</span>
<span id="1186">1186</span>
<span id="1187">1187</span>
<span id="1188">1188</span>
<span id="1189">1189</span>
<span id="1190">1190</span>
<span id="1191">1191</span>
<span id="1192">1192</span>
<span id="1193">1193</span>
<span id="1194">1194</span>
<span id="1195">1195</span>
<span id="1196">1196</span>
<span id="1197">1197</span>
<span id="1198">1198</span>
<span id="1199">1199</span>
<span id="1200">1200</span>
<span id="1201">1201</span>
<span id="1202">1202</span>
<span id="1203">1203</span>
<span id="1204">1204</span>
<span id="1205">1205</span>
<span id="1206">1206</span>
<span id="1207">1207</span>
<span id="1208">1208</span>
<span id="1209">1209</span>
<span id="1210">1210</span>
<span id="1211">1211</span>
<span id="1212">1212</span>
<span id="1213">1213</span>
<span id="1214">1214</span>
<span id="1215">1215</span>
<span id="1216">1216</span>
<span id="1217">1217</span>
<span id="1218">1218</span>
<span id="1219">1219</span>
<span id="1220">1220</span>
<span id="1221">1221</span>
<span id="1222">1222</span>
<span id="1223">1223</span>
<span id="1224">1224</span>
<span id="1225">1225</span>
<span id="1226">1226</span>
<span id="1227">1227</span>
<span id="1228">1228</span>
<span id="1229">1229</span>
<span id="1230">1230</span>
<span id="1231">1231</span>
<span id="1232">1232</span>
<span id="1233">1233</span>
<span id="1234">1234</span>
<span id="1235">1235</span>
<span id="1236">1236</span>
<span id="1237">1237</span>
<span id="1238">1238</span>
<span id="1239">1239</span>
<span id="1240">1240</span>
<span id="1241">1241</span>
<span id="1242">1242</span>
<span id="1243">1243</span>
<span id="1244">1244</span>
<span id="1245">1245</span>
<span id="1246">1246</span>
<span id="1247">1247</span>
<span id="1248">1248</span>
<span id="1249">1249</span>
<span id="1250">1250</span>
<span id="1251">1251</span>
<span id="1252">1252</span>
<span id="1253">1253</span>
<span id="1254">1254</span>
<span id="1255">1255</span>
<span id="1256">1256</span>
<span id="1257">1257</span>
<span id="1258">1258</span>
<span id="1259">1259</span>
<span id="1260">1260</span>
<span id="1261">1261</span>
<span id="1262">1262</span>
<span id="1263">1263</span>
<span id="1264">1264</span>
<span id="1265">1265</span>
<span id="1266">1266</span>
<span id="1267">1267</span>
<span id="1268">1268</span>
<span id="1269">1269</span>
<span id="1270">1270</span>
<span id="1271">1271</span>
<span id="1272">1272</span>
<span id="1273">1273</span>
<span id="1274">1274</span>
<span id="1275">1275</span>
<span id="1276">1276</span>
<span id="1277">1277</span>
<span id="1278">1278</span>
<span id="1279">1279</span>
<span id="1280">1280</span>
<span id="1281">1281</span>
<span id="1282">1282</span>
<span id="1283">1283</span>
<span id="1284">1284</span>
<span id="1285">1285</span>
<span id="1286">1286</span>
<span id="1287">1287</span>
<span id="1288">1288</span>
<span id="1289">1289</span>
<span id="1290">1290</span>
<span id="1291">1291</span>
<span id="1292">1292</span>
<span id="1293">1293</span>
<span id="1294">1294</span>
<span id="1295">1295</span>
<span id="1296">1296</span>
<span id="1297">1297</span>
<span id="1298">1298</span>
<span id="1299">1299</span>
<span id="1300">1300</span>
<span id="1301">1301</span>
<span id="1302">1302</span>
<span id="1303">1303</span>
<span id="1304">1304</span>
<span id="1305">1305</span>
<span id="1306">1306</span>
<span id="1307">1307</span>
<span id="1308">1308</span>
<span id="1309">1309</span>
<span id="1310">1310</span>
<span id="1311">1311</span>
<span id="1312">1312</span>
<span id="1313">1313</span>
<span id="1314">1314</span>
<span id="1315">1315</span>
<span id="1316">1316</span>
<span id="1317">1317</span>
<span id="1318">1318</span>
<span id="1319">1319</span>
<span id="1320">1320</span>
<span id="1321">1321</span>
<span id="1322">1322</span>
<span id="1323">1323</span>
<span id="1324">1324</span>
<span id="1325">1325</span>
<span id="1326">1326</span>
<span id="1327">1327</span>
<span id="1328">1328</span>
<span id="1329">1329</span>
<span id="1330">1330</span>
<span id="1331">1331</span>
<span id="1332">1332</span>
<span id="1333">1333</span>
<span id="1334">1334</span>
<span id="1335">1335</span>
<span id="1336">1336</span>
<span id="1337">1337</span>
<span id="1338">1338</span>
<span id="1339">1339</span>
<span id="1340">1340</span>
<span id="1341">1341</span>
<span id="1342">1342</span>
<span id="1343">1343</span>
<span id="1344">1344</span>
<span id="1345">1345</span>
<span id="1346">1346</span>
<span id="1347">1347</span>
<span id="1348">1348</span>
<span id="1349">1349</span>
<span id="1350">1350</span>
<span id="1351">1351</span>
<span id="1352">1352</span>
<span id="1353">1353</span>
<span id="1354">1354</span>
<span id="1355">1355</span>
<span id="1356">1356</span>
<span id="1357">1357</span>
<span id="1358">1358</span>
<span id="1359">1359</span>
<span id="1360">1360</span>
<span id="1361">1361</span>
<span id="1362">1362</span>
<span id="1363">1363</span>
<span id="1364">1364</span>
<span id="1365">1365</span>
<span id="1366">1366</span>
<span id="1367">1367</span>
<span id="1368">1368</span>
<span id="1369">1369</span>
<span id="1370">1370</span>
<span id="1371">1371</span>
<span id="1372">1372</span>
<span id="1373">1373</span>
<span id="1374">1374</span>
<span id="1375">1375</span>
<span id="1376">1376</span>
<span id="1377">1377</span>
<span id="1378">1378</span>
<span id="1379">1379</span>
<span id="1380">1380</span>
<span id="1381">1381</span>
<span id="1382">1382</span>
<span id="1383">1383</span>
<span id="1384">1384</span>
<span id="1385">1385</span>
<span id="1386">1386</span>
<span id="1387">1387</span>
<span id="1388">1388</span>
<span id="1389">1389</span>
<span id="1390">1390</span>
<span id="1391">1391</span>
<span id="1392">1392</span>
<span id="1393">1393</span>
<span id="1394">1394</span>
<span id="1395">1395</span>
<span id="1396">1396</span>
<span id="1397">1397</span>
<span id="1398">1398</span>
<span id="1399">1399</span>
<span id="1400">1400</span>
<span id="1401">1401</span>
<span id="1402">1402</span>
<span id="1403">1403</span>
<span id="1404">1404</span>
<span id="1405">1405</span>
<span id="1406">1406</span>
<span id="1407">1407</span>
<span id="1408">1408</span>
<span id="1409">1409</span>
<span id="1410">1410</span>
<span id="1411">1411</span>
<span id="1412">1412</span>
<span id="1413">1413</span>
<span id="1414">1414</span>
<span id="1415">1415</span>
<span id="1416">1416</span>
<span id="1417">1417</span>
<span id="1418">1418</span>
<span id="1419">1419</span>
<span id="1420">1420</span>
<span id="1421">1421</span>
<span id="1422">1422</span>
<span id="1423">1423</span>
<span id="1424">1424</span>
<span id="1425">1425</span>
<span id="1426">1426</span>
<span id="1427">1427</span>
<span id="1428">1428</span>
<span id="1429">1429</span>
<span id="1430">1430</span>
<span id="1431">1431</span>
<span id="1432">1432</span>
<span id="1433">1433</span>
<span id="1434">1434</span>
<span id="1435">1435</span>
<span id="1436">1436</span>
<span id="1437">1437</span>
<span id="1438">1438</span>
<span id="1439">1439</span>
<span id="1440">1440</span>
<span id="1441">1441</span>
<span id="1442">1442</span>
<span id="1443">1443</span>
<span id="1444">1444</span>
<span id="1445">1445</span>
<span id="1446">1446</span>
<span id="1447">1447</span>
<span id="1448">1448</span>
<span id="1449">1449</span>
<span id="1450">1450</span>
<span id="1451">1451</span>
<span id="1452">1452</span>
<span id="1453">1453</span>
<span id="1454">1454</span>
<span id="1455">1455</span>
<span id="1456">1456</span>
<span id="1457">1457</span>
<span id="1458">1458</span>
<span id="1459">1459</span>
<span id="1460">1460</span>
<span id="1461">1461</span>
<span id="1462">1462</span>
<span id="1463">1463</span>
<span id="1464">1464</span>
<span id="1465">1465</span>
<span id="1466">1466</span>
<span id="1467">1467</span>
<span id="1468">1468</span>
<span id="1469">1469</span>
<span id="1470">1470</span>
<span id="1471">1471</span>
<span id="1472">1472</span>
<span id="1473">1473</span>
<span id="1474">1474</span>
<span id="1475">1475</span>
<span id="1476">1476</span>
<span id="1477">1477</span>
<span id="1478">1478</span>
<span id="1479">1479</span>
<span id="1480">1480</span>
<span id="1481">1481</span>
<span id="1482">1482</span>
<span id="1483">1483</span>
<span id="1484">1484</span>
<span id="1485">1485</span>
<span id="1486">1486</span>
<span id="1487">1487</span>
<span id="1488">1488</span>
<span id="1489">1489</span>
<span id="1490">1490</span>
<span id="1491">1491</span>
<span id="1492">1492</span>
<span id="1493">1493</span>
<span id="1494">1494</span>
<span id="1495">1495</span>
<span id="1496">1496</span>
<span id="1497">1497</span>
<span id="1498">1498</span>
<span id="1499">1499</span>
<span id="1500">1500</span>
<span id="1501">1501</span>
<span id="1502">1502</span>
<span id="1503">1503</span>
<span id="1504">1504</span>
<span id="1505">1505</span>
<span id="1506">1506</span>
<span id="1507">1507</span>
<span id="1508">1508</span>
<span id="1509">1509</span>
<span id="1510">1510</span>
<span id="1511">1511</span>
<span id="1512">1512</span>
<span id="1513">1513</span>
<span id="1514">1514</span>
<span id="1515">1515</span>
<span id="1516">1516</span>
<span id="1517">1517</span>
<span id="1518">1518</span>
<span id="1519">1519</span>
<span id="1520">1520</span>
<span id="1521">1521</span>
<span id="1522">1522</span>
<span id="1523">1523</span>
<span id="1524">1524</span>
<span id="1525">1525</span>
<span id="1526">1526</span>
<span id="1527">1527</span>
<span id="1528">1528</span>
<span id="1529">1529</span>
<span id="1530">1530</span>
<span id="1531">1531</span>
<span id="1532">1532</span>
<span id="1533">1533</span>
<span id="1534">1534</span>
<span id="1535">1535</span>
<span id="1536">1536</span>
<span id="1537">1537</span>
<span id="1538">1538</span>
<span id="1539">1539</span>
<span id="1540">1540</span>
<span id="1541">1541</span>
<span id="1542">1542</span>
<span id="1543">1543</span>
<span id="1544">1544</span>
<span id="1545">1545</span>
<span id="1546">1546</span>
<span id="1547">1547</span>
<span id="1548">1548</span>
<span id="1549">1549</span>
<span id="1550">1550</span>
<span id="1551">1551</span>
<span id="1552">1552</span>
<span id="1553">1553</span>
<span id="1554">1554</span>
<span id="1555">1555</span>
<span id="1556">1556</span>
<span id="1557">1557</span>
<span id="1558">1558</span>
<span id="1559">1559</span>
<span id="1560">1560</span>
<span id="1561">1561</span>
<span id="1562">1562</span>
<span id="1563">1563</span>
<span id="1564">1564</span>
<span id="1565">1565</span>
<span id="1566">1566</span>
<span id="1567">1567</span>
<span id="1568">1568</span>
<span id="1569">1569</span>
<span id="1570">1570</span>
<span id="1571">1571</span>
<span id="1572">1572</span>
<span id="1573">1573</span>
<span id="1574">1574</span>
<span id="1575">1575</span>
<span id="1576">1576</span>
<span id="1577">1577</span>
<span id="1578">1578</span>
<span id="1579">1579</span>
<span id="1580">1580</span>
<span id="1581">1581</span>
<span id="1582">1582</span>
<span id="1583">1583</span>
<span id="1584">1584</span>
<span id="1585">1585</span>
<span id="1586">1586</span>
<span id="1587">1587</span>
<span id="1588">1588</span>
<span id="1589">1589</span>
<span id="1590">1590</span>
<span id="1591">1591</span>
<span id="1592">1592</span>
<span id="1593">1593</span>
<span id="1594">1594</span>
<span id="1595">1595</span>
<span id="1596">1596</span>
<span id="1597">1597</span>
<span id="1598">1598</span>
<span id="1599">1599</span>
<span id="1600">1600</span>
<span id="1601">1601</span>
<span id="1602">1602</span>
<span id="1603">1603</span>
<span id="1604">1604</span>
<span id="1605">1605</span>
<span id="1606">1606</span>
<span id="1607">1607</span>
<span id="1608">1608</span>
<span id="1609">1609</span>
<span id="1610">1610</span>
<span id="1611">1611</span>
<span id="1612">1612</span>
<span id="1613">1613</span>
<span id="1614">1614</span>
<span id="1615">1615</span>
<span id="1616">1616</span>
<span id="1617">1617</span>
<span id="1618">1618</span>
<span id="1619">1619</span>
<span id="1620">1620</span>
<span id="1621">1621</span>
<span id="1622">1622</span>
<span id="1623">1623</span>
<span id="1624">1624</span>
<span id="1625">1625</span>
<span id="1626">1626</span>
<span id="1627">1627</span>
<span id="1628">1628</span>
<span id="1629">1629</span>
<span id="1630">1630</span>
<span id="1631">1631</span>
<span id="1632">1632</span>
<span id="1633">1633</span>
<span id="1634">1634</span>
<span id="1635">1635</span>
<span id="1636">1636</span>
<span id="1637">1637</span>
<span id="1638">1638</span>
<span id="1639">1639</span>
<span id="1640">1640</span>
<span id="1641">1641</span>
<span id="1642">1642</span>
<span id="1643">1643</span>
<span id="1644">1644</span>
<span id="1645">1645</span>
<span id="1646">1646</span>
<span id="1647">1647</span>
<span id="1648">1648</span>
<span id="1649">1649</span>
<span id="1650">1650</span>
<span id="1651">1651</span>
<span id="1652">1652</span>
<span id="1653">1653</span>
<span id="1654">1654</span>
<span id="1655">1655</span>
<span id="1656">1656</span>
<span id="1657">1657</span>
<span id="1658">1658</span>
<span id="1659">1659</span>
<span id="1660">1660</span>
<span id="1661">1661</span>
<span id="1662">1662</span>
<span id="1663">1663</span>
<span id="1664">1664</span>
<span id="1665">1665</span>
<span id="1666">1666</span>
<span id="1667">1667</span>
<span id="1668">1668</span>
<span id="1669">1669</span>
<span id="1670">1670</span>
<span id="1671">1671</span>
<span id="1672">1672</span>
<span id="1673">1673</span>
<span id="1674">1674</span>
<span id="1675">1675</span>
<span id="1676">1676</span>
<span id="1677">1677</span>
<span id="1678">1678</span>
<span id="1679">1679</span>
<span id="1680">1680</span>
<span id="1681">1681</span>
<span id="1682">1682</span>
<span id="1683">1683</span>
<span id="1684">1684</span>
<span id="1685">1685</span>
<span id="1686">1686</span>
<span id="1687">1687</span>
<span id="1688">1688</span>
<span id="1689">1689</span>
<span id="1690">1690</span>
<span id="1691">1691</span>
<span id="1692">1692</span>
<span id="1693">1693</span>
<span id="1694">1694</span>
<span id="1695">1695</span>
<span id="1696">1696</span>
<span id="1697">1697</span>
<span id="1698">1698</span>
<span id="1699">1699</span>
<span id="1700">1700</span>
<span id="1701">1701</span>
<span id="1702">1702</span>
<span id="1703">1703</span>
<span id="1704">1704</span>
<span id="1705">1705</span>
<span id="1706">1706</span>
<span id="1707">1707</span>
<span id="1708">1708</span>
<span id="1709">1709</span>
<span id="1710">1710</span>
<span id="1711">1711</span>
<span id="1712">1712</span>
<span id="1713">1713</span>
<span id="1714">1714</span>
<span id="1715">1715</span>
<span id="1716">1716</span>
<span id="1717">1717</span>
<span id="1718">1718</span>
<span id="1719">1719</span>
<span id="1720">1720</span>
<span id="1721">1721</span>
<span id="1722">1722</span>
<span id="1723">1723</span>
<span id="1724">1724</span>
<span id="1725">1725</span>
<span id="1726">1726</span>
<span id="1727">1727</span>
<span id="1728">1728</span>
<span id="1729">1729</span>
<span id="1730">1730</span>
<span id="1731">1731</span>
<span id="1732">1732</span>
<span id="1733">1733</span>
<span id="1734">1734</span>
<span id="1735">1735</span>
<span id="1736">1736</span>
<span id="1737">1737</span>
<span id="1738">1738</span>
<span id="1739">1739</span>
<span id="1740">1740</span>
<span id="1741">1741</span>
<span id="1742">1742</span>
<span id="1743">1743</span>
<span id="1744">1744</span>
<span id="1745">1745</span>
<span id="1746">1746</span>
<span id="1747">1747</span>
<span id="1748">1748</span>
<span id="1749">1749</span>
<span id="1750">1750</span>
<span id="1751">1751</span>
<span id="1752">1752</span>
<span id="1753">1753</span>
<span id="1754">1754</span>
<span id="1755">1755</span>
<span id="1756">1756</span>
<span id="1757">1757</span>
<span id="1758">1758</span>
<span id="1759">1759</span>
<span id="1760">1760</span>
<span id="1761">1761</span>
<span id="1762">1762</span>
<span id="1763">1763</span>
<span id="1764">1764</span>
<span id="1765">1765</span>
<span id="1766">1766</span>
<span id="1767">1767</span>
<span id="1768">1768</span>
<span id="1769">1769</span>
<span id="1770">1770</span>
<span id="1771">1771</span>
<span id="1772">1772</span>
<span id="1773">1773</span>
<span id="1774">1774</span>
<span id="1775">1775</span>
<span id="1776">1776</span>
<span id="1777">1777</span>
<span id="1778">1778</span>
<span id="1779">1779</span>
<span id="1780">1780</span>
<span id="1781">1781</span>
<span id="1782">1782</span>
<span id="1783">1783</span>
<span id="1784">1784</span>
<span id="1785">1785</span>
<span id="1786">1786</span>
<span id="1787">1787</span>
<span id="1788">1788</span>
<span id="1789">1789</span>
<span id="1790">1790</span>
<span id="1791">1791</span>
<span id="1792">1792</span>
<span id="1793">1793</span>
<span id="1794">1794</span>
<span id="1795">1795</span>
<span id="1796">1796</span>
<span id="1797">1797</span>
<span id="1798">1798</span>
<span id="1799">1799</span>
<span id="1800">1800</span>
<span id="1801">1801</span>
<span id="1802">1802</span>
<span id="1803">1803</span>
<span id="1804">1804</span>
<span id="1805">1805</span>
<span id="1806">1806</span>
<span id="1807">1807</span>
<span id="1808">1808</span>
<span id="1809">1809</span>
<span id="1810">1810</span>
<span id="1811">1811</span>
<span id="1812">1812</span>
<span id="1813">1813</span>
<span id="1814">1814</span>
<span id="1815">1815</span>
<span id="1816">1816</span>
<span id="1817">1817</span>
<span id="1818">1818</span>
<span id="1819">1819</span>
<span id="1820">1820</span>
<span id="1821">1821</span>
<span id="1822">1822</span>
<span id="1823">1823</span>
<span id="1824">1824</span>
<span id="1825">1825</span>
<span id="1826">1826</span>
<span id="1827">1827</span>
<span id="1828">1828</span>
<span id="1829">1829</span>
<span id="1830">1830</span>
<span id="1831">1831</span>
<span id="1832">1832</span>
<span id="1833">1833</span>
<span id="1834">1834</span>
<span id="1835">1835</span>
<span id="1836">1836</span>
<span id="1837">1837</span>
<span id="1838">1838</span>
<span id="1839">1839</span>
<span id="1840">1840</span>
<span id="1841">1841</span>
<span id="1842">1842</span>
<span id="1843">1843</span>
<span id="1844">1844</span>
<span id="1845">1845</span>
<span id="1846">1846</span>
<span id="1847">1847</span>
<span id="1848">1848</span>
<span id="1849">1849</span>
<span id="1850">1850</span>
<span id="1851">1851</span>
<span id="1852">1852</span>
<span id="1853">1853</span>
<span id="1854">1854</span>
<span id="1855">1855</span>
<span id="1856">1856</span>
<span id="1857">1857</span>
<span id="1858">1858</span>
<span id="1859">1859</span>
<span id="1860">1860</span>
<span id="1861">1861</span>
<span id="1862">1862</span>
<span id="1863">1863</span>
<span id="1864">1864</span>
<span id="1865">1865</span>
<span id="1866">1866</span>
<span id="1867">1867</span>
<span id="1868">1868</span>
<span id="1869">1869</span>
<span id="1870">1870</span>
<span id="1871">1871</span>
<span id="1872">1872</span>
<span id="1873">1873</span>
<span id="1874">1874</span>
<span id="1875">1875</span>
<span id="1876">1876</span>
<span id="1877">1877</span>
<span id="1878">1878</span>
<span id="1879">1879</span>
<span id="1880">1880</span>
<span id="1881">1881</span>
<span id="1882">1882</span>
<span id="1883">1883</span>
<span id="1884">1884</span>
<span id="1885">1885</span>
<span id="1886">1886</span>
<span id="1887">1887</span>
<span id="1888">1888</span>
<span id="1889">1889</span>
<span id="1890">1890</span>
<span id="1891">1891</span>
<span id="1892">1892</span>
<span id="1893">1893</span>
<span id="1894">1894</span>
<span id="1895">1895</span>
<span id="1896">1896</span>
<span id="1897">1897</span>
<span id="1898">1898</span>
<span id="1899">1899</span>
<span id="1900">1900</span>
<span id="1901">1901</span>
<span id="1902">1902</span>
<span id="1903">1903</span>
<span id="1904">1904</span>
<span id="1905">1905</span>
<span id="1906">1906</span>
<span id="1907">1907</span>
<span id="1908">1908</span>
<span id="1909">1909</span>
<span id="1910">1910</span>
<span id="1911">1911</span>
<span id="1912">1912</span>
<span id="1913">1913</span>
<span id="1914">1914</span>
<span id="1915">1915</span>
<span id="1916">1916</span>
<span id="1917">1917</span>
<span id="1918">1918</span>
<span id="1919">1919</span>
<span id="1920">1920</span>
<span id="1921">1921</span>
<span id="1922">1922</span>
<span id="1923">1923</span>
<span id="1924">1924</span>
<span id="1925">1925</span>
<span id="1926">1926</span>
<span id="1927">1927</span>
<span id="1928">1928</span>
<span id="1929">1929</span>
<span id="1930">1930</span>
<span id="1931">1931</span>
<span id="1932">1932</span>
<span id="1933">1933</span>
<span id="1934">1934</span>
<span id="1935">1935</span>
<span id="1936">1936</span>
<span id="1937">1937</span>
<span id="1938">1938</span>
<span id="1939">1939</span>
<span id="1940">1940</span>
<span id="1941">1941</span>
<span id="1942">1942</span>
<span id="1943">1943</span>
<span id="1944">1944</span>
<span id="1945">1945</span>
<span id="1946">1946</span>
<span id="1947">1947</span>
<span id="1948">1948</span>
<span id="1949">1949</span>
<span id="1950">1950</span>
<span id="1951">1951</span>
<span id="1952">1952</span>
<span id="1953">1953</span>
<span id="1954">1954</span>
<span id="1955">1955</span>
<span id="1956">1956</span>
<span id="1957">1957</span>
<span id="1958">1958</span>
<span id="1959">1959</span>
<span id="1960">1960</span>
<span id="1961">1961</span>
<span id="1962">1962</span>
<span id="1963">1963</span>
<span id="1964">1964</span>
<span id="1965">1965</span>
<span id="1966">1966</span>
<span id="1967">1967</span>
<span id="1968">1968</span>
<span id="1969">1969</span>
<span id="1970">1970</span>
<span id="1971">1971</span>
<span id="1972">1972</span>
<span id="1973">1973</span>
<span id="1974">1974</span>
<span id="1975">1975</span>
<span id="1976">1976</span>
<span id="1977">1977</span>
<span id="1978">1978</span>
<span id="1979">1979</span>
<span id="1980">1980</span>
<span id="1981">1981</span>
<span id="1982">1982</span>
<span id="1983">1983</span>
<span id="1984">1984</span>
<span id="1985">1985</span>
<span id="1986">1986</span>
<span id="1987">1987</span>
<span id="1988">1988</span>
<span id="1989">1989</span>
<span id="1990">1990</span>
<span id="1991">1991</span>
<span id="1992">1992</span>
<span id="1993">1993</span>
<span id="1994">1994</span>
<span id="1995">1995</span>
<span id="1996">1996</span>
<span id="1997">1997</span>
<span id="1998">1998</span>
<span id="1999">1999</span>
<span id="2000">2000</span>
<span id="2001">2001</span>
<span id="2002">2002</span>
<span id="2003">2003</span>
<span id="2004">2004</span>
<span id="2005">2005</span>
<span id="2006">2006</span>
<span id="2007">2007</span>
<span id="2008">2008</span>
<span id="2009">2009</span>
<span id="2010">2010</span>
<span id="2011">2011</span>
<span id="2012">2012</span>
<span id="2013">2013</span>
<span id="2014">2014</span>
<span id="2015">2015</span>
<span id="2016">2016</span>
<span id="2017">2017</span>
<span id="2018">2018</span>
<span id="2019">2019</span>
<span id="2020">2020</span>
<span id="2021">2021</span>
<span id="2022">2022</span>
<span id="2023">2023</span>
<span id="2024">2024</span>
<span id="2025">2025</span>
<span id="2026">2026</span>
<span id="2027">2027</span>
<span id="2028">2028</span>
<span id="2029">2029</span>
<span id="2030">2030</span>
<span id="2031">2031</span>
<span id="2032">2032</span>
<span id="2033">2033</span>
<span id="2034">2034</span>
<span id="2035">2035</span>
<span id="2036">2036</span>
<span id="2037">2037</span>
<span id="2038">2038</span>
<span id="2039">2039</span>
<span id="2040">2040</span>
<span id="2041">2041</span>
<span id="2042">2042</span>
<span id="2043">2043</span>
<span id="2044">2044</span>
<span id="2045">2045</span>
<span id="2046">2046</span>
<span id="2047">2047</span>
<span id="2048">2048</span>
<span id="2049">2049</span>
<span id="2050">2050</span>
<span id="2051">2051</span>
<span id="2052">2052</span>
<span id="2053">2053</span>
<span id="2054">2054</span>
<span id="2055">2055</span>
<span id="2056">2056</span>
<span id="2057">2057</span>
<span id="2058">2058</span>
<span id="2059">2059</span>
<span id="2060">2060</span>
<span id="2061">2061</span>
<span id="2062">2062</span>
<span id="2063">2063</span>
<span id="2064">2064</span>
<span id="2065">2065</span>
<span id="2066">2066</span>
<span id="2067">2067</span>
<span id="2068">2068</span>
<span id="2069">2069</span>
<span id="2070">2070</span>
<span id="2071">2071</span>
<span id="2072">2072</span>
<span id="2073">2073</span>
<span id="2074">2074</span>
<span id="2075">2075</span>
<span id="2076">2076</span>
<span id="2077">2077</span>
<span id="2078">2078</span>
<span id="2079">2079</span>
<span id="2080">2080</span>
<span id="2081">2081</span>
<span id="2082">2082</span>
<span id="2083">2083</span>
<span id="2084">2084</span>
<span id="2085">2085</span>
<span id="2086">2086</span>
<span id="2087">2087</span>
<span id="2088">2088</span>
<span id="2089">2089</span>
<span id="2090">2090</span>
<span id="2091">2091</span>
<span id="2092">2092</span>
<span id="2093">2093</span>
<span id="2094">2094</span>
<span id="2095">2095</span>
<span id="2096">2096</span>
<span id="2097">2097</span>
<span id="2098">2098</span>
<span id="2099">2099</span>
<span id="2100">2100</span>
<span id="2101">2101</span>
<span id="2102">2102</span>
<span id="2103">2103</span>
<span id="2104">2104</span>
<span id="2105">2105</span>
<span id="2106">2106</span>
<span id="2107">2107</span>
<span id="2108">2108</span>
<span id="2109">2109</span>
<span id="2110">2110</span>
<span id="2111">2111</span>
<span id="2112">2112</span>
<span id="2113">2113</span>
<span id="2114">2114</span>
<span id="2115">2115</span>
<span id="2116">2116</span>
<span id="2117">2117</span>
<span id="2118">2118</span>
<span id="2119">2119</span>
<span id="2120">2120</span>
<span id="2121">2121</span>
<span id="2122">2122</span>
<span id="2123">2123</span>
<span id="2124">2124</span>
<span id="2125">2125</span>
<span id="2126">2126</span>
<span id="2127">2127</span>
<span id="2128">2128</span>
<span id="2129">2129</span>
<span id="2130">2130</span>
<span id="2131">2131</span>
<span id="2132">2132</span>
<span id="2133">2133</span>
<span id="2134">2134</span>
<span id="2135">2135</span>
<span id="2136">2136</span>
<span id="2137">2137</span>
<span id="2138">2138</span>
<span id="2139">2139</span>
<span id="2140">2140</span>
<span id="2141">2141</span>
<span id="2142">2142</span>
<span id="2143">2143</span>
<span id="2144">2144</span>
<span id="2145">2145</span>
<span id="2146">2146</span>
<span id="2147">2147</span>
<span id="2148">2148</span>
<span id="2149">2149</span>
<span id="2150">2150</span>
<span id="2151">2151</span>
<span id="2152">2152</span>
<span id="2153">2153</span>
<span id="2154">2154</span>
<span id="2155">2155</span>
<span id="2156">2156</span>
<span id="2157">2157</span>
<span id="2158">2158</span>
<span id="2159">2159</span>
<span id="2160">2160</span>
<span id="2161">2161</span>
<span id="2162">2162</span>
<span id="2163">2163</span>
<span id="2164">2164</span>
<span id="2165">2165</span>
<span id="2166">2166</span>
<span id="2167">2167</span>
<span id="2168">2168</span>
<span id="2169">2169</span>
<span id="2170">2170</span>
<span id="2171">2171</span>
<span id="2172">2172</span>
<span id="2173">2173</span>
<span id="2174">2174</span>
<span id="2175">2175</span>
<span id="2176">2176</span>
<span id="2177">2177</span>
<span id="2178">2178</span>
<span id="2179">2179</span>
<span id="2180">2180</span>
<span id="2181">2181</span>
<span id="2182">2182</span>
<span id="2183">2183</span>
<span id="2184">2184</span>
<span id="2185">2185</span>
<span id="2186">2186</span>
<span id="2187">2187</span>
<span id="2188">2188</span>
<span id="2189">2189</span>
<span id="2190">2190</span>
<span id="2191">2191</span>
<span id="2192">2192</span>
<span id="2193">2193</span>
<span id="2194">2194</span>
<span id="2195">2195</span>
<span id="2196">2196</span>
<span id="2197">2197</span>
<span id="2198">2198</span>
<span id="2199">2199</span>
<span id="2200">2200</span>
<span id="2201">2201</span>
<span id="2202">2202</span>
<span id="2203">2203</span>
<span id="2204">2204</span>
<span id="2205">2205</span>
<span id="2206">2206</span>
<span id="2207">2207</span>
<span id="2208">2208</span>
<span id="2209">2209</span>
<span id="2210">2210</span>
<span id="2211">2211</span>
<span id="2212">2212</span>
<span id="2213">2213</span>
<span id="2214">2214</span>
<span id="2215">2215</span>
<span id="2216">2216</span>
<span id="2217">2217</span>
<span id="2218">2218</span>
<span id="2219">2219</span>
<span id="2220">2220</span>
<span id="2221">2221</span>
<span id="2222">2222</span>
<span id="2223">2223</span>
<span id="2224">2224</span>
<span id="2225">2225</span>
<span id="2226">2226</span>
<span id="2227">2227</span>
<span id="2228">2228</span>
<span id="2229">2229</span>
<span id="2230">2230</span>
<span id="2231">2231</span>
<span id="2232">2232</span>
<span id="2233">2233</span>
<span id="2234">2234</span>
<span id="2235">2235</span>
<span id="2236">2236</span>
<span id="2237">2237</span>
<span id="2238">2238</span>
<span id="2239">2239</span>
<span id="2240">2240</span>
<span id="2241">2241</span>
<span id="2242">2242</span>
<span id="2243">2243</span>
<span id="2244">2244</span>
<span id="2245">2245</span>
<span id="2246">2246</span>
<span id="2247">2247</span>
<span id="2248">2248</span>
<span id="2249">2249</span>
<span id="2250">2250</span>
<span id="2251">2251</span>
<span id="2252">2252</span>
<span id="2253">2253</span>
<span id="2254">2254</span>
<span id="2255">2255</span>
<span id="2256">2256</span>
<span id="2257">2257</span>
<span id="2258">2258</span>
<span id="2259">2259</span>
<span id="2260">2260</span>
<span id="2261">2261</span>
<span id="2262">2262</span>
<span id="2263">2263</span>
<span id="2264">2264</span>
<span id="2265">2265</span>
<span id="2266">2266</span>
<span id="2267">2267</span>
<span id="2268">2268</span>
<span id="2269">2269</span>
<span id="2270">2270</span>
<span id="2271">2271</span>
<span id="2272">2272</span>
<span id="2273">2273</span>
<span id="2274">2274</span>
<span id="2275">2275</span>
<span id="2276">2276</span>
<span id="2277">2277</span>
<span id="2278">2278</span>
<span id="2279">2279</span>
<span id="2280">2280</span>
<span id="2281">2281</span>
<span id="2282">2282</span>
<span id="2283">2283</span>
<span id="2284">2284</span>
<span id="2285">2285</span>
<span id="2286">2286</span>
<span id="2287">2287</span>
<span id="2288">2288</span>
<span id="2289">2289</span>
<span id="2290">2290</span>
<span id="2291">2291</span>
<span id="2292">2292</span>
<span id="2293">2293</span>
<span id="2294">2294</span>
<span id="2295">2295</span>
<span id="2296">2296</span>
<span id="2297">2297</span>
<span id="2298">2298</span>
<span id="2299">2299</span>
<span id="2300">2300</span>
<span id="2301">2301</span>
<span id="2302">2302</span>
<span id="2303">2303</span>
<span id="2304">2304</span>
<span id="2305">2305</span>
<span id="2306">2306</span>
<span id="2307">2307</span>
<span id="2308">2308</span>
<span id="2309">2309</span>
<span id="2310">2310</span>
<span id="2311">2311</span>
<span id="2312">2312</span>
<span id="2313">2313</span>
<span id="2314">2314</span>
<span id="2315">2315</span>
<span id="2316">2316</span>
<span id="2317">2317</span>
<span id="2318">2318</span>
<span id="2319">2319</span>
<span id="2320">2320</span>
<span id="2321">2321</span>
<span id="2322">2322</span>
<span id="2323">2323</span>
<span id="2324">2324</span>
<span id="2325">2325</span>
<span id="2326">2326</span>
<span id="2327">2327</span>
<span id="2328">2328</span>
<span id="2329">2329</span>
<span id="2330">2330</span>
<span id="2331">2331</span>
<span id="2332">2332</span>
<span id="2333">2333</span>
<span id="2334">2334</span>
<span id="2335">2335</span>
<span id="2336">2336</span>
<span id="2337">2337</span>
<span id="2338">2338</span>
<span id="2339">2339</span>
<span id="2340">2340</span>
<span id="2341">2341</span>
<span id="2342">2342</span>
<span id="2343">2343</span>
<span id="2344">2344</span>
<span id="2345">2345</span>
<span id="2346">2346</span>
<span id="2347">2347</span>
<span id="2348">2348</span>
<span id="2349">2349</span>
<span id="2350">2350</span>
<span id="2351">2351</span>
<span id="2352">2352</span>
<span id="2353">2353</span>
<span id="2354">2354</span>
<span id="2355">2355</span>
<span id="2356">2356</span>
<span id="2357">2357</span>
<span id="2358">2358</span>
<span id="2359">2359</span>
<span id="2360">2360</span>
<span id="2361">2361</span>
<span id="2362">2362</span>
<span id="2363">2363</span>
<span id="2364">2364</span>
<span id="2365">2365</span>
<span id="2366">2366</span>
<span id="2367">2367</span>
<span id="2368">2368</span>
<span id="2369">2369</span>
<span id="2370">2370</span>
<span id="2371">2371</span>
<span id="2372">2372</span>
<span id="2373">2373</span>
<span id="2374">2374</span>
<span id="2375">2375</span>
<span id="2376">2376</span>
<span id="2377">2377</span>
<span id="2378">2378</span>
<span id="2379">2379</span>
<span id="2380">2380</span>
<span id="2381">2381</span>
<span id="2382">2382</span>
<span id="2383">2383</span>
<span id="2384">2384</span>
<span id="2385">2385</span>
<span id="2386">2386</span>
<span id="2387">2387</span>
<span id="2388">2388</span>
<span id="2389">2389</span>
<span id="2390">2390</span>
<span id="2391">2391</span>
<span id="2392">2392</span>
<span id="2393">2393</span>
<span id="2394">2394</span>
<span id="2395">2395</span>
<span id="2396">2396</span>
<span id="2397">2397</span>
<span id="2398">2398</span>
<span id="2399">2399</span>
<span id="2400">2400</span>
<span id="2401">2401</span>
<span id="2402">2402</span>
<span id="2403">2403</span>
<span id="2404">2404</span>
<span id="2405">2405</span>
<span id="2406">2406</span>
<span id="2407">2407</span>
<span id="2408">2408</span>
<span id="2409">2409</span>
<span id="2410">2410</span>
<span id="2411">2411</span>
<span id="2412">2412</span>
<span id="2413">2413</span>
<span id="2414">2414</span>
<span id="2415">2415</span>
<span id="2416">2416</span>
<span id="2417">2417</span>
<span id="2418">2418</span>
<span id="2419">2419</span>
<span id="2420">2420</span>
<span id="2421">2421</span>
<span id="2422">2422</span>
<span id="2423">2423</span>
<span id="2424">2424</span>
<span id="2425">2425</span>
<span id="2426">2426</span>
<span id="2427">2427</span>
<span id="2428">2428</span>
<span id="2429">2429</span>
<span id="2430">2430</span>
<span id="2431">2431</span>
<span id="2432">2432</span>
<span id="2433">2433</span>
<span id="2434">2434</span>
<span id="2435">2435</span>
<span id="2436">2436</span>
<span id="2437">2437</span>
<span id="2438">2438</span>
<span id="2439">2439</span>
<span id="2440">2440</span>
<span id="2441">2441</span>
<span id="2442">2442</span>
<span id="2443">2443</span>
<span id="2444">2444</span>
<span id="2445">2445</span>
<span id="2446">2446</span>
<span id="2447">2447</span>
<span id="2448">2448</span>
<span id="2449">2449</span>
<span id="2450">2450</span>
<span id="2451">2451</span>
<span id="2452">2452</span>
<span id="2453">2453</span>
<span id="2454">2454</span>
<span id="2455">2455</span>
<span id="2456">2456</span>
<span id="2457">2457</span>
<span id="2458">2458</span>
<span id="2459">2459</span>
<span id="2460">2460</span>
<span id="2461">2461</span>
<span id="2462">2462</span>
<span id="2463">2463</span>
<span id="2464">2464</span>
<span id="2465">2465</span>
<span id="2466">2466</span>
<span id="2467">2467</span>
<span id="2468">2468</span>
<span id="2469">2469</span>
<span id="2470">2470</span>
<span id="2471">2471</span>
<span id="2472">2472</span>
<span id="2473">2473</span>
<span id="2474">2474</span>
<span id="2475">2475</span>
<span id="2476">2476</span>
<span id="2477">2477</span>
<span id="2478">2478</span>
<span id="2479">2479</span>
<span id="2480">2480</span>
<span id="2481">2481</span>
<span id="2482">2482</span>
<span id="2483">2483</span>
<span id="2484">2484</span>
<span id="2485">2485</span>
<span id="2486">2486</span>
<span id="2487">2487</span>
<span id="2488">2488</span>
<span id="2489">2489</span>
<span id="2490">2490</span>
<span id="2491">2491</span>
<span id="2492">2492</span>
<span id="2493">2493</span>
<span id="2494">2494</span>
<span id="2495">2495</span>
<span id="2496">2496</span>
<span id="2497">2497</span>
<span id="2498">2498</span>
<span id="2499">2499</span>
<span id="2500">2500</span>
<span id="2501">2501</span>
<span id="2502">2502</span>
<span id="2503">2503</span>
<span id="2504">2504</span>
<span id="2505">2505</span>
<span id="2506">2506</span>
<span id="2507">2507</span>
<span id="2508">2508</span>
<span id="2509">2509</span>
<span id="2510">2510</span>
<span id="2511">2511</span>
<span id="2512">2512</span>
<span id="2513">2513</span>
<span id="2514">2514</span>
<span id="2515">2515</span>
<span id="2516">2516</span>
<span id="2517">2517</span>
<span id="2518">2518</span>
<span id="2519">2519</span>
<span id="2520">2520</span>
<span id="2521">2521</span>
<span id="2522">2522</span>
<span id="2523">2523</span>
<span id="2524">2524</span>
<span id="2525">2525</span>
<span id="2526">2526</span>
<span id="2527">2527</span>
<span id="2528">2528</span>
<span id="2529">2529</span>
<span id="2530">2530</span>
<span id="2531">2531</span>
<span id="2532">2532</span>
<span id="2533">2533</span>
<span id="2534">2534</span>
<span id="2535">2535</span>
<span id="2536">2536</span>
<span id="2537">2537</span>
<span id="2538">2538</span>
<span id="2539">2539</span>
<span id="2540">2540</span>
<span id="2541">2541</span>
<span id="2542">2542</span>
<span id="2543">2543</span>
<span id="2544">2544</span>
<span id="2545">2545</span>
<span id="2546">2546</span>
<span id="2547">2547</span>
<span id="2548">2548</span>
<span id="2549">2549</span>
<span id="2550">2550</span>
<span id="2551">2551</span>
<span id="2552">2552</span>
<span id="2553">2553</span>
<span id="2554">2554</span>
<span id="2555">2555</span>
<span id="2556">2556</span>
<span id="2557">2557</span>
<span id="2558">2558</span>
<span id="2559">2559</span>
<span id="2560">2560</span>
<span id="2561">2561</span>
<span id="2562">2562</span>
<span id="2563">2563</span>
<span id="2564">2564</span>
<span id="2565">2565</span>
<span id="2566">2566</span>
<span id="2567">2567</span>
<span id="2568">2568</span>
<span id="2569">2569</span>
<span id="2570">2570</span>
<span id="2571">2571</span>
<span id="2572">2572</span>
<span id="2573">2573</span>
<span id="2574">2574</span>
<span id="2575">2575</span>
<span id="2576">2576</span>
<span id="2577">2577</span>
<span id="2578">2578</span>
<span id="2579">2579</span>
<span id="2580">2580</span>
<span id="2581">2581</span>
<span id="2582">2582</span>
<span id="2583">2583</span>
<span id="2584">2584</span>
<span id="2585">2585</span>
<span id="2586">2586</span>
<span id="2587">2587</span>
<span id="2588">2588</span>
<span id="2589">2589</span>
<span id="2590">2590</span>
<span id="2591">2591</span>
<span id="2592">2592</span>
<span id="2593">2593</span>
<span id="2594">2594</span>
<span id="2595">2595</span>
<span id="2596">2596</span>
<span id="2597">2597</span>
<span id="2598">2598</span>
<span id="2599">2599</span>
<span id="2600">2600</span>
<span id="2601">2601</span>
<span id="2602">2602</span>
<span id="2603">2603</span>
<span id="2604">2604</span>
<span id="2605">2605</span>
<span id="2606">2606</span>
<span id="2607">2607</span>
<span id="2608">2608</span>
<span id="2609">2609</span>
<span id="2610">2610</span>
<span id="2611">2611</span>
<span id="2612">2612</span>
<span id="2613">2613</span>
<span id="2614">2614</span>
<span id="2615">2615</span>
<span id="2616">2616</span>
<span id="2617">2617</span>
<span id="2618">2618</span>
<span id="2619">2619</span>
<span id="2620">2620</span>
<span id="2621">2621</span>
<span id="2622">2622</span>
<span id="2623">2623</span>
<span id="2624">2624</span>
<span id="2625">2625</span>
<span id="2626">2626</span>
<span id="2627">2627</span>
<span id="2628">2628</span>
<span id="2629">2629</span>
<span id="2630">2630</span>
<span id="2631">2631</span>
<span id="2632">2632</span>
<span id="2633">2633</span>
<span id="2634">2634</span>
<span id="2635">2635</span>
<span id="2636">2636</span>
<span id="2637">2637</span>
<span id="2638">2638</span>
<span id="2639">2639</span>
<span id="2640">2640</span>
<span id="2641">2641</span>
<span id="2642">2642</span>
<span id="2643">2643</span>
<span id="2644">2644</span>
<span id="2645">2645</span>
<span id="2646">2646</span>
<span id="2647">2647</span>
<span id="2648">2648</span>
<span id="2649">2649</span>
<span id="2650">2650</span>
<span id="2651">2651</span>
<span id="2652">2652</span>
<span id="2653">2653</span>
<span id="2654">2654</span>
<span id="2655">2655</span>
<span id="2656">2656</span>
<span id="2657">2657</span>
<span id="2658">2658</span>
<span id="2659">2659</span>
<span id="2660">2660</span>
<span id="2661">2661</span>
<span id="2662">2662</span>
<span id="2663">2663</span>
<span id="2664">2664</span>
<span id="2665">2665</span>
<span id="2666">2666</span>
<span id="2667">2667</span>
<span id="2668">2668</span>
<span id="2669">2669</span>
<span id="2670">2670</span>
<span id="2671">2671</span>
<span id="2672">2672</span>
<span id="2673">2673</span>
<span id="2674">2674</span>
<span id="2675">2675</span>
<span id="2676">2676</span>
<span id="2677">2677</span>
<span id="2678">2678</span>
<span id="2679">2679</span>
<span id="2680">2680</span>
<span id="2681">2681</span>
<span id="2682">2682</span>
<span id="2683">2683</span>
<span id="2684">2684</span>
<span id="2685">2685</span>
<span id="2686">2686</span>
<span id="2687">2687</span>
<span id="2688">2688</span>
<span id="2689">2689</span>
<span id="2690">2690</span>
<span id="2691">2691</span>
<span id="2692">2692</span>
<span id="2693">2693</span>
<span id="2694">2694</span>
<span id="2695">2695</span>
<span id="2696">2696</span>
<span id="2697">2697</span>
<span id="2698">2698</span>
<span id="2699">2699</span>
<span id="2700">2700</span>
<span id="2701">2701</span>
<span id="2702">2702</span>
<span id="2703">2703</span>
<span id="2704">2704</span>
<span id="2705">2705</span>
<span id="2706">2706</span>
<span id="2707">2707</span>
<span id="2708">2708</span>
<span id="2709">2709</span>
<span id="2710">2710</span>
<span id="2711">2711</span>
<span id="2712">2712</span>
<span id="2713">2713</span>
<span id="2714">2714</span>
<span id="2715">2715</span>
<span id="2716">2716</span>
<span id="2717">2717</span>
<span id="2718">2718</span>
<span id="2719">2719</span>
<span id="2720">2720</span>
<span id="2721">2721</span>
<span id="2722">2722</span>
<span id="2723">2723</span>
<span id="2724">2724</span>
<span id="2725">2725</span>
<span id="2726">2726</span>
<span id="2727">2727</span>
<span id="2728">2728</span>
<span id="2729">2729</span>
<span id="2730">2730</span>
<span id="2731">2731</span>
<span id="2732">2732</span>
<span id="2733">2733</span>
<span id="2734">2734</span>
<span id="2735">2735</span>
<span id="2736">2736</span>
<span id="2737">2737</span>
<span id="2738">2738</span>
<span id="2739">2739</span>
<span id="2740">2740</span>
<span id="2741">2741</span>
<span id="2742">2742</span>
<span id="2743">2743</span>
<span id="2744">2744</span>
<span id="2745">2745</span>
<span id="2746">2746</span>
<span id="2747">2747</span>
<span id="2748">2748</span>
<span id="2749">2749</span>
<span id="2750">2750</span>
<span id="2751">2751</span>
<span id="2752">2752</span>
<span id="2753">2753</span>
<span id="2754">2754</span>
<span id="2755">2755</span>
<span id="2756">2756</span>
<span id="2757">2757</span>
<span id="2758">2758</span>
<span id="2759">2759</span>
<span id="2760">2760</span>
<span id="2761">2761</span>
<span id="2762">2762</span>
<span id="2763">2763</span>
<span id="2764">2764</span>
<span id="2765">2765</span>
<span id="2766">2766</span>
<span id="2767">2767</span>
<span id="2768">2768</span>
<span id="2769">2769</span>
<span id="2770">2770</span>
<span id="2771">2771</span>
<span id="2772">2772</span>
<span id="2773">2773</span>
<span id="2774">2774</span>
<span id="2775">2775</span>
<span id="2776">2776</span>
<span id="2777">2777</span>
<span id="2778">2778</span>
<span id="2779">2779</span>
<span id="2780">2780</span>
<span id="2781">2781</span>
<span id="2782">2782</span>
<span id="2783">2783</span>
<span id="2784">2784</span>
<span id="2785">2785</span>
<span id="2786">2786</span>
<span id="2787">2787</span>
<span id="2788">2788</span>
<span id="2789">2789</span>
<span id="2790">2790</span>
<span id="2791">2791</span>
<span id="2792">2792</span>
<span id="2793">2793</span>
<span id="2794">2794</span>
<span id="2795">2795</span>
<span id="2796">2796</span>
<span id="2797">2797</span>
<span id="2798">2798</span>
<span id="2799">2799</span>
<span id="2800">2800</span>
<span id="2801">2801</span>
<span id="2802">2802</span>
<span id="2803">2803</span>
<span id="2804">2804</span>
<span id="2805">2805</span>
<span id="2806">2806</span>
<span id="2807">2807</span>
<span id="2808">2808</span>
<span id="2809">2809</span>
<span id="2810">2810</span>
<span id="2811">2811</span>
<span id="2812">2812</span>
<span id="2813">2813</span>
<span id="2814">2814</span>
<span id="2815">2815</span>
<span id="2816">2816</span>
<span id="2817">2817</span>
<span id="2818">2818</span>
<span id="2819">2819</span>
<span id="2820">2820</span>
<span id="2821">2821</span>
<span id="2822">2822</span>
<span id="2823">2823</span>
<span id="2824">2824</span>
<span id="2825">2825</span>
<span id="2826">2826</span>
<span id="2827">2827</span>
<span id="2828">2828</span>
<span id="2829">2829</span>
<span id="2830">2830</span>
<span id="2831">2831</span>
<span id="2832">2832</span>
<span id="2833">2833</span>
<span id="2834">2834</span>
<span id="2835">2835</span>
<span id="2836">2836</span>
<span id="2837">2837</span>
<span id="2838">2838</span>
<span id="2839">2839</span>
<span id="2840">2840</span>
<span id="2841">2841</span>
<span id="2842">2842</span>
<span id="2843">2843</span>
<span id="2844">2844</span>
<span id="2845">2845</span>
<span id="2846">2846</span>
<span id="2847">2847</span>
<span id="2848">2848</span>
<span id="2849">2849</span>
<span id="2850">2850</span>
<span id="2851">2851</span>
<span id="2852">2852</span>
<span id="2853">2853</span>
<span id="2854">2854</span>
<span id="2855">2855</span>
<span id="2856">2856</span>
<span id="2857">2857</span>
<span id="2858">2858</span>
<span id="2859">2859</span>
<span id="2860">2860</span>
<span id="2861">2861</span>
<span id="2862">2862</span>
<span id="2863">2863</span>
<span id="2864">2864</span>
<span id="2865">2865</span>
<span id="2866">2866</span>
<span id="2867">2867</span>
<span id="2868">2868</span>
<span id="2869">2869</span>
<span id="2870">2870</span>
<span id="2871">2871</span>
<span id="2872">2872</span>
<span id="2873">2873</span>
<span id="2874">2874</span>
<span id="2875">2875</span>
<span id="2876">2876</span>
<span id="2877">2877</span>
<span id="2878">2878</span>
<span id="2879">2879</span>
<span id="2880">2880</span>
<span id="2881">2881</span>
<span id="2882">2882</span>
<span id="2883">2883</span>
<span id="2884">2884</span>
<span id="2885">2885</span>
<span id="2886">2886</span>
<span id="2887">2887</span>
<span id="2888">2888</span>
<span id="2889">2889</span>
<span id="2890">2890</span>
<span id="2891">2891</span>
<span id="2892">2892</span>
<span id="2893">2893</span>
<span id="2894">2894</span>
<span id="2895">2895</span>
<span id="2896">2896</span>
<span id="2897">2897</span>
<span id="2898">2898</span>
<span id="2899">2899</span>
<span id="2900">2900</span>
<span id="2901">2901</span>
<span id="2902">2902</span>
<span id="2903">2903</span>
<span id="2904">2904</span>
<span id="2905">2905</span>
<span id="2906">2906</span>
<span id="2907">2907</span>
<span id="2908">2908</span>
<span id="2909">2909</span>
<span id="2910">2910</span>
<span id="2911">2911</span>
<span id="2912">2912</span>
<span id="2913">2913</span>
<span id="2914">2914</span>
<span id="2915">2915</span>
<span id="2916">2916</span>
<span id="2917">2917</span>
<span id="2918">2918</span>
<span id="2919">2919</span>
<span id="2920">2920</span>
<span id="2921">2921</span>
<span id="2922">2922</span>
<span id="2923">2923</span>
<span id="2924">2924</span>
<span id="2925">2925</span>
<span id="2926">2926</span>
<span id="2927">2927</span>
<span id="2928">2928</span>
<span id="2929">2929</span>
<span id="2930">2930</span>
<span id="2931">2931</span>
<span id="2932">2932</span>
<span id="2933">2933</span>
<span id="2934">2934</span>
<span id="2935">2935</span>
<span id="2936">2936</span>
<span id="2937">2937</span>
<span id="2938">2938</span>
<span id="2939">2939</span>
<span id="2940">2940</span>
<span id="2941">2941</span>
<span id="2942">2942</span>
<span id="2943">2943</span>
<span id="2944">2944</span>
<span id="2945">2945</span>
<span id="2946">2946</span>
<span id="2947">2947</span>
<span id="2948">2948</span>
<span id="2949">2949</span>
<span id="2950">2950</span>
<span id="2951">2951</span>
<span id="2952">2952</span>
<span id="2953">2953</span>
<span id="2954">2954</span>
<span id="2955">2955</span>
<span id="2956">2956</span>
<span id="2957">2957</span>
<span id="2958">2958</span>
<span id="2959">2959</span>
<span id="2960">2960</span>
<span id="2961">2961</span>
<span id="2962">2962</span>
<span id="2963">2963</span>
<span id="2964">2964</span>
<span id="2965">2965</span>
<span id="2966">2966</span>
<span id="2967">2967</span>
<span id="2968">2968</span>
<span id="2969">2969</span>
<span id="2970">2970</span>
<span id="2971">2971</span>
<span id="2972">2972</span>
<span id="2973">2973</span>
<span id="2974">2974</span>
<span id="2975">2975</span>
<span id="2976">2976</span>
<span id="2977">2977</span>
<span id="2978">2978</span>
<span id="2979">2979</span>
<span id="2980">2980</span>
<span id="2981">2981</span>
<span id="2982">2982</span>
<span id="2983">2983</span>
<span id="2984">2984</span>
<span id="2985">2985</span>
<span id="2986">2986</span>
<span id="2987">2987</span>
<span id="2988">2988</span>
<span id="2989">2989</span>
<span id="2990">2990</span>
<span id="2991">2991</span>
<span id="2992">2992</span>
<span id="2993">2993</span>
<span id="2994">2994</span>
<span id="2995">2995</span>
<span id="2996">2996</span>
<span id="2997">2997</span>
<span id="2998">2998</span>
<span id="2999">2999</span>
<span id="3000">3000</span>
<span id="3001">3001</span>
<span id="3002">3002</span>
<span id="3003">3003</span>
<span id="3004">3004</span>
<span id="3005">3005</span>
<span id="3006">3006</span>
<span id="3007">3007</span>
<span id="3008">3008</span>
<span id="3009">3009</span>
<span id="3010">3010</span>
<span id="3011">3011</span>
<span id="3012">3012</span>
<span id="3013">3013</span>
<span id="3014">3014</span>
<span id="3015">3015</span>
<span id="3016">3016</span>
<span id="3017">3017</span>
<span id="3018">3018</span>
<span id="3019">3019</span>
<span id="3020">3020</span>
<span id="3021">3021</span>
<span id="3022">3022</span>
<span id="3023">3023</span>
<span id="3024">3024</span>
<span id="3025">3025</span>
<span id="3026">3026</span>
<span id="3027">3027</span>
<span id="3028">3028</span>
<span id="3029">3029</span>
<span id="3030">3030</span>
<span id="3031">3031</span>
<span id="3032">3032</span>
<span id="3033">3033</span>
<span id="3034">3034</span>
<span id="3035">3035</span>
<span id="3036">3036</span>
<span id="3037">3037</span>
<span id="3038">3038</span>
<span id="3039">3039</span>
<span id="3040">3040</span>
<span id="3041">3041</span>
<span id="3042">3042</span>
<span id="3043">3043</span>
<span id="3044">3044</span>
<span id="3045">3045</span>
<span id="3046">3046</span>
<span id="3047">3047</span>
<span id="3048">3048</span>
<span id="3049">3049</span>
<span id="3050">3050</span>
<span id="3051">3051</span>
<span id="3052">3052</span>
<span id="3053">3053</span>
<span id="3054">3054</span>
<span id="3055">3055</span>
<span id="3056">3056</span>
<span id="3057">3057</span>
<span id="3058">3058</span>
<span id="3059">3059</span>
<span id="3060">3060</span>
<span id="3061">3061</span>
<span id="3062">3062</span>
<span id="3063">3063</span>
<span id="3064">3064</span>
<span id="3065">3065</span>
<span id="3066">3066</span>
<span id="3067">3067</span>
<span id="3068">3068</span>
<span id="3069">3069</span>
<span id="3070">3070</span>
<span id="3071">3071</span>
<span id="3072">3072</span>
<span id="3073">3073</span>
<span id="3074">3074</span>
<span id="3075">3075</span>
<span id="3076">3076</span>
<span id="3077">3077</span>
<span id="3078">3078</span>
<span id="3079">3079</span>
<span id="3080">3080</span>
<span id="3081">3081</span>
<span id="3082">3082</span>
<span id="3083">3083</span>
<span id="3084">3084</span>
<span id="3085">3085</span>
<span id="3086">3086</span>
<span id="3087">3087</span>
<span id="3088">3088</span>
<span id="3089">3089</span>
<span id="3090">3090</span>
<span id="3091">3091</span>
<span id="3092">3092</span>
<span id="3093">3093</span>
<span id="3094">3094</span>
<span id="3095">3095</span>
<span id="3096">3096</span>
<span id="3097">3097</span>
<span id="3098">3098</span>
<span id="3099">3099</span>
<span id="3100">3100</span>
<span id="3101">3101</span>
<span id="3102">3102</span>
<span id="3103">3103</span>
<span id="3104">3104</span>
<span id="3105">3105</span>
<span id="3106">3106</span>
<span id="3107">3107</span>
<span id="3108">3108</span>
<span id="3109">3109</span>
<span id="3110">3110</span>
<span id="3111">3111</span>
<span id="3112">3112</span>
<span id="3113">3113</span>
<span id="3114">3114</span>
<span id="3115">3115</span>
<span id="3116">3116</span>
<span id="3117">3117</span>
<span id="3118">3118</span>
<span id="3119">3119</span>
<span id="3120">3120</span>
<span id="3121">3121</span>
<span id="3122">3122</span>
<span id="3123">3123</span>
<span id="3124">3124</span>
<span id="3125">3125</span>
<span id="3126">3126</span>
<span id="3127">3127</span>
<span id="3128">3128</span>
<span id="3129">3129</span>
<span id="3130">3130</span>
<span id="3131">3131</span>
<span id="3132">3132</span>
<span id="3133">3133</span>
<span id="3134">3134</span>
<span id="3135">3135</span>
<span id="3136">3136</span>
<span id="3137">3137</span>
<span id="3138">3138</span>
<span id="3139">3139</span>
<span id="3140">3140</span>
<span id="3141">3141</span>
<span id="3142">3142</span>
<span id="3143">3143</span>
<span id="3144">3144</span>
<span id="3145">3145</span>
<span id="3146">3146</span>
<span id="3147">3147</span>
<span id="3148">3148</span>
<span id="3149">3149</span>
<span id="3150">3150</span>
<span id="3151">3151</span>
<span id="3152">3152</span>
</pre><pre class='rust '>
<span class='doccomment'>//! MSR value list and function to read and write them.</span>

<span class='doccomment'>/// Write 64 bits to msr register.</span>
<span class='kw'>pub</span> <span class='kw'>unsafe</span> <span class='kw'>fn</span> <span class='ident'>wrmsr</span>(<span class='ident'>msr</span>: <span class='ident'>u32</span>, <span class='ident'>value</span>: <span class='ident'>u64</span>) {
    <span class='kw'>let</span> <span class='ident'>low</span> <span class='op'>=</span> <span class='ident'>value</span> <span class='kw'>as</span> <span class='ident'>u32</span>;
    <span class='kw'>let</span> <span class='ident'>high</span> <span class='op'>=</span> (<span class='ident'>value</span> <span class='op'>&gt;&gt;</span> <span class='number'>32</span>) <span class='kw'>as</span> <span class='ident'>u32</span>;
    <span class='macro'>asm</span><span class='macro'>!</span>(<span class='string'>&quot;wrmsr&quot;</span> :: <span class='string'>&quot;{ecx}&quot;</span> (<span class='ident'>msr</span>), <span class='string'>&quot;{eax}&quot;</span> (<span class='ident'>low</span>), <span class='string'>&quot;{edx}&quot;</span> (<span class='ident'>high</span>) : <span class='string'>&quot;memory&quot;</span> : <span class='string'>&quot;volatile&quot;</span> );
}

<span class='doccomment'>/// Read 64 bits msr register.</span>
<span class='attribute'>#[<span class='ident'>allow</span>(<span class='ident'>unused_mut</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>unsafe</span> <span class='kw'>fn</span> <span class='ident'>rdmsr</span>(<span class='ident'>msr</span>: <span class='ident'>u32</span>) <span class='op'>-&gt;</span> <span class='ident'>u64</span> {
    <span class='kw'>let</span> <span class='kw-2'>mut</span> <span class='ident'>low</span>: <span class='ident'>u32</span>;
    <span class='kw'>let</span> <span class='kw-2'>mut</span> <span class='ident'>high</span>: <span class='ident'>u32</span>;
    <span class='macro'>asm</span><span class='macro'>!</span>(<span class='string'>&quot;rdmsr&quot;</span> : <span class='string'>&quot;={eax}&quot;</span> (<span class='ident'>low</span>), <span class='string'>&quot;={edx}&quot;</span> (<span class='ident'>high</span>) : <span class='string'>&quot;{ecx}&quot;</span> (<span class='ident'>msr</span>) : <span class='string'>&quot;memory&quot;</span> : <span class='string'>&quot;volatile&quot;</span>);

    ((<span class='ident'>high</span> <span class='kw'>as</span> <span class='ident'>u64</span>) <span class='op'>&lt;&lt;</span> <span class='number'>32</span>) <span class='op'>|</span> (<span class='ident'>low</span> <span class='kw'>as</span> <span class='ident'>u64</span>)
}


<span class='comment'>// What follows is a long list of all MSR register taken from Intel&#39;s manual.</span>
<span class='comment'>// Some of the register values appear duplicated as they may be</span>
<span class='comment'>// called differently for different architectures or they just have</span>
<span class='comment'>// different meanings on different platforms. It&#39;s a mess.</span>

<span class='doccomment'>/// See Section 35.16, MSRs in Pentium Processors,  and see  Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>P5_MC_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x0</span>;

<span class='doccomment'>/// See Section 35.16, MSRs in Pentium Processors.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_P5_MC_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x0</span>;

<span class='doccomment'>/// See Section 35.16, MSRs in Pentium Processors,  and see  Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>P5_MC_TYPE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1</span>;

<span class='doccomment'>/// See Section 35.16, MSRs in Pentium Processors.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_P5_MC_TYPE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1</span>;

<span class='doccomment'>/// See Section 8.10.5, Monitor/Mwait Address Range Determination,   and see Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MONITOR_FILTER_SIZE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6</span>;

<span class='doccomment'>/// See Section 8.10.5, Monitor/Mwait Address  Range Determination.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MONITOR_FILTER_LINE_SIZE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6</span>;

<span class='doccomment'>/// See Section 17.13, Time-Stamp Counter,  and see Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_TIME_STAMP_COUNTER</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x10</span>;

<span class='doccomment'>/// See Section 17.13, Time-Stamp Counter.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>TSC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x10</span>;

<span class='doccomment'>/// Model Specific Platform ID (R)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PLATFORM_ID</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x17</span>;

<span class='doccomment'>/// Platform ID (R)  See Table 35-2. The operating system can use this MSR to  determine slot  information for the processor and the proper microcode update to load.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PLATFORM_ID</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x17</span>;

<span class='doccomment'>/// Section 10.4.4, Local APIC Status and Location.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>APIC_BASE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1b</span>;

<span class='doccomment'>/// APIC Location and Status (R/W) See Table 35-2. See Section 10.4.4, Local APIC  Status and Location.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_APIC_BASE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1b</span>;

<span class='doccomment'>/// Processor Hard Power-On Configuration  (R/W) Enables and disables processor features;  (R) indicates current processor configuration.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>EBL_CR_POWERON</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x2a</span>;

<span class='doccomment'>/// Processor Hard Power-On Configuration (R/W) Enables and  disables processor features;  (R) indicates current processor configuration.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EBL_CR_POWERON</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x2a</span>;

<span class='doccomment'>/// Processor Hard Power-On Configuration (R/W) Enables and disables processor features;  (R) indicates current processor configuration.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EBC_HARD_POWERON</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x2a</span>;

<span class='doccomment'>/// Processor Soft Power-On Configuration (R/W)  Enables and disables processor features.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EBC_SOFT_POWERON</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x2b</span>;

<span class='doccomment'>/// Processor Frequency Configuration The bit field layout of this MSR varies according to  the MODEL value in the CPUID version  information. The following bit field layout applies to Pentium 4 and Xeon Processors with MODEL  encoding equal or greater than 2.  (R) The field Indicates the current processor  frequency configuration.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EBC_FREQUENCY_ID</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x2c</span>;

<span class='doccomment'>/// Test Control Register</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>TEST_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x33</span>;

<span class='doccomment'>/// SMI Counter (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_SMI_COUNT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x34</span>;

<span class='doccomment'>/// Control Features in IA-32 Processor (R/W) See Table 35-2 (If CPUID.01H:ECX.[bit 5])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_FEATURE_CONTROL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3a</span>;

<span class='doccomment'>/// Per-Logical-Processor TSC ADJUST (R/W) See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_TSC_ADJUST</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b</span>;

<span class='doccomment'>/// Last Branch Record 0 From IP (R/W) One of eight pairs of last branch record registers on the last branch  record stack. This part of the stack contains pointers to the source  instruction for one of the last eight branches, exceptions, or  interrupts taken by the processor. See also: Last Branch Record Stack TOS at 1C9H Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors).</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_0_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40</span>;

<span class='doccomment'>/// Last Branch Record 1 (R/W) See description of MSR_LASTBRANCH_0.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41</span>;

<span class='doccomment'>/// Last Branch Record 1 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_1_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41</span>;

<span class='doccomment'>/// Last Branch Record 2 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_2_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42</span>;

<span class='doccomment'>/// Last Branch Record 3 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_3_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43</span>;

<span class='doccomment'>/// Last Branch Record 4 (R/W) See description of MSR_LASTBRANCH_0.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44</span>;

<span class='doccomment'>/// Last Branch Record 4 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_4_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44</span>;

<span class='doccomment'>/// Last Branch Record 5 (R/W) See description of MSR_LASTBRANCH_0.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x45</span>;

<span class='doccomment'>/// Last Branch Record 5 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_5_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x45</span>;

<span class='doccomment'>/// Last Branch Record 6 (R/W) See description of MSR_LASTBRANCH_0.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x46</span>;

<span class='doccomment'>/// Last Branch Record 6 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_6_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x46</span>;

<span class='doccomment'>/// Last Branch Record 7 (R/W) See description of MSR_LASTBRANCH_0.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x47</span>;

<span class='doccomment'>/// Last Branch Record 7 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_7_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x47</span>;

<span class='doccomment'>/// Last Branch Record 0 (R/W)  One of 16 pairs of last branch record registers on  the last branch record stack (6C0H-6CFH). This  part of the stack contains pointers to the  destination instruction for one of the last 16  branches, exceptions, or interrupts that the  processor took. See Section 17.9, Last Branch, Interrupt, and  Exception Recording (Processors based on Intel  NetBurst® Microarchitecture).</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_0_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6c0</span>;

<span class='doccomment'>/// Last Branch Record 1 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_1_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x61</span>;

<span class='doccomment'>/// Last Branch Record 2 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_2_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x62</span>;

<span class='doccomment'>/// Last Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_3_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x63</span>;

<span class='doccomment'>/// Last Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_4_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x64</span>;

<span class='doccomment'>/// Last Branch Record 5 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_5_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x65</span>;

<span class='doccomment'>/// Last Branch Record 6 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_6_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x66</span>;

<span class='doccomment'>/// Last Branch Record 7 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_7_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x67</span>;

<span class='doccomment'>/// BIOS Update Trigger Register (W)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_BIOS_UPDT_TRIG</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x79</span>;

<span class='doccomment'>/// BIOS Update Trigger Register.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>BIOS_UPDT_TRIG</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x79</span>;

<span class='doccomment'>/// BIOS Update Signature ID (R/W) See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_BIOS_SIGN_ID</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x8b</span>;

<span class='doccomment'>/// SMM Monitor Configuration (R/W) See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_SMM_MONITOR_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x9b</span>;

<span class='doccomment'>/// If IA32_VMX_MISC[bit 15])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_SMBASE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x9e</span>;

<span class='doccomment'>/// System Management Mode Physical Address Mask register  (WO in SMM) Model-specific implementation of SMRR-like interface, read visible  and write only in SMM..</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_SMRR_PHYSMASK</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xa1</span>;

<span class='doccomment'>/// Performance Counter Register  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PMC0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc1</span>;

<span class='doccomment'>/// Performance Counter Register  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PMC1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc2</span>;

<span class='doccomment'>/// Performance Counter Register  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PMC2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc3</span>;

<span class='doccomment'>/// Performance Counter Register  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PMC3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc4</span>;

<span class='doccomment'>/// Performance Counter Register  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PMC4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc5</span>;

<span class='doccomment'>/// Performance Counter Register  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PMC5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc6</span>;

<span class='doccomment'>/// Performance Counter Register  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PMC6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc7</span>;

<span class='doccomment'>/// Performance Counter Register  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PMC7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc8</span>;

<span class='doccomment'>/// Scaleable Bus Speed(RO) This field indicates the intended scaleable bus clock speed for  processors based on Intel Atom microarchitecture:</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FSB_FREQ</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcd</span>;

<span class='doccomment'>/// see http://biosbits.org.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PLATFORM_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xce</span>;

<span class='doccomment'>/// C-State Configuration Control (R/W)  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States. See http://biosbits.org.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_CST_CONFIG_CONTROL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe2</span>;

<span class='doccomment'>/// Power Management IO Redirection in C-state (R/W)  See http://biosbits.org.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PMG_IO_CAPTURE_BASE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe4</span>;

<span class='doccomment'>/// Maximum Performance Frequency Clock Count (RW)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MPERF</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe7</span>;

<span class='doccomment'>/// Actual Performance Frequency Clock Count (RW)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_APERF</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe8</span>;

<span class='doccomment'>/// MTRR Information See Section 11.11.1, MTRR Feature  Identification. .</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRRCAP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfe</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BBL_CR_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x119</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BBL_CR_CTL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x11e</span>;

<span class='doccomment'>/// CS register target for CPL 0 code (R/W) See Table 35-2. See Section 5.8.7, Performing Fast Calls to  System Procedures with the SYSENTER and  SYSEXIT Instructions.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_SYSENTER_CS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x174</span>;

<span class='doccomment'>/// CS register target for CPL 0 code</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>SYSENTER_CS_MSR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x174</span>;

<span class='doccomment'>/// Stack pointer for CPL 0 stack (R/W) See Table 35-2. See Section 5.8.7, Performing Fast Calls to  System Procedures with the SYSENTER and  SYSEXIT Instructions.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_SYSENTER_ESP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x175</span>;

<span class='doccomment'>/// Stack pointer for CPL 0 stack</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>SYSENTER_ESP_MSR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x175</span>;

<span class='doccomment'>/// CPL 0 code entry point (R/W) See Table 35-2. See Section 5.8.7, Performing  Fast Calls to System Procedures with the SYSENTER and SYSEXIT Instructions.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_SYSENTER_EIP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x176</span>;

<span class='doccomment'>/// CPL 0 code entry point</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>SYSENTER_EIP_MSR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x176</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MCG_CAP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x179</span>;

<span class='doccomment'>/// Machine Check Capabilities (R) See Table 35-2. See Section 15.3.1.1,  IA32_MCG_CAP MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MCG_CAP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x179</span>;

<span class='doccomment'>/// Machine Check Status. (R) See Table 35-2. See Section 15.3.1.2,  IA32_MCG_STATUS MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MCG_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x17a</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MCG_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x17a</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MCG_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x17b</span>;

<span class='doccomment'>/// Machine Check Feature Enable (R/W) See Table 35-2. See Section 15.3.1.3, IA32_MCG_CTL MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MCG_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x17b</span>;

<span class='doccomment'>/// Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. Accessible only while in  SMM.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_SMM_MCA_CAP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x17d</span>;

<span class='doccomment'>/// MC Bank Error Configuration (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_ERROR_CONTROL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x17f</span>;

<span class='doccomment'>/// Machine Check EAX/RAX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_RAX</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x180</span>;

<span class='doccomment'>/// Machine Check EBX/RBX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_RBX</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x181</span>;

<span class='doccomment'>/// Machine Check ECX/RCX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_RCX</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x182</span>;

<span class='doccomment'>/// Machine Check EDX/RDX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_RDX</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x183</span>;

<span class='doccomment'>/// Machine Check ESI/RSI Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_RSI</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x184</span>;

<span class='doccomment'>/// Machine Check EDI/RDI Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_RDI</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x185</span>;

<span class='doccomment'>/// Machine Check EBP/RBP Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_RBP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x186</span>;

<span class='doccomment'>/// Performance Event Select for Counter 0 (R/W) Supports all fields described inTable 35-2 and the fields below.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERFEVTSEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x186</span>;

<span class='doccomment'>/// Performance Event Select for Counter 1 (R/W) Supports all fields described inTable 35-2 and the fields below.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERFEVTSEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x187</span>;

<span class='doccomment'>/// Performance Event Select for Counter 2 (R/W) Supports all fields described inTable 35-2 and the fields below.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERFEVTSEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x188</span>;

<span class='doccomment'>/// Machine Check EFLAGS/RFLAG Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_RFLAGS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x188</span>;

<span class='doccomment'>/// Performance Event Select for Counter 3 (R/W) Supports all fields described inTable 35-2 and the fields below.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERFEVTSEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x189</span>;

<span class='doccomment'>/// Machine Check EIP/RIP Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_RIP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x189</span>;

<span class='doccomment'>/// Machine Check Miscellaneous See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x18a</span>;

<span class='doccomment'>/// See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERFEVTSEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x18a</span>;

<span class='doccomment'>/// See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERFEVTSEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x18b</span>;

<span class='doccomment'>/// See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERFEVTSEL6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x18c</span>;

<span class='doccomment'>/// See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERFEVTSEL7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x18d</span>;

<span class='doccomment'>/// Machine Check R8 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_R8</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x190</span>;

<span class='doccomment'>/// Machine Check R9D/R9 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_R9</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x191</span>;

<span class='doccomment'>/// Machine Check R10 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_R10</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x192</span>;

<span class='doccomment'>/// Machine Check R11 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_R11</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x193</span>;

<span class='doccomment'>/// Machine Check R12 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_R12</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x194</span>;

<span class='doccomment'>/// Machine Check R13 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_R13</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x195</span>;

<span class='doccomment'>/// Machine Check R14 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MCG_R14</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x196</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PERF_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x198</span>;

<span class='doccomment'>/// See Table 35-2. See Section 14.1, Enhanced Intel  Speedstep® Technology.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERF_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x198</span>;

<span class='doccomment'>/// See Table 35-2. See Section 14.1, Enhanced Intel  Speedstep® Technology.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERF_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x199</span>;

<span class='doccomment'>/// Clock Modulation (R/W)  See Table 35-2. IA32_CLOCK_MODULATION MSR was originally named  IA32_THERM_CONTROL MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_CLOCK_MODULATION</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x19a</span>;

<span class='doccomment'>/// Thermal Interrupt Control (R/W) See Section 14.5.2, Thermal Monitor,  and see Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_THERM_INTERRUPT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x19b</span>;

<span class='doccomment'>/// Thermal Monitor Status (R/W) See Section 14.5.2, Thermal Monitor,  and see  Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_THERM_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x19c</span>;

<span class='doccomment'>/// Thermal Monitor 2 Control.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_THERM2_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x19d</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MISC_ENABLE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1a0</span>;

<span class='doccomment'>/// Platform Feature Requirements (R)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PLATFORM_BRV</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1a1</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_TEMPERATURE_TARGET</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1a2</span>;

<span class='doccomment'>/// Offcore Response Event Select Register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_OFFCORE_RSP_0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1a6</span>;

<span class='doccomment'>/// Offcore Response Event Select Register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_OFFCORE_RSP_1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1a7</span>;

<span class='doccomment'>/// See http://biosbits.org.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MISC_PWR_MGMT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1aa</span>;

<span class='doccomment'>/// See http://biosbits.org.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_TURBO_POWER_CURRENT_LIMIT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1ac</span>;

<span class='doccomment'>/// Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_TURBO_RATIO_LIMIT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1ad</span>;

<span class='doccomment'>/// if CPUID.6H:ECX[3] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_ENERGY_PERF_BIAS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1b0</span>;

<span class='doccomment'>/// If CPUID.06H: EAX[6] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PACKAGE_THERM_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1b1</span>;

<span class='doccomment'>/// If CPUID.06H: EAX[6] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PACKAGE_THERM_INTERRUPT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1b2</span>;

<span class='doccomment'>/// Last Branch Record Filtering Select Register (R/W)  See Section 17.6.2, Filtering of Last Branch Records.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LBR_SELECT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1c8</span>;

<span class='doccomment'>/// Last Branch Record Stack TOS (R/W)  Contains an index (0-3 or 0-15) that points to the  top of the last branch record stack (that is, that points the index of the MSR containing the most  recent branch record). See Section 17.9.2, LBR Stack for Processors Based on Intel NetBurst® Microarchitecture ; and  addresses 1DBH-1DEH and 680H-68FH.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_TOS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1da</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>DEBUGCTLMSR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1d9</span>;

<span class='doccomment'>/// Debug Control (R/W)  Controls how several debug features are used. Bit  definitions are discussed in the referenced section. See Section 17.9.1, MSR_DEBUGCTLA MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_DEBUGCTLA</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1d9</span>;

<span class='doccomment'>/// Debug Control (R/W)  Controls how several debug features are used. Bit definitions are discussed in the referenced section. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors).</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_DEBUGCTLB</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1d9</span>;

<span class='doccomment'>/// Debug Control (R/W)  Controls how several debug features are used. Bit definitions are  discussed in the referenced section.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_DEBUGCTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1d9</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>LASTBRANCHFROMIP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1db</span>;

<span class='doccomment'>/// Last Branch Record 0 (R/W)  One of four last branch record registers on the last  branch record stack. It contains pointers to the  source and destination instruction for one of the  last four branches, exceptions, or interrupts that  the processor took. MSR_LASTBRANCH_0 through  MSR_LASTBRANCH_3 at 1DBH-1DEH are  available only on family 0FH, models 0H-02H.  They have been replaced by the MSRs at 680H- 68FH and 6C0H-6CFH.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1db</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>LASTBRANCHTOIP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1dc</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>LASTINTFROMIP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1dd</span>;

<span class='doccomment'>/// Last Branch Record 2 See description of the MSR_LASTBRANCH_0 MSR at 1DBH.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1dd</span>;

<span class='doccomment'>/// Last Exception Record From Linear IP (R)  Contains a pointer to the last branch instruction that the processor  executed prior to the last exception that was generated or the last  interrupt that was handled. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors)  and Section 17.12.2, Last Branch and Last  Exception MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LER_FROM_LIP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1de</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>LASTINTTOIP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1de</span>;

<span class='doccomment'>/// Last Branch Record 3 See description of the MSR_LASTBRANCH_0 MSR  at 1DBH.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1de</span>;

<span class='doccomment'>/// Last Exception Record To Linear IP (R)  This area contains a pointer to the target of the last branch instruction  that the processor executed prior to the last exception that was  generated or the last interrupt that was handled. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors)  and Section 17.12.2, Last Branch and Last  Exception MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LER_TO_LIP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1dd</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>ROB_CR_BKUPTMPDR6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1e0</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_SMRR_PHYSBASE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1f2</span>;

<span class='doccomment'>/// If IA32_MTRR_CAP[SMRR]  = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_SMRR_PHYSMASK</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1f3</span>;

<span class='doccomment'>/// 06_0FH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PLATFORM_DCA_CAP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1f8</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_CPU_DCA_CAP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1f9</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_DCA_0_CAP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1fa</span>;

<span class='doccomment'>/// Power Control Register. See http://biosbits.org.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_POWER_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1fc</span>;

<span class='doccomment'>/// Variable Range Base MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSBASE0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x200</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSMASK0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x201</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSBASE1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x202</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSMASK1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x203</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSBASE2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x204</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs .</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSMASK2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x205</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSBASE3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x206</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSMASK3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x207</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSBASE4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x208</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSMASK4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x209</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSBASE5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x20a</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSMASK5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x20b</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSBASE6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x20c</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSMASK6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x20d</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSBASE7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x20e</span>;

<span class='doccomment'>/// Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSMASK7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x20f</span>;

<span class='doccomment'>/// if IA32_MTRR_CAP[7:0] &gt;  8</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSBASE8</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x210</span>;

<span class='doccomment'>/// if IA32_MTRR_CAP[7:0] &gt;  8</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSMASK8</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x211</span>;

<span class='doccomment'>/// if IA32_MTRR_CAP[7:0] &gt;  9</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSBASE9</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x212</span>;

<span class='doccomment'>/// if IA32_MTRR_CAP[7:0] &gt;  9</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_PHYSMASK9</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x213</span>;

<span class='doccomment'>/// Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_FIX64K_00000</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x250</span>;

<span class='doccomment'>/// Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_FIX16K_80000</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x258</span>;

<span class='doccomment'>/// Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_FIX16K_A0000</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x259</span>;

<span class='doccomment'>/// Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_FIX4K_C0000</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x268</span>;

<span class='doccomment'>/// Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs .</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_FIX4K_C8000</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x269</span>;

<span class='doccomment'>/// Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs .</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_FIX4K_D0000</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x26a</span>;

<span class='doccomment'>/// Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_FIX4K_D8000</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x26b</span>;

<span class='doccomment'>/// Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_FIX4K_E0000</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x26c</span>;

<span class='doccomment'>/// Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_FIX4K_E8000</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x26d</span>;

<span class='doccomment'>/// Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_FIX4K_F0000</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x26e</span>;

<span class='doccomment'>/// Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_FIX4K_F8000</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x26f</span>;

<span class='doccomment'>/// Page Attribute Table See Section 11.11.2.2, Fixed Range MTRRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PAT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x277</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC0_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x280</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC1_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x281</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC2_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x282</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC3_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x283</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC4_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x284</span>;

<span class='doccomment'>/// Always 0 (CMCI not supported).</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC4_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x284</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC5_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x285</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC6_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x286</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC7_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x287</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC8_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x288</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC9_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x289</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC10_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x28a</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC11_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x28b</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC12_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x28c</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC13_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x28d</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC14_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x28e</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC15_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x28f</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC16_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x290</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC17_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x291</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC18_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x292</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC19_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x293</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC20_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x294</span>;

<span class='doccomment'>/// See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC21_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x295</span>;

<span class='doccomment'>/// Default Memory Types (R/W)  Sets the memory type for the regions of physical memory that are not  mapped by the MTRRs.  See Section 11.11.2.1, IA32_MTRR_DEF_TYPE MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MTRR_DEF_TYPE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x2ff</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BPU_COUNTER0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x300</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_GQ_SNOOP_MESF</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x301</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BPU_COUNTER1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x301</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BPU_COUNTER2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x302</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BPU_COUNTER3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x303</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MS_COUNTER0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x304</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MS_COUNTER1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x305</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MS_COUNTER2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x306</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MS_COUNTER3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x307</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FLAME_COUNTER0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x308</span>;

<span class='doccomment'>/// Fixed-Function Performance Counter Register 0 (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PERF_FIXED_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x309</span>;

<span class='doccomment'>/// Fixed-Function Performance Counter Register 0 (R/W)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_FIXED_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x309</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FLAME_COUNTER1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x309</span>;

<span class='doccomment'>/// Fixed-Function Performance Counter Register 1 (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PERF_FIXED_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x30a</span>;

<span class='doccomment'>/// Fixed-Function Performance Counter Register 1 (R/W)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_FIXED_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x30a</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FLAME_COUNTER2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x30a</span>;

<span class='doccomment'>/// Fixed-Function Performance Counter Register 2 (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PERF_FIXED_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x30b</span>;

<span class='doccomment'>/// Fixed-Function Performance Counter Register 2 (R/W)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_FIXED_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x30b</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FLAME_COUNTER3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x30b</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IQ_COUNTER4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x310</span>;

<span class='doccomment'>/// See Section 18.12.2, Performance Counters.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IQ_COUNTER5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x311</span>;

<span class='doccomment'>/// See Table 35-2. See Section 17.4.1, IA32_DEBUGCTL MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERF_CAPABILITIES</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x345</span>;

<span class='doccomment'>/// RO. This applies to processors that do not support architectural  perfmon version 2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PERF_CAPABILITIES</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x345</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BPU_CCCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x360</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BPU_CCCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x361</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BPU_CCCR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x362</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BPU_CCCR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x363</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MS_CCCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x364</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MS_CCCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x365</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MS_CCCR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x366</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MS_CCCR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x367</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FLAME_CCCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x368</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FLAME_CCCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x369</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FLAME_CCCR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x36a</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FLAME_CCCR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x36b</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IQ_CCCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x36c</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IQ_CCCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x36d</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IQ_CCCR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x36e</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IQ_CCCR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x36f</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IQ_CCCR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x370</span>;

<span class='doccomment'>/// See Section 18.12.3, CCCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IQ_CCCR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x371</span>;

<span class='doccomment'>/// Fixed-Function-Counter Control Register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PERF_FIXED_CTR_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x38d</span>;

<span class='doccomment'>/// Fixed-Function-Counter Control Register (R/W)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_FIXED_CTR_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x38d</span>;

<span class='doccomment'>/// See Section 18.4.2, Global Counter Control Facilities.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PERF_GLOBAL_STAUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x38e</span>;

<span class='doccomment'>/// See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERF_GLOBAL_STAUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x38e</span>;

<span class='doccomment'>/// See Section 18.4.2, Global Counter Control Facilities.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PERF_GLOBAL_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x38f</span>;

<span class='doccomment'>/// See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERF_GLOBAL_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x38f</span>;

<span class='doccomment'>/// See Section 18.4.2, Global Counter Control Facilities.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PERF_GLOBAL_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x390</span>;

<span class='doccomment'>/// See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PERF_GLOBAL_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x390</span>;

<span class='doccomment'>/// See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PERF_GLOBAL_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x391</span>;

<span class='doccomment'>/// Uncore PMU global control</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_PERF_GLOBAL_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x391</span>;

<span class='doccomment'>/// See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PERF_GLOBAL_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x392</span>;

<span class='doccomment'>/// Uncore PMU main status</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_PERF_GLOBAL_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x392</span>;

<span class='doccomment'>/// See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PERF_GLOBAL_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x393</span>;

<span class='doccomment'>/// See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_FIXED_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x394</span>;

<span class='doccomment'>/// Uncore W-box perfmon fixed counter</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_FIXED_CTR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x394</span>;

<span class='doccomment'>/// Uncore fixed counter control (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_PERF_FIXED_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x394</span>;

<span class='doccomment'>/// See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_FIXED_CTR_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x395</span>;

<span class='doccomment'>/// Uncore U-box perfmon fixed counter control MSR</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_FIXED_CTR_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x395</span>;

<span class='doccomment'>/// Uncore fixed counter</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_PERF_FIXED_CTR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x395</span>;

<span class='doccomment'>/// See Section 18.7.2.3, Uncore Address/Opcode Match MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_ADDR_OPCODE_MATCH</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x396</span>;

<span class='doccomment'>/// Uncore C-Box configuration information (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_CONFIG</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x396</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PEBS_NUM_ALT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x39c</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BSU_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3a0</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BSU_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3a1</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FSB_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3a2</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FSB_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3a3</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FIRM_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3a4</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FIRM_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3a5</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FLAME_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3a6</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_FLAME_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3a7</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_DAC_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3a8</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_DAC_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3a9</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MOB_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3aa</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MOB_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3ab</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PMH_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3ac</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PMH_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3ad</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_SAAT_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3ae</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_SAAT_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3af</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_U2L_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b0</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PMC0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b0</span>;

<span class='doccomment'>/// Uncore Arb unit, performance counter 0</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_ARB_PER_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b0</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_U2L_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b1</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PMC1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b1</span>;

<span class='doccomment'>/// Uncore Arb unit, performance counter 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_ARB_PER_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b1</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BPU_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b2</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PMC2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b2</span>;

<span class='doccomment'>/// Uncore Arb unit, counter 0 event select MSR</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_ARB_PERFEVTSEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b2</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_BPU_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b3</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PMC3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b3</span>;

<span class='doccomment'>/// Uncore Arb unit, counter 1 event select MSR</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_ARB_PERFEVTSEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b3</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IS_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b4</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PMC4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b4</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IS_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b5</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PMC5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b5</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_ITLB_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b6</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PMC6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b6</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_ITLB_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b7</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PMC7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b7</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CRU_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b8</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CRU_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3b9</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs. This MSR is not available on later processors. It is  only available on processor family 0FH, models  01H-02H.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IQ_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3ba</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs. This MSR is not available on later processors. It is  only available on processor family 0FH, models  01H-02H.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IQ_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3bb</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_RAT_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3bc</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_RAT_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3bd</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_SSU_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3be</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MS_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c0</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PERFEVTSEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c0</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MS_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c1</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PERFEVTSEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c1</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_TBPU_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c2</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PERFEVTSEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c2</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_TBPU_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c3</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PERFEVTSEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c3</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_TC_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c4</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PERFEVTSEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c4</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_TC_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c5</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PERFEVTSEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c5</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PERFEVTSEL6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c6</span>;

<span class='doccomment'>/// See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNCORE_PERFEVTSEL7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c7</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IX_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3c8</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_ALF_ESCR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3ca</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_ALF_ESCR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3cb</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CRU_ESCR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3cc</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CRU_ESCR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3cd</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CRU_ESCR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3e0</span>;

<span class='doccomment'>/// See Section 18.12.1, ESCR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CRU_ESCR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3e1</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PEBS_ENABLE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3f1</span>;

<span class='doccomment'>/// Precise Event-Based Sampling (PEBS) (R/W)  Controls the enabling of precise event sampling  and replay tagging.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PEBS_ENABLE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3f1</span>;

<span class='doccomment'>/// See Table 19-26.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PEBS_MATRIX_VERT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3f2</span>;

<span class='doccomment'>/// see See Section 18.7.1.2, Load Latency Performance Monitoring  Facility.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PEBS_LD_LAT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3f6</span>;

<span class='doccomment'>/// Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_C3_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3f8</span>;

<span class='doccomment'>/// Package C2 Residency Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_C2_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3f8</span>;

<span class='doccomment'>/// Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_C6C_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3f9</span>;

<span class='doccomment'>/// Package C4 Residency Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_C4_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3f9</span>;

<span class='doccomment'>/// Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_C7_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3fa</span>;

<span class='doccomment'>/// Package C6 Residency Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_C6_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3fa</span>;

<span class='doccomment'>/// Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CORE_C3_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3fc</span>;

<span class='doccomment'>/// Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CORE_C4_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3fc</span>;

<span class='doccomment'>/// Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CORE_C6_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3fd</span>;

<span class='doccomment'>/// Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CORE_C7_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3fe</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC0_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x400</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC0_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x400</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC0_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x401</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC0_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x401</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC0_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x402</span>;

<span class='doccomment'>/// P6 Family Processors</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC0_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x402</span>;

<span class='doccomment'>/// See Section 14.3.2.3., IA32_MCi_ADDR MSRs .  The IA32_MC0_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC0_STATUS register is clear.  When not implemented in the processor, all reads and writes to this MSR  will cause a general-protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC0_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x402</span>;

<span class='doccomment'>/// Defined in MCA architecture but not implemented in the P6 family  processors.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC0_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x403</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC0_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC0_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC0_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x403</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC0_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x403</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC1_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x404</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC1_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x404</span>;

<span class='doccomment'>/// Bit definitions same as MC0_STATUS.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC1_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x405</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC1_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x405</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC1_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x406</span>;

<span class='doccomment'>/// P6 Family Processors</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC1_ADDR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x406</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC1_ADDR register is either not implemented or  contains no address if the ADDRV flag in the IA32_MC1_STATUS  register is clear.  When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC1_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x406</span>;

<span class='doccomment'>/// Defined in MCA architecture but not implemented in the P6 family  processors.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC1_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x407</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC1_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC1_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x407</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC1_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x407</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC2_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x408</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC2_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x408</span>;

<span class='doccomment'>/// Bit definitions same as MC0_STATUS.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC2_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x409</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC2_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x409</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC2_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40a</span>;

<span class='doccomment'>/// P6 Family Processors</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC2_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40a</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC2_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC2_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC2_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40a</span>;

<span class='doccomment'>/// Defined in MCA architecture but not implemented in the P6 family  processors.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC2_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40b</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC2_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the IA32_MC2_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC2_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40b</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC2_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40b</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC4_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40c</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC3_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40c</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC4_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40c</span>;

<span class='doccomment'>/// Bit definitions same as MC0_STATUS, except bits 0, 4, 57, and 61 are  hardcoded to 1.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC4_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40d</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC3_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40d</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC4_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40d</span>;

<span class='doccomment'>/// Defined in MCA architecture but not implemented in P6 Family processors.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC4_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40e</span>;

<span class='doccomment'>/// P6 Family Processors</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC3_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40e</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC3_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC3_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40e</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC4_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC4_STATUS  register is clear. When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC4_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x412</span>;

<span class='doccomment'>/// Defined in MCA architecture but not implemented in the P6 family  processors.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC4_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40f</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC3_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC3_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40f</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC3_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x410</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC4_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x410</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC3_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x410</span>;

<span class='doccomment'>/// Bit definitions same as MC0_STATUS.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC3_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x411</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC4_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x411</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC3_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x411</span>;

<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC3_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x412</span>;

<span class='doccomment'>/// P6 Family Processors</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC4_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x412</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC2_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC4_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC4_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x412</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC3_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear.  When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC3_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x412</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC3_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x40f</span>;

<span class='doccomment'>/// Defined in MCA architecture but not implemented in the P6 family  processors.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MC3_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x413</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.   The IA32_MC2_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC4_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC4_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x413</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC4_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x413</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC5_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x414</span>;

<span class='doccomment'>/// 06_0FH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC5_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x414</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC5_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x415</span>;

<span class='doccomment'>/// 06_0FH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC5_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x415</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC4_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC4_STATUS  register is clear. When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC5_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x416</span>;

<span class='doccomment'>/// 06_0FH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC5_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x416</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC5_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x417</span>;

<span class='doccomment'>/// 06_0FH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC5_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x417</span>;

<span class='doccomment'>/// 06_1DH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC6_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x418</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC6_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x418</span>;

<span class='doccomment'>/// 06_1DH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC6_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x419</span>;

<span class='doccomment'>/// Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 15.3.2.2, IA32_MCi_STATUS MSRS.  and  Chapter 23.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC6_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x419</span>;

<span class='doccomment'>/// 06_1DH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC6_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41a</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC6_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41a</span>;

<span class='doccomment'>/// Misc MAC information of Integrated I/O. (R/O) see Section 15.3.2.4</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC6_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41b</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC6_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41b</span>;

<span class='doccomment'>/// 06_1AH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC7_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41c</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC7_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41c</span>;

<span class='doccomment'>/// 06_1AH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC7_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41d</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC7_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41d</span>;

<span class='doccomment'>/// 06_1AH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC7_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41e</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC7_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41e</span>;

<span class='doccomment'>/// 06_1AH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC7_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41f</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC7_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x41f</span>;

<span class='doccomment'>/// 06_1AH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC8_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x420</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC8_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x420</span>;

<span class='doccomment'>/// 06_1AH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC8_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x421</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC8_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x421</span>;

<span class='doccomment'>/// 06_1AH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC8_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x422</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC8_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x422</span>;

<span class='doccomment'>/// 06_1AH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC8_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x423</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC8_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x423</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC9_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x424</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC9_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x424</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC9_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x425</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC9_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x425</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC9_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x426</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC9_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x426</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC9_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x427</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC9_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x427</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC10_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x428</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC10_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x428</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC10_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x429</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC10_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x429</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC10_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42a</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC10_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42a</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC10_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42b</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC10_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42b</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC11_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42c</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC11_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42c</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC11_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42d</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC11_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42d</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC11_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42e</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC11_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42e</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC11_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42f</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC11_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x42f</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC12_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x430</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC12_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x430</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC12_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x431</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC12_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x431</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC12_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x432</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC12_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x432</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC12_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x433</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC12_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x433</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC13_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x434</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC13_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x434</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC13_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x435</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC13_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x435</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC13_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x436</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC13_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x436</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC13_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x437</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC13_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x437</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC14_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x438</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC14_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x438</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC14_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x439</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC14_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x439</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC14_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43a</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC14_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43a</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC14_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43b</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC14_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43b</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC15_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43c</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC15_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43c</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC15_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43d</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC15_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43d</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC15_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43e</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC15_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43e</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC15_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43f</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC15_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x43f</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC16_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x440</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC16_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x440</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC16_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x441</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC16_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x441</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC16_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x442</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC16_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x442</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC16_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x443</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC16_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x443</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC17_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x444</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC17_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x444</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC17_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x445</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC17_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x445</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC17_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x446</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC17_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x446</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC17_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x447</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC17_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x447</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC18_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x448</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC18_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x448</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC18_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x449</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC18_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x449</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC18_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44a</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC18_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44a</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC18_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44b</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC18_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44b</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC19_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44c</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC19_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44c</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC19_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44d</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC19_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44d</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC19_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44e</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC19_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44e</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC19_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44f</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC19_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x44f</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC20_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x450</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC20_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x450</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC20_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x451</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC20_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x451</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC20_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x452</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC20_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x452</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC20_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x453</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC20_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x453</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC21_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x454</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC21_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x454</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC21_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x455</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC21_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x455</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC21_ADDR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x456</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC21_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x456</span>;

<span class='doccomment'>/// 06_2EH</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_MC21_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x457</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC21_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x457</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC22_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x458</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC22_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x459</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC22_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x45a</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC22_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x45b</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC23_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x45c</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC23_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x45d</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC23_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x45e</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC23_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x45f</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC24_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x460</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC24_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x461</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC24_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x462</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC24_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x463</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC25_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x464</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC25_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x465</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC25_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x466</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC25_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x467</span>;

<span class='doccomment'>/// See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC26_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x468</span>;

<span class='doccomment'>/// See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC26_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x469</span>;

<span class='doccomment'>/// See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC26_ADDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x46a</span>;

<span class='doccomment'>/// See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_MC26_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x46b</span>;

<span class='doccomment'>/// Reporting Register of Basic VMX Capabilities (R/O) See Table 35-2. See Appendix A.1, Basic VMX Information (If CPUID.01H:ECX.[bit 9])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_BASIC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x480</span>;

<span class='doccomment'>/// Capability Reporting Register of Pin-based VM-execution  Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_PINBASED_CTLS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x481</span>;

<span class='doccomment'>/// Capability Reporting Register of Primary Processor-based  VM-execution Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_PROCBASED_CTLS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x482</span>;

<span class='doccomment'>/// Capability Reporting Register of VM-exit Controls (R/O) See Appendix A.4, VM-Exit Controls (If CPUID.01H:ECX.[bit 9])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_EXIT_CTLS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x483</span>;

<span class='doccomment'>/// Capability Reporting Register of VM-entry Controls (R/O) See Appendix A.5, VM-Entry Controls (If CPUID.01H:ECX.[bit 9])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_ENTRY_CTLS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x484</span>;

<span class='doccomment'>/// Reporting Register of Miscellaneous VMX Capabilities (R/O) See Appendix A.6, Miscellaneous Data (If CPUID.01H:ECX.[bit 9])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_MISC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x485</span>;

<span class='doccomment'>/// Capability Reporting Register of CR0 Bits Fixed to 0 (R/O) See Appendix A.7, VMX-Fixed Bits in CR0 (If CPUID.01H:ECX.[bit 9])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_CR0_FIXED0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x486</span>;

<span class='doccomment'>/// If CPUID.01H:ECX.[bit 5] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_CRO_FIXED0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x486</span>;

<span class='doccomment'>/// Capability Reporting Register of CR0 Bits Fixed to 1 (R/O) See Appendix A.7, VMX-Fixed Bits in CR0 (If CPUID.01H:ECX.[bit 9])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_CR0_FIXED1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x487</span>;

<span class='doccomment'>/// If CPUID.01H:ECX.[bit 5] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_CRO_FIXED1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x487</span>;

<span class='doccomment'>/// Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) See Appendix A.8, VMX-Fixed Bits in CR4 (If CPUID.01H:ECX.[bit 9])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_CR4_FIXED0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x488</span>;

<span class='doccomment'>/// Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) See Appendix A.8, VMX-Fixed Bits in CR4 (If CPUID.01H:ECX.[bit 9])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_CR4_FIXED1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x489</span>;

<span class='doccomment'>/// Capability Reporting Register of VMCS Field Enumeration (R/O) See Appendix A.9, VMCS Enumeration (If CPUID.01H:ECX.[bit 9])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_VMCS_ENUM</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x48a</span>;

<span class='doccomment'>/// Capability Reporting Register of Secondary Processor-based  VM-execution Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9] and  IA32_VMX_PROCBASED_CTLS[bit 63])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_PROCBASED_CTLS2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x48b</span>;

<span class='doccomment'>/// Capability Reporting Register of EPT and VPID (R/O)  See Table 35-2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_EPT_VPID_ENUM</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x48c</span>;

<span class='doccomment'>/// If ( CPUID.01H:ECX.[bit 5],  IA32_VMX_PROCBASED_C TLS[bit 63], and either  IA32_VMX_PROCBASED_C TLS2[bit 33] or  IA32_VMX_PROCBASED_C TLS2[bit 37])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_EPT_VPID_CAP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x48c</span>;

<span class='doccomment'>/// Capability Reporting Register of Pin-based VM-execution Flex  Controls (R/O) See Table 35-2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_TRUE_PINBASED_CTLS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x48d</span>;

<span class='doccomment'>/// Capability Reporting Register of Primary Processor-based  VM-execution Flex Controls (R/O) See Table 35-2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_TRUE_PROCBASED_CTLS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x48e</span>;

<span class='doccomment'>/// Capability Reporting Register of VM-exit Flex Controls (R/O) See Table 35-2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_TRUE_EXIT_CTLS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x48f</span>;

<span class='doccomment'>/// Capability Reporting Register of VM-entry Flex Controls (R/O) See Table 35-2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_TRUE_ENTRY_CTLS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x490</span>;

<span class='doccomment'>/// Capability Reporting Register of VM-function Controls (R/O) See Table 35-2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_FMFUNC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x491</span>;

<span class='doccomment'>/// If( CPUID.01H:ECX.[bit 5] =  1 and IA32_VMX_BASIC[bit 55] )</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_VMX_VMFUNC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x491</span>;

<span class='doccomment'>/// (If CPUID.0AH: EAX[15:8] &gt;  0) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_A_PMC0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4c1</span>;

<span class='doccomment'>/// (If CPUID.0AH: EAX[15:8] &gt;  1) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_A_PMC1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4c2</span>;

<span class='doccomment'>/// (If CPUID.0AH: EAX[15:8] &gt;  2) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_A_PMC2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4c3</span>;

<span class='doccomment'>/// (If CPUID.0AH: EAX[15:8] &gt;  3) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_A_PMC3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4c4</span>;

<span class='doccomment'>/// (If CPUID.0AH: EAX[15:8] &gt;  4) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_A_PMC4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4c5</span>;

<span class='doccomment'>/// (If CPUID.0AH: EAX[15:8] &gt;  5) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_A_PMC5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4c6</span>;

<span class='doccomment'>/// (If CPUID.0AH: EAX[15:8] &gt;  6) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_A_PMC6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4c7</span>;

<span class='doccomment'>/// (If CPUID.0AH: EAX[15:8] &gt;  7) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_A_PMC7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4c8</span>;

<span class='doccomment'>/// Enhanced SMM Feature Control (SMM-RW) Reports SMM capability Enhancement. Accessible only while in  SMM.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_SMM_FEATURE_CONTROL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4e0</span>;

<span class='doccomment'>/// SMM Delayed (SMM-RO) Reports the interruptible state of all logical processors in the  package . Available only while in SMM and  MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == 1.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_SMM_DELAYED</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4e2</span>;

<span class='doccomment'>/// SMM Blocked (SMM-RO) Reports the blocked state of all logical processors in the package .  Available only while in SMM.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_SMM_BLOCKED</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4e3</span>;

<span class='doccomment'>/// DS Save Area (R/W) See Table 35-2. Points to the DS buffer management area, which is used to manage the  BTS and PEBS buffers. See Section 18.12.4, Debug Store (DS)  Mechanism.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_DS_AREA</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x600</span>;

<span class='doccomment'>/// Unit Multipliers used in RAPL Interfaces (R/O)  See Section 14.7.1, RAPL Interfaces.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_RAPL_POWER_UNIT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x606</span>;

<span class='doccomment'>/// Package C3 Interrupt Response Limit (R/W)  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKGC3_IRTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x60a</span>;

<span class='doccomment'>/// Package C6 Interrupt Response Limit (R/W)  This MSR defines the budget allocated for the package to exit from  C6 to a C0 state, where interrupt request can be delivered to the  core and serviced. Additional core-exit latency amy be applicable  depending on the actual C-state the core is in.  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKGC6_IRTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x60b</span>;

<span class='doccomment'>/// Package C7 Interrupt Response Limit (R/W)  This MSR defines the budget allocated for the package to exit from  C7 to a C0 state, where interrupt request can be delivered to the  core and serviced. Additional core-exit latency amy be applicable  depending on the actual C-state the core is in.  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKGC7_IRTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x60c</span>;

<span class='doccomment'>/// PKG RAPL Power Limit Control (R/W)  See Section 14.7.3, Package RAPL Domain.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_POWER_LIMIT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x610</span>;

<span class='doccomment'>/// PKG Energy Status (R/O)  See Section 14.7.3, Package RAPL Domain.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_ENERGY_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x611</span>;

<span class='doccomment'>/// Package RAPL Perf Status (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_PERF_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x613</span>;

<span class='doccomment'>/// PKG RAPL Parameters (R/W) See Section 14.7.3,  Package RAPL  Domain.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_POWER_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x614</span>;

<span class='doccomment'>/// DRAM RAPL Power Limit Control (R/W)  See Section 14.7.5, DRAM RAPL Domain.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_DRAM_POWER_LIMIT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x618</span>;

<span class='doccomment'>/// DRAM Energy Status (R/O)  See Section 14.7.5, DRAM RAPL Domain.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_DRAM_ENERGY_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x619</span>;

<span class='doccomment'>/// DRAM Performance Throttling Status (R/O) See Section 14.7.5,  DRAM RAPL Domain.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_DRAM_PERF_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x61b</span>;

<span class='doccomment'>/// DRAM RAPL Parameters (R/W) See Section 14.7.5, DRAM RAPL Domain.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_DRAM_POWER_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x61c</span>;

<span class='doccomment'>/// Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_C9_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x631</span>;

<span class='doccomment'>/// Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PKG_C10_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x632</span>;

<span class='doccomment'>/// PP0 RAPL Power Limit Control (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PP0_POWER_LIMIT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x638</span>;

<span class='doccomment'>/// PP0 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL Domains.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PP0_ENERGY_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x639</span>;

<span class='doccomment'>/// PP0 Balance Policy (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PP0_POLICY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x63a</span>;

<span class='doccomment'>/// PP0 Performance Throttling Status (R/O) See Section 14.7.4,  PP0/PP1 RAPL Domains.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PP0_PERF_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x63b</span>;

<span class='doccomment'>/// PP1 RAPL Power Limit Control (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PP1_POWER_LIMIT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x640</span>;

<span class='doccomment'>/// PP1 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL Domains.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PP1_ENERGY_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x641</span>;

<span class='doccomment'>/// PP1 Balance Policy (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_PP1_POLICY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x642</span>;

<span class='doccomment'>/// Nominal TDP Ratio (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CONFIG_TDP_NOMINAL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x648</span>;

<span class='doccomment'>/// ConfigTDP Level 1 ratio and power level (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CONFIG_TDP_LEVEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x649</span>;

<span class='doccomment'>/// ConfigTDP Level 2 ratio and power level (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CONFIG_TDP_LEVEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x64a</span>;

<span class='doccomment'>/// ConfigTDP Control (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CONFIG_TDP_CONTROL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x64b</span>;

<span class='doccomment'>/// ConfigTDP Control (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_TURBO_ACTIVATION_RATIO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x64c</span>;

<span class='doccomment'>/// Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_CORE_C1_RESIDENCY</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x660</span>;

<span class='doccomment'>/// Last Branch Record 8 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_8_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x688</span>;

<span class='doccomment'>/// Last Branch Record 9 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_9_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x689</span>;

<span class='doccomment'>/// Last Branch Record 10 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_10_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x68a</span>;

<span class='doccomment'>/// Last Branch Record 11 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_11_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x68b</span>;

<span class='doccomment'>/// Last Branch Record 12 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_12_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x68c</span>;

<span class='doccomment'>/// Last Branch Record 13 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_13_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x68d</span>;

<span class='doccomment'>/// Last Branch Record 14 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_14_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x68e</span>;

<span class='doccomment'>/// Last Branch Record 15 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_15_FROM_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x68f</span>;

<span class='doccomment'>/// Last Branch Record 8 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_8_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6c8</span>;

<span class='doccomment'>/// Last Branch Record 9 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_9_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6c9</span>;

<span class='doccomment'>/// Last Branch Record 10 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_10_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6ca</span>;

<span class='doccomment'>/// Last Branch Record 11 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_11_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6cb</span>;

<span class='doccomment'>/// Last Branch Record 12 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_12_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6cc</span>;

<span class='doccomment'>/// Last Branch Record 13 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_13_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6cd</span>;

<span class='doccomment'>/// Last Branch Record 14 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_14_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6ce</span>;

<span class='doccomment'>/// Last Branch Record 15 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_LASTBRANCH_15_TO_IP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6cf</span>;

<span class='doccomment'>/// TSC Target of Local APIC s TSC Deadline Mode (R/W)  See Table 35-2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_TSC_DEADLINE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6e0</span>;

<span class='doccomment'>/// Uncore C-Box 0, counter 0 event select MSR</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_0_PERFEVTSEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x700</span>;

<span class='doccomment'>/// Uncore C-Box 0, counter 1 event select MSR</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_0_PERFEVTSEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x701</span>;

<span class='doccomment'>/// Uncore C-Box 0, performance counter 0</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_0_PER_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x706</span>;

<span class='doccomment'>/// Uncore C-Box 0, performance counter 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_0_PER_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x707</span>;

<span class='doccomment'>/// Uncore C-Box 1, counter 0 event select MSR</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_1_PERFEVTSEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x710</span>;

<span class='doccomment'>/// Uncore C-Box 1, counter 1 event select MSR</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_1_PERFEVTSEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x711</span>;

<span class='doccomment'>/// Uncore C-Box 1, performance counter 0</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_1_PER_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x716</span>;

<span class='doccomment'>/// Uncore C-Box 1, performance counter 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_1_PER_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x717</span>;

<span class='doccomment'>/// Uncore C-Box 2, counter 0 event select MSR</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_2_PERFEVTSEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x720</span>;

<span class='doccomment'>/// Uncore C-Box 2, counter 1 event select MSR</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_2_PERFEVTSEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x721</span>;

<span class='doccomment'>/// Uncore C-Box 2, performance counter 0</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_2_PER_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x726</span>;

<span class='doccomment'>/// Uncore C-Box 2, performance counter 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_2_PER_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x727</span>;

<span class='doccomment'>/// Uncore C-Box 3, counter 0 event select MSR</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_3_PERFEVTSEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x730</span>;

<span class='doccomment'>/// Uncore C-Box 3, counter 1 event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_3_PERFEVTSEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x731</span>;

<span class='doccomment'>/// Uncore C-Box 3, performance counter 0.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_3_PER_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x736</span>;

<span class='doccomment'>/// Uncore C-Box 3, performance counter 1.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_UNC_CBO_3_PER_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x737</span>;

<span class='doccomment'>/// x2APIC ID register (R/O) See x2APIC Specification.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_APICID</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x802</span>;

<span class='doccomment'>/// If ( CPUID.01H:ECX.[bit 21]  = 1 )</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_VERSION</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x803</span>;

<span class='doccomment'>/// x2APIC Task Priority register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_TPR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x808</span>;

<span class='doccomment'>/// x2APIC Processor Priority register (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_PPR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x80a</span>;

<span class='doccomment'>/// If ( CPUID.01H:ECX.[bit 21]  = 1 )</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_EOI</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x80b</span>;

<span class='doccomment'>/// x2APIC Logical Destination register (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_LDR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x80d</span>;

<span class='doccomment'>/// x2APIC Spurious Interrupt Vector register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_SIVR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x80f</span>;

<span class='doccomment'>/// x2APIC In-Service register bits [31:0] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_ISR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x810</span>;

<span class='doccomment'>/// x2APIC In-Service register bits [63:32] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_ISR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x811</span>;

<span class='doccomment'>/// x2APIC In-Service register bits [95:64] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_ISR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x812</span>;

<span class='doccomment'>/// x2APIC In-Service register bits [127:96] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_ISR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x813</span>;

<span class='doccomment'>/// x2APIC In-Service register bits [159:128] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_ISR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x814</span>;

<span class='doccomment'>/// x2APIC In-Service register bits [191:160] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_ISR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x815</span>;

<span class='doccomment'>/// x2APIC In-Service register bits [223:192] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_ISR6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x816</span>;

<span class='doccomment'>/// x2APIC In-Service register bits [255:224] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_ISR7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x817</span>;

<span class='doccomment'>/// x2APIC Trigger Mode register bits [31:0] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_TMR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x818</span>;

<span class='doccomment'>/// x2APIC Trigger Mode register bits [63:32] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_TMR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x819</span>;

<span class='doccomment'>/// x2APIC Trigger Mode register bits [95:64] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_TMR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x81a</span>;

<span class='doccomment'>/// x2APIC Trigger Mode register bits [127:96] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_TMR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x81b</span>;

<span class='doccomment'>/// x2APIC Trigger Mode register bits [159:128] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_TMR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x81c</span>;

<span class='doccomment'>/// x2APIC Trigger Mode register bits [191:160] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_TMR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x81d</span>;

<span class='doccomment'>/// x2APIC Trigger Mode register bits [223:192] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_TMR6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x81e</span>;

<span class='doccomment'>/// x2APIC Trigger Mode register bits [255:224] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_TMR7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x81f</span>;

<span class='doccomment'>/// x2APIC Interrupt Request register bits [31:0] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_IRR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x820</span>;

<span class='doccomment'>/// x2APIC Interrupt Request register bits [63:32] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_IRR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x821</span>;

<span class='doccomment'>/// x2APIC Interrupt Request register bits [95:64] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_IRR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x822</span>;

<span class='doccomment'>/// x2APIC Interrupt Request register bits [127:96] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_IRR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x823</span>;

<span class='doccomment'>/// x2APIC Interrupt Request register bits [159:128] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_IRR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x824</span>;

<span class='doccomment'>/// x2APIC Interrupt Request register bits [191:160] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_IRR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x825</span>;

<span class='doccomment'>/// x2APIC Interrupt Request register bits [223:192] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_IRR6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x826</span>;

<span class='doccomment'>/// x2APIC Interrupt Request register bits [255:224] (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_IRR7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x827</span>;

<span class='doccomment'>/// If ( CPUID.01H:ECX.[bit 21]  = 1 )</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_ESR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x828</span>;

<span class='doccomment'>/// x2APIC LVT Corrected Machine Check Interrupt register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_LVT_CMCI</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x82f</span>;

<span class='doccomment'>/// x2APIC Interrupt Command register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_ICR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x830</span>;

<span class='doccomment'>/// x2APIC LVT Timer Interrupt register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_LVT_TIMER</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x832</span>;

<span class='doccomment'>/// x2APIC LVT Thermal Sensor Interrupt register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_LVT_THERMAL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x833</span>;

<span class='doccomment'>/// x2APIC LVT Performance Monitor register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_LVT_PMI</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x834</span>;

<span class='doccomment'>/// If ( CPUID.01H:ECX.[bit 21]  = 1 )</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_LVT_LINT0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x835</span>;

<span class='doccomment'>/// If ( CPUID.01H:ECX.[bit 21]  = 1 )</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_LVT_LINT1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x836</span>;

<span class='doccomment'>/// If ( CPUID.01H:ECX.[bit 21]  = 1 )</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_LVT_ERROR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x837</span>;

<span class='doccomment'>/// x2APIC Initial Count register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_INIT_COUNT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x838</span>;

<span class='doccomment'>/// x2APIC Current Count register (R/O)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_CUR_COUNT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x839</span>;

<span class='doccomment'>/// x2APIC Divide Configuration register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_DIV_CONF</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x83e</span>;

<span class='doccomment'>/// If ( CPUID.01H:ECX.[bit 21]  = 1 )</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_X2APIC_SELF_IPI</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x83f</span>;

<span class='doccomment'>/// Uncore U-box perfmon global control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_U_PMON_GLOBAL_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc00</span>;

<span class='doccomment'>/// Uncore U-box perfmon global status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_U_PMON_GLOBAL_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc01</span>;

<span class='doccomment'>/// Uncore U-box perfmon global overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_U_PMON_GLOBAL_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc02</span>;

<span class='doccomment'>/// Uncore U-box perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_U_PMON_EVNT_SEL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc10</span>;

<span class='doccomment'>/// Uncore U-box perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_U_PMON_CTR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc11</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc20</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc21</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc22</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc30</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc31</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc32</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc33</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc34</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc35</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc36</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc37</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc40</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc41</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc42</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc50</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc51</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc52</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc53</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc54</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc55</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc56</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc57</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc60</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc61</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc62</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc70</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc71</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc72</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc73</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc74</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc75</span>;

<span class='doccomment'>/// Uncore B-box 1vperfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc76</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc77</span>;

<span class='doccomment'>/// Uncore W-box perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc80</span>;

<span class='doccomment'>/// Uncore W-box perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc81</span>;

<span class='doccomment'>/// Uncore W-box perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc82</span>;

<span class='doccomment'>/// If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_QM_EVTSEL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc8d</span>;

<span class='doccomment'>/// If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_QM_CTR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc8e</span>;

<span class='doccomment'>/// If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_PQR_ASSOC</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc8f</span>;

<span class='doccomment'>/// Uncore W-box perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc90</span>;

<span class='doccomment'>/// Uncore W-box perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc91</span>;

<span class='doccomment'>/// Uncore W-box perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc92</span>;

<span class='doccomment'>/// Uncore W-box perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc93</span>;

<span class='doccomment'>/// Uncore W-box perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc94</span>;

<span class='doccomment'>/// Uncore W-box perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc95</span>;

<span class='doccomment'>/// Uncore W-box perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc96</span>;

<span class='doccomment'>/// Uncore W-box perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_W_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc97</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xca0</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xca1</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xca2</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon time stamp unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_TIMESTAMP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xca4</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon DSP unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_DSP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xca5</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon ISS unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_ISS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xca6</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon MAP unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_MAP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xca7</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon MIC THR select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_MSC_THR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xca8</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon PGT unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_PGT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xca9</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon PLD unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_PLD</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcaa</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon ZDP unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_ZDP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcab</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcb0</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcb1</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcb2</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcb3</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcb4</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcb5</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcb6</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcb7</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcb8</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcb9</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcba</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcbb</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcc0</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcc1</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcc2</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcd0</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcd1</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcd2</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcd3</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcd4</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcd5</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcd6</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcd7</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xce0</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xce1</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xce2</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon time stamp unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_TIMESTAMP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xce4</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon DSP unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_DSP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xce5</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon ISS unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_ISS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xce6</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon MAP unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_MAP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xce7</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon MIC THR select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_MSC_THR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xce8</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon PGT unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_PGT</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xce9</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon PLD unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_PLD</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcea</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon ZDP unit select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_ZDP</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xceb</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcf0</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcf1</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcf2</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcf3</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcf4</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcf5</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcf6</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcf7</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcf8</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcf9</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcfa</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xcfb</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd00</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd01</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd02</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd10</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd11</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd12</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd13</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd14</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd15</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd16</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd17</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd18</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd19</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd1a</span>;

<span class='doccomment'>/// Uncore C-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C0_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd1b</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd20</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd21</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd22</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd30</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd31</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd32</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd33</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd34</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd35</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd36</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd37</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd38</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd39</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd3a</span>;

<span class='doccomment'>/// Uncore C-box 4 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C4_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd3b</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd40</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd41</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd42</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd50</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd51</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd52</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd53</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd54</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd55</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd56</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd57</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd58</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd59</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd5a</span>;

<span class='doccomment'>/// Uncore C-box 2 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C2_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd5b</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd60</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd61</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd62</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd70</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd71</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd72</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd73</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd74</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd75</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd76</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd77</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd78</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd79</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd7a</span>;

<span class='doccomment'>/// Uncore C-box 6 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C6_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd7b</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd80</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd81</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd82</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd90</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd91</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd92</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd93</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd94</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd95</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd96</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd97</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd98</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd99</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd9a</span>;

<span class='doccomment'>/// Uncore C-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C1_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xd9b</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xda0</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xda1</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xda2</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdb0</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdb1</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdb2</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdb3</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdb4</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdb5</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdb6</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdb7</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdb8</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdb9</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdba</span>;

<span class='doccomment'>/// Uncore C-box 5 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C5_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdbb</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdc0</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdc1</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdc2</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdd0</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdd1</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdd2</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdd3</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdd4</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdd5</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdd6</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdd7</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdd8</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdd9</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdda</span>;

<span class='doccomment'>/// Uncore C-box 3 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C3_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xddb</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xde0</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xde1</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xde2</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdf0</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdf1</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdf2</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdf3</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdf4</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdf5</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdf6</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdf7</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdf8</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdf9</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdfa</span>;

<span class='doccomment'>/// Uncore C-box 7 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C7_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xdfb</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe00</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe01</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe02</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon IPERF0 unit Port 0 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_IPERF0_P0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe04</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon IPERF0 unit Port 1 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_IPERF0_P1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe05</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon IPERF0 unit Port 2 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_IPERF0_P2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe06</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon IPERF0 unit Port 3 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_IPERF0_P3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe07</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon IPERF0 unit Port 4 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_IPERF0_P4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe08</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon IPERF0 unit Port 5 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_IPERF0_P5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe09</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon IPERF0 unit Port 6 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_IPERF0_P6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe0a</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon IPERF0 unit Port 7 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_IPERF0_P7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe0b</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon QLX unit Port 0 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_QLX_P0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe0c</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon QLX unit Port 1 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_QLX_P1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe0d</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon QLX unit Port 2 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_QLX_P2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe0e</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon QLX unit Port 3 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_QLX_P3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe0f</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe10</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe11</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe12</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe13</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe14</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe15</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe16</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe17</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe18</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe19</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe1a</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe1b</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_EVNT_SEL6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe1c</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_CTR6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe1d</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_EVNT_SEL7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe1e</span>;

<span class='doccomment'>/// Uncore R-box 0 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R0_PMON_CTR7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe1f</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe20</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe21</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe22</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon IPERF1 unit Port 8 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_IPERF1_P8</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe24</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon IPERF1 unit Port 9 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_IPERF1_P9</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe25</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon IPERF1 unit Port 10 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_IPERF1_P10</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe26</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon IPERF1 unit Port 11 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_IPERF1_P11</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe27</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon IPERF1 unit Port 12 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_IPERF1_P12</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe28</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon IPERF1 unit Port 13 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_IPERF1_P13</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe29</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon IPERF1 unit Port 14 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_IPERF1_P14</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe2a</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon IPERF1 unit Port 15 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_IPERF1_P15</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe2b</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon QLX unit Port 4 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_QLX_P4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe2c</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon QLX unit Port 5 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_QLX_P5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe2d</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon QLX unit Port 6 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_QLX_P6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe2e</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon QLX unit Port 7 select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_QLX_P7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe2f</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_EVNT_SEL8</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe30</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_CTR8</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe31</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_EVNT_SEL9</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe32</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_CTR9</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe33</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_EVNT_SEL10</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe34</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_CTR10</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe35</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_EVNT_SEL11</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe36</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_CTR11</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe37</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_EVNT_SEL12</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe38</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_CTR12</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe39</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_EVNT_SEL13</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe3a</span>;

<span class='doccomment'>/// Uncore R-box 1perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_CTR13</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe3b</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_EVNT_SEL14</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe3c</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_CTR14</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe3d</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_EVNT_SEL15</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe3e</span>;

<span class='doccomment'>/// Uncore R-box 1 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_R1_PMON_CTR15</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe3f</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon local box match MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_MATCH</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe45</span>;

<span class='doccomment'>/// Uncore B-box 0 perfmon local box mask MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B0_PMON_MASK</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe46</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon local box match MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_MATCH</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe49</span>;

<span class='doccomment'>/// Uncore S-box 0 perfmon local box mask MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S0_PMON_MASK</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe4a</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon local box match MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_MATCH</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe4d</span>;

<span class='doccomment'>/// Uncore B-box 1 perfmon local box mask MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_B1_PMON_MASK</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe4e</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon local box address match/mask config MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_MM_CONFIG</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe54</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon local box address match MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_ADDR_MATCH</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe55</span>;

<span class='doccomment'>/// Uncore M-box 0 perfmon local box address mask MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M0_PMON_ADDR_MASK</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe56</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon local box match MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_MATCH</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe59</span>;

<span class='doccomment'>/// Uncore S-box 1 perfmon local box mask MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_S1_PMON_MASK</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe5a</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon local box address match/mask config MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_MM_CONFIG</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe5c</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon local box address match MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_ADDR_MATCH</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe5d</span>;

<span class='doccomment'>/// Uncore M-box 1 perfmon local box address mask MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_M1_PMON_ADDR_MASK</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xe5e</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf40</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf41</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf42</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf50</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf51</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf52</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf53</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf54</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf55</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf56</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf57</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf58</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf59</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf5a</span>;

<span class='doccomment'>/// Uncore C-box 8 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C8_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xf5b</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon local box control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_BOX_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfc0</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon local box status MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_BOX_STATUS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfc1</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon local box overflow control MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_BOX_OVF_CTRL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfc2</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_EVNT_SEL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfd0</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_CTR0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfd1</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_EVNT_SEL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfd2</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_CTR1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfd3</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_EVNT_SEL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfd4</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_CTR2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfd5</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_EVNT_SEL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfd6</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_CTR3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfd7</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_EVNT_SEL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfd8</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_CTR4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfd9</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon event select MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_EVNT_SEL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfda</span>;

<span class='doccomment'>/// Uncore C-box 9 perfmon counter MSR.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_C9_PMON_CTR5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xfdb</span>;

<span class='doccomment'>/// GBUSQ Event Control and Counter  Register (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EMON_L3_CTR_CTL0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107cc</span>;

<span class='doccomment'>/// IFSB BUSQ Event Control and Counter  Register (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IFSB_BUSQ0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107cc</span>;

<span class='doccomment'>/// GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EMON_L3_CTR_CTL1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107cd</span>;

<span class='doccomment'>/// IFSB BUSQ Event Control and Counter Register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IFSB_BUSQ1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107cd</span>;

<span class='doccomment'>/// GSNPQ Event Control and Counter  Register (R/W)  See Section 18.17, Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EMON_L3_CTR_CTL2</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107ce</span>;

<span class='doccomment'>/// IFSB SNPQ Event Control and Counter  Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IFSB_SNPQ0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107ce</span>;

<span class='doccomment'>/// GSNPQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EMON_L3_CTR_CTL3</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107cf</span>;

<span class='doccomment'>/// IFSB SNPQ Event Control and Counter  Register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IFSB_SNPQ1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107cf</span>;

<span class='doccomment'>/// EFSB DRDY Event Control and Counter Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EFSB_DRDY0</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107d0</span>;

<span class='doccomment'>/// FSB Event Control and Counter Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EMON_L3_CTR_CTL4</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107d0</span>;

<span class='doccomment'>/// EFSB DRDY Event Control and Counter  Register (R/W)</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EFSB_DRDY1</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107d1</span>;

<span class='doccomment'>/// FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EMON_L3_CTR_CTL5</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107d1</span>;

<span class='doccomment'>/// FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EMON_L3_CTR_CTL6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107d2</span>;

<span class='doccomment'>/// IFSB Latency Event Control Register  (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IFSB_CTL6</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107d2</span>;

<span class='doccomment'>/// FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EMON_L3_CTR_CTL7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107d3</span>;

<span class='doccomment'>/// IFSB Latency Event Counter Register  (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_IFSB_CNTR7</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107d3</span>;

<span class='doccomment'>/// L3/FSB Common Control Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>MSR_EMON_L3_GL_CTL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x107d8</span>;

<span class='doccomment'>/// If (  CPUID.80000001.EDX.[bit  20] or  CPUID.80000001.EDX.[bit 29])</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_EFER</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc0000080</span>;

<span class='doccomment'>/// System Call Target Address (R/W)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_STAR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc0000081</span>;

<span class='doccomment'>/// IA-32e Mode System Call Target Address (R/W)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_LSTAR</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc0000082</span>;

<span class='doccomment'>/// System Call Flag Mask (R/W)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_FMASK</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc0000084</span>;

<span class='doccomment'>/// Map of BASE Address of FS (R/W)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_FS_BASE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc0000100</span>;

<span class='doccomment'>/// Map of BASE Address of GS (R/W)  See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_GS_BASE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc0000101</span>;

<span class='doccomment'>/// If  CPUID.80000001.EDX.[bit  29] = 1</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_KERNEL_GS_BASE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc0000102</span>;

<span class='doccomment'>/// Swap Target of BASE Address of GS (R/W) See Table 35-2.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_KERNEL_GSBASE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc0000102</span>;

<span class='doccomment'>/// AUXILIARY TSC Signature. (R/W) See Table 35-2 and Section  17.13.2, IA32_TSC_AUX Register and RDTSCP Support.</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>IA32_TSC_AUX</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xc0000103</span>;
</pre>
</section>
    <section id='search' class="content hidden"></section>

    <section class="footer"></section>

    <aside id="help" class="hidden">
        <div>
            <h1 class="hidden">Help</h1>

            <div class="shortcuts">
                <h2>Keyboard Shortcuts</h2>

                <dl>
                    <dt>?</dt>
                    <dd>Show this help dialog</dd>
                    <dt>S</dt>
                    <dd>Focus the search field</dd>
                    <dt>&larrb;</dt>
                    <dd>Move up in search results</dd>
                    <dt>&rarrb;</dt>
                    <dd>Move down in search results</dd>
                    <dt>&#9166;</dt>
                    <dd>Go to active search result</dd>
                </dl>
            </div>

            <div class="infos">
                <h2>Search Tricks</h2>

                <p>
                    Prefix searches with a type followed by a colon (e.g.
                    <code>fn:</code>) to restrict the search to a given type.
                </p>

                <p>
                    Accepted types are: <code>fn</code>, <code>mod</code>,
                    <code>struct</code>, <code>enum</code>,
                    <code>trait</code>, <code>type</code>, <code>macro</code>,
                    and <code>const</code>.
                </p>

                <p>
                    Search functions by type signature (e.g.
                    <code>vec -> usize</code> or <code>* -> vec</code>)
                </p>
            </div>
        </div>
    </aside>

    

    <script>
        window.rootPath = "../../";
        window.currentCrate = "x86";
        window.playgroundUrl = "";
    </script>
    <script src="../../jquery.js"></script>
    <script src="../../main.js"></script>
    
    <script defer src="../../search-index.js"></script>
</body>
</html>