<!doctype html><html><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1"><link rel=stylesheet href=/css/style.css><link rel=stylesheet href=https://gcore.jsdelivr.net/npm/lxgw-wenkai-lite-webfont@1.1.0/style.css><title>ARMv8 内存模型</title></head><body><div id=app><div id=sideContainer class=side-container><div class=nav-link-list><div class="a-block nav-link-item" href>BACK</div><div class="a-block nav-link-item"><a href=/posts>最近修改</a></div><div class="a-block nav-link-item"><a href=/categories>分类 Categories</a></div><div class="a-block nav-link-item"><a href=/tags>标签 Tags</a></div><div class="a-block nav-link-item"><a href=/index.xml>RSS Feed</a></div></div></div><div id=extraContainer class=extra-container><div class="a-block nav-link-item" href><div id=fastSearch><input id=searchInput placeholder="Press '/' to focus on me"><ul id=searchResults></ul></div></div><div class="toc animated-visibility" :class="{ invisible: scrollY <= 140 }"><div class=toc><details><summary accesskey=c title="(Alt + C)"><span class=details>Table of Contents</span></summary><div class=inner><ul><li><a href=#%e4%b8%ba%e4%bb%80%e4%b9%88%e8%a6%81%e5%85%b3%e5%bf%83%e5%86%85%e5%ad%98%e6%a8%a1%e5%9e%8b aria-label=为什么要关心内存模型>为什么要关心内存模型</a></li><li><a href=#%e5%90%84%e7%a7%8d%e5%86%85%e5%ad%98%e6%a8%a1%e5%9e%8b aria-label=各种内存模型>各种内存模型</a><ul><li><a href=#%e9%a1%ba%e5%ba%8f%e4%b8%80%e8%87%b4%e6%80%a7%e6%a8%a1%e5%9e%8b-sequential-consistency-model aria-label="顺序一致性模型 Sequential Consistency Model">顺序一致性模型 Sequential Consistency Model</a></li><li><a href=#%e5%ae%bd%e6%9d%be%e4%b8%80%e8%87%b4%e6%80%a7%e6%a8%a1%e5%9e%8b-relaxed-consistency-model aria-label="宽松一致性模型 Relaxed Consistency Model">宽松一致性模型 Relaxed Consistency Model</a></li></ul></li><li><a href=#%e5%ae%bd%e6%9d%be%e5%86%85%e5%ad%98%e6%a8%a1%e5%9e%8b%e4%b8%8b%e5%87%a0%e7%a7%8d%e4%bf%9d%e8%af%81%e6%ad%a3%e7%a1%ae%e6%80%a7%e6%8e%aa%e6%96%bd aria-label=宽松内存模型下几种保证正确性措施>宽松内存模型下几种保证正确性措施</a><ul><li><a href=#volatile-%e5%85%b3%e9%94%ae%e5%ad%97 aria-label="&amp;ldquo;volatile&amp;rdquo; 关键字">&ldquo;volatile&rdquo; 关键字</a></li><li><a href=#%e5%86%85%e5%ad%98%e5%b1%8f%e9%9a%9c-memory-barrier aria-label="内存屏障 Memory Barrier">内存屏障 Memory Barrier</a><ul><li><a href=#aarch64-%e5%86%85%e5%ad%98%e5%b1%8f%e9%9a%9c%e6%8c%87%e4%bb%a4 aria-label="AArch64 内存屏障指令">AArch64 内存屏障指令</a><ul><li><a href=#isb aria-label=ISB>ISB</a></li><li><a href=#dmb aria-label=DMB>DMB</a></li><li><a href=#dsb aria-label=DSB>DSB</a></li><li><a href=#%e5%8d%95%e5%90%91%e5%b1%8f%e9%9a%9c%e6%8c%87%e4%bb%a4-ldarstlr aria-label="单向屏障指令 LDAR/STLR">单向屏障指令 LDAR/STLR</a></li></ul></li></ul></li><li><a href=#%e7%8b%ac%e5%8d%a0%e8%ae%bf%e9%97%ae%e6%8c%87%e4%bb%a4 aria-label=独占访问指令??>独占访问指令??</a></li></ul></li></ul></div></details></div></div></div><script src=/js/fuse.js></script>
<script src=/js/fastsearch.js></script><main class=container><article><header><div class=post-title>ARMv8 内存模型</div></header><h1 id=为什么要关心内存模型>为什么要关心内存模型</h1><p>内存模型是一个约定或者规则, 是体系结构决定的，定义了内存的某些属性和行为。
一般各个架构之间有所不同，比如 ARM 会做合并访存、乱序执行这类优化方法。</p><p>所以，某些情况下，指令的执行顺序可能不与你程序设计的一模一样，只是为你呈现的结果相同罢了。
当然这里边还有编译器来优化（捣乱 hh）。</p><p>一般程序无需关心内存模型带来的差异，除非你从事底层软件开发（嵌入式开发）这种需要和寄存器打交道，
涉及系统底层机制的实现时，你必须按照内存模型来合理的规划你的程序。</p><h1 id=各种内存模型>各种内存模型</h1><p>不同的处理器架构有不同的内存模型.</p><ul><li>例如, ARM 架构可能优化内存读写指令的顺序, 但是 X86/64 架构通常不会这样做.</li><li>X86 架构的每次内存加载指令都带有 acquire 语义, 每次写内存都带有 release 语义. ARM 架构就不一定, 拿 ARMv8 来说, 仅有<code>LDRA/STRL</code>指令带有此含义.</li></ul><blockquote><p>我们称类似 ARM 架构行为的内存模型为 <strong>Relaxed Memory Model</strong></p></blockquote><blockquote><p>将 X86/64 上稳定运行的 Lock-free 的代码搬到 ARM 上, 就不一定是可行的.</p></blockquote><h2 id=顺序一致性模型-sequential-consistency-model>顺序一致性模型 Sequential Consistency Model</h2><p>指令的执行顺序总是和可执行文件一致.不论是否存在内存访问指令重排等优化操作.</p><p>举个例子,</p><ul><li>先写后读内存的模型中, 总是能实现读内存时值是新的(不会被优化成先读后写).</li><li>多条<code>ldr</code>指令的执行顺序也是严格按照程序所写</li></ul><blockquote><p>多处理器环境下, 每个核的执行顺序都是可执行文件中的指令顺序. 多核之间的同步需要程序员来保证.</p></blockquote><h2 id=宽松一致性模型-relaxed-consistency-model>宽松一致性模型 Relaxed Consistency Model</h2><p>各种优化 buff 叠满，一般加载/存储指令的执行顺序不能保证，需要程序员自行维护。</p><p>这种宽泛的规则，给了处理器很大自主决定空间，它可以根据当前的情况决定是不是如何处理你的访存指令。</p><h1 id=宽松内存模型下几种保证正确性措施>宽松内存模型下几种保证正确性措施</h1><h2 id=volatile-关键字>&ldquo;volatile&rdquo; 关键字</h2><blockquote><p>这里对<code>volatile</code>的描述都是基于 C 语言的.</p><p>volatile(JAVA) != volatile(C/C++)</p><p>volatile(JAVA) == atomic(C/C++)</p></blockquote><p><strong>volatile</strong>解决的是<strong>编译器</strong>的过度优化问题，
添加了<code>volatile</code>关键字表示该变量可能随时被改变, 即便当前的程序中没有体现,
也可能被其他的线程修改，或者对于寄存器来说自身就会发生变化。</p><p>对于添加<code>volatile</code>关键字的变量, 编译器会严格按照你所写的来编译:</p><ol><li>不会删除内存分配</li><li>不会在寄存器中缓存变量, 每次访问都会重新读内存.</li><li>不会改变赋值的顺序</li></ol><p>看一个未添加<code>volatile</code>关键字可能导致的问题: 下面是一个简单的函数, 作用是为在等到设备完成当前任务后关闭设备.</p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#888;font-weight:700>void</span> <span style=color:#06b;font-weight:700>poweroff</span>(dev_t ID, reg_addr_t *busy) {
</span></span><span style=display:flex><span>    <span style=color:#080;font-weight:700>while</span>(*busy)
</span></span><span style=display:flex><span>        ;
</span></span><span style=display:flex><span>    poweroff();
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><p>看上去似乎是正确的, 但"过于聪明"的编译器可能让这段程序失效. 编译器总认为我们的程序是<em>单线程</em>的, 即没有人会来修改<code>busy</code>. 这种过分的优化导致汇编的结果仅仅读<code>busy</code>一次, 然后陷入死循环. 显然不是我们想要的.</p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#888;font-weight:700>void</span> <span style=color:#06b;font-weight:700>poweroff</span>(dev_t ID, reg_addr_t *busy) {
</span></span><span style=display:flex><span>    <span style=color:#080;font-weight:700>if</span> (busy) do_endless_while();
</span></span><span style=display:flex><span>    poweroff();
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><p>对关键的<code>busy</code>变量添加<code>volatile</code>关键字将拯救我们!</p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#888;font-weight:700>void</span> <span style=color:#06b;font-weight:700>poweroff</span>(dev_t ID, reg_addr_t <span style=color:#080;font-weight:700>volatile</span> *busy) {
</span></span><span style=display:flex><span>    <span style=color:#080;font-weight:700>while</span>(busy)
</span></span><span style=display:flex><span>        ;
</span></span><span style=display:flex><span>    poweroff();
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><blockquote><p>延申阅读材料: 为什么大部分情况下使用<code>volatile</code>关键字都是错误的. 只要锁正确实现, 那么被锁锁住的变量就完全不需要<code>volatile</code>来声明, 因为获得锁时其他的 core 不能修改它. 这是锁来保证的, 不应该添加多次一举的 volatile!</p><p><a href=https://www.kernel.org/doc/html/latest/process/volatile-considered-harmful.html>Why the “volatile” type class should not be used — The Linux Kernel documentation</a></p></blockquote><blockquote><p>内敛汇编中的 volatile</p></blockquote><blockquote><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#080;font-weight:700>asm</span> <span style=color:#06b;font-weight:700>volatile</span>(<span style=color:#d20;background-color:#fff0f0>&#34;&#34;</span>:::<span style=color:#d20;background-color:#fff0f0>&#34;memory&#34;</span>);
</span></span></code></pre></div><ul><li><code>volatile</code> 向<strong>编译器</strong>说明禁止内敛的语句与其他语句 reorder。但不能保证内部 reorder，
那是下面<em>内存屏障</em>的任务</li><li><code>"memory"</code> 向<strong>编译器</strong>说明对于所有内存访问操作，不能使用 asm 之前预加载到寄存器中的值
，而必须在 asm 内部重新加载。保证其内部访问内存值具有可见性和正确性。</li></ul></blockquote><h2 id=内存屏障-memory-barrier>内存屏障 Memory Barrier</h2><p>对于可执行文件中的指令顺序, CPU并不会严格的依次执行, 而是进行更底层的"优化"来保证高效率, 即CPU乱序执行(Out of order)。 <strong>内存屏障指令能够保证乱序执行不会跨过该指令</strong>。</p><p>正如下面的例子, 两条指令之间没有<a href=https://en.wikipedia.org/wiki/Data_dependency>数据相关</a>, 所以指令执行的顺序是不确定的.</p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback><span style=display:flex><span>ldr [x1], x2  # load   x2 -&gt; *x1
</span></span><span style=display:flex><span>str x3, [x4]  # store *x4 -&gt;  x3
</span></span></code></pre></div><p>而在指令中间插入一条内存屏障指令, 就能强制保证<em>内存屏障指令后面的指令不能先于其前面的指令执行</em>.</p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback><span style=display:flex><span>ldr [x1], x2  # load   x2 -&gt; *x1
</span></span><span style=display:flex><span># An Memory Barrier Instruction
</span></span><span style=display:flex><span>str x3, [x4]  # store *x4 -&gt;  x3
</span></span></code></pre></div><h3 id=aarch64-内存屏障指令>AArch64 内存屏障指令</h3><p>AArch64 提供了三种类型的屏障指令, 其中<code>DMB</code>和<code>DSB</code>属于<em>内存屏障指令</em>:</p><ul><li>ISB(指令同步屏障)</li><li>DMB(数据内存屏障)</li><li>DSB(数据同步屏障)</li></ul><h4 id=isb>ISB</h4><p>字面翻译为指令同步, 执行后指令流水线被刷新, 后续的指令需要再次fetch. 实际上可以理解为上下文同步. ARMv8将上下文定义为<em>系统寄存器</em>的状态, 并将<strong>上下文更改操作</strong>定义为: Cache, TLB和分支预测器的维护操作, 或对系统寄存器的修改.</p><p>这些上下文更改操作对其后的指令来说并不是立即可见的. 只有在发生上<em>上下文同步事件</em>之后才可见. 所有的上下文同步事件包括:</p><ul><li>发生异常</li><li>异常返回</li><li>执行<code>ISB</code>指令</li></ul><p>所以<code>ISB</code>的作用可以表示为: 同步<code>ISB</code>前面的上下文更改操作, 并刷新指令流水线, 确保后面的指令可见新的上下文.</p><p>所有的上下文更改后都需要添加<code>ISB</code>指令来保证后续指令执行时, 更改操作已经完成. The following example shows how to enable the floating-point unit and SIMD, which you can do in AArch64 by writing to bit [20] of the CPACR_EL1 register. The ISB is a context synchronization event that guarantees that the enable is complete before any subsequent FPU or NEON instructions are executed.</p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback><span style=display:flex><span>    MRS X1, CPACR_EL1         // Copy contents of CPACR to X1
</span></span><span style=display:flex><span>    ORR X1, X1, #(0x3 &lt;&lt; 20)  // Write to bit 20 of X1. (Enable FPU and SIMD)
</span></span><span style=display:flex><span>    MSR CPACR_EL1, X1         // Write contents of X1 to CPACR
</span></span><span style=display:flex><span>    ISB 
</span></span></code></pre></div><blockquote><p>This does not mean that an ISB is required after each instruction that modifies a processor register. For example, reads or writes to PSTATE fields, ELRs, SPs, and SPSRs always occur in program order relative to other instructions.</p></blockquote><h4 id=dmb>DMB</h4><p>内存屏障指令ARM的实现, 上面已经介绍过. 这里再给出一个例子:</p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback><span style=display:flex><span>    LDR X0, [X1]        // Must be seen by the memory system before the 
</span></span><span style=display:flex><span>                        // STR below. 
</span></span><span style=display:flex><span>    DMB ISHLD
</span></span><span style=display:flex><span>    ADD X2, #1          // May be executed before or after the memory 
</span></span><span style=display:flex><span>                        // system sees LDR.
</span></span><span style=display:flex><span>    STR X3, [X4]        // Must be seen by the memory system after the 
</span></span><span style=display:flex><span>                        // LDR above.
</span></span></code></pre></div><h4 id=dsb>DSB</h4><p>在<code>DMB</code>的基础上进一步阻止除了内存读/写外的其他指令. 如下示例保证<code>DC</code>的执行结果为<code>ADD</code>操作可见。</p><p>其后可以跟<code>SEV</code>指令, 它将等待此处理器发出的所有Cache、TLB和分支预测器维护操作完成.</p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback><span style=display:flex><span>    DC ISW, X5              // operation must have completed before DSB can 
</span></span><span style=display:flex><span>                            // complete STR
</span></span><span style=display:flex><span>    STR X0, [X1]            // Access must have completed before DSB can complete 
</span></span><span style=display:flex><span>    DSB ISH
</span></span><span style=display:flex><span>    ADD X2, X2, #3          // Cannot be executed until DSB completes
</span></span></code></pre></div><blockquote><p>从上面的例子中可以看到，DMB和DSB指令接受一个参数, 用来指定生效的地址区域.</p><p><a href=https://developer.arm.com/documentation/100941/0101/Barriers>Learn the architecture - ARMv8-A memory systems</a></p></blockquote><h4 id=单向屏障指令-ldarstlr>单向屏障指令 LDAR/STLR</h4><p>上面介绍的屏障指令能够保证,: 程序中所有在屏障前面的内存访问在执行屏障指令之前那一刻对于所有的master都是可见的(visible). 说中国话就是指定内存域(通过屏障指令的参数指定)的访存指令不能够跨过屏障指令而乱序执行.</p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-makefile data-lang=makefile><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>LOAD</span>   <span style=color:#a61717;background-color:#e3d2d2>+&lt;--+</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>   <span style=color:#a61717;background-color:#e3d2d2>|</span> <span style=color:#a61717;background-color:#e3d2d2>valid</span> <span style=color:#a61717;background-color:#e3d2d2>reorder</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>STORE</span>  <span style=color:#a61717;background-color:#e3d2d2>+&lt;--+</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>DMB</span>    <span style=color:#a61717;background-color:#e3d2d2>|</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>LOAD</span>   <span style=color:#a61717;background-color:#e3d2d2>+&lt;--+</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>   <span style=color:#a61717;background-color:#e3d2d2>|</span> <span style=color:#a61717;background-color:#e3d2d2>valid</span> <span style=color:#a61717;background-color:#e3d2d2>reorder</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>LOAD</span>   <span style=color:#a61717;background-color:#e3d2d2>+&lt;--+</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>LOAD</span>   <span style=color:#a61717;background-color:#e3d2d2>+&lt;--+</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>   <span style=color:#a61717;background-color:#e3d2d2>|</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>STORE</span>  <span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>|</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>   <span style=color:#a61717;background-color:#e3d2d2>|</span> <span style=color:#a61717;background-color:#e3d2d2>invalid</span> <span style=color:#a61717;background-color:#e3d2d2>reorder</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>DMB</span>    <span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>|</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>   <span style=color:#a61717;background-color:#e3d2d2>|</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>LOAD</span>   <span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>|</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>   <span style=color:#a61717;background-color:#e3d2d2>|</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>|</span>   <span style=color:#a61717;background-color:#e3d2d2>LOAD</span>   <span style=color:#a61717;background-color:#e3d2d2>+&lt;--+</span>
</span></span><span style=display:flex><span><span style=color:#a61717;background-color:#e3d2d2>+----------+</span>
</span></span></code></pre></div><p>然而, 这种双向的barrier太过于严格, 以致于导致不少性能的损失. 所以, ARMv8提供给我们<em>单向的内存屏障指令</em>, <code>LDAR/STLR</code></p><p><strong>Load-Acquire (LDAR)</strong></p><p>限制程序中所有在<code>LDAR</code>指令之后的内存访问必须在执行完该<code>LDAR</code>指令后才对其他master可见.</p><p>用中国话说就是程序中所有在<code>LDAR</code>之后指令的内存访问都不能被execution-reorder到<code>LDAR</code>之前.</p><p>再通俗点, 就是仅仅设定了一个reorder的上限.</p><p><strong>Store-Release(STLR)</strong></p><p>可以对比<code>LDAR</code>, 限制程序中所有在<code>STLR</code>之前的访存操作必须在执行<code>STLR</code>之前就对其他master可见, 不能再往后延迟了, 通俗点说就是设置了reorder的下限.</p><p>用一张ARM用户编程手册中的图来解释, 黑色箭头代表每条指令最远能够reorder的路径.</p><figure><img src=/ldar_stlr.jpg width=60%></figure><h2 id=独占访问指令>独占访问指令??</h2></article></body><hr width=100% id=EOF><p style=color:#777>创建于: 2023-09-10T18:02:04, Lastmod: 2024-01-17T16:38:18</p><script src=/js/clipboard.js></script></main></div></body></html>