; NOTE: Assertions have been autogenerated by test/update_tpde_llc_test_checks.py UTC_ARGS: --version 5
; SPDX-FileCopyrightText: 2024 Tobias Schwarz <tobias.schwarz@tum.de>
;
; SPDX-License-Identifier: LicenseRef-Proprietary

; RUN: tpde-llc --target=x86_64 %s | %objdump | FileCheck %s -check-prefixes=X64
; RUN: tpde-llc --target=aarch64 %s | %objdump | FileCheck %s -check-prefixes=ARM64

; COM: ptr, cmp, new_val
define {i64, i1} @cmpxchg_mono_mono(ptr %0, i64 %1, i64 %2) {
; X64-LABEL: <cmpxchg_mono_mono>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rdx
; X64-NEXT:    sete cl
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x48]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <cmpxchg_mono_mono>:
; ARM64:         sub sp, sp, #0xd0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    cas x3, x2, [x0]
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xc8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xd0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i64 %1, i64 %2 monotonic monotonic
  ret {i64, i1} %r
}


define {i64, i1} @cmpxchg_acq_mono(ptr %0, i64 %1, i64 %2) {
; X64-LABEL: <cmpxchg_acq_mono>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rdx
; X64-NEXT:    sete cl
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x48]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <cmpxchg_acq_mono>:
; ARM64:         sub sp, sp, #0xd0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    casa x3, x2, [x0]
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xc8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xd0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i64 %1, i64 %2 acquire monotonic
  ret {i64, i1} %r
}

define {i64, i1} @cmpxchg_acq_acq(ptr %0, i64 %1, i64 %2) {
; X64-LABEL: <cmpxchg_acq_acq>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rdx
; X64-NEXT:    sete cl
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x48]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <cmpxchg_acq_acq>:
; ARM64:         sub sp, sp, #0xd0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    casa x3, x2, [x0]
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xc8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xd0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i64 %1, i64 %2 acquire acquire
  ret {i64, i1} %r
}


define {i64, i1} @cmpxchg_rel_mono(ptr %0, i64 %1, i64 %2) {
; X64-LABEL: <cmpxchg_rel_mono>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rdx
; X64-NEXT:    sete cl
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x48]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <cmpxchg_rel_mono>:
; ARM64:         sub sp, sp, #0xd0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    casl x3, x2, [x0]
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xc8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xd0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i64 %1, i64 %2 release monotonic
  ret {i64, i1} %r
}

define {i64, i1} @cmpxchg_rel_acq(ptr %0, i64 %1, i64 %2) {
; X64-LABEL: <cmpxchg_rel_acq>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rdx
; X64-NEXT:    sete cl
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x48]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <cmpxchg_rel_acq>:
; ARM64:         sub sp, sp, #0xd0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    casal x3, x2, [x0]
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xc8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xd0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i64 %1, i64 %2 release acquire
  ret {i64, i1} %r
}


define {i64, i1} @cmpxchg_acqrel_mono(ptr %0, i64 %1, i64 %2) {
; X64-LABEL: <cmpxchg_acqrel_mono>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rdx
; X64-NEXT:    sete cl
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x48]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <cmpxchg_acqrel_mono>:
; ARM64:         sub sp, sp, #0xd0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    casal x3, x2, [x0]
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xc8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xd0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i64 %1, i64 %2 acq_rel monotonic
  ret {i64, i1} %r
}

define {i64, i1} @cmpxchg_acqrel_acq(ptr %0, i64 %1, i64 %2) {
; X64-LABEL: <cmpxchg_acqrel_acq>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rdx
; X64-NEXT:    sete cl
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x48]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <cmpxchg_acqrel_acq>:
; ARM64:         sub sp, sp, #0xd0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    casal x3, x2, [x0]
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xc8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xd0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i64 %1, i64 %2 acq_rel acquire
  ret {i64, i1} %r
}


define {i64, i1} @cmpxchg_seqcst_mono(ptr %0, i64 %1, i64 %2) {
; X64-LABEL: <cmpxchg_seqcst_mono>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rdx
; X64-NEXT:    sete cl
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x48]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <cmpxchg_seqcst_mono>:
; ARM64:         sub sp, sp, #0xd0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    casal x3, x2, [x0]
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xc8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xd0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i64 %1, i64 %2 seq_cst monotonic
  ret {i64, i1} %r
}

define {i64, i1} @cmpxchg_seqcst_acq(ptr %0, i64 %1, i64 %2) {
; X64-LABEL: <cmpxchg_seqcst_acq>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rdx
; X64-NEXT:    sete cl
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x48]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <cmpxchg_seqcst_acq>:
; ARM64:         sub sp, sp, #0xd0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    casal x3, x2, [x0]
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xc8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xd0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i64 %1, i64 %2 seq_cst acquire
  ret {i64, i1} %r
}

define {i64, i1} @cmpxchg_seqcst_seqcst(ptr %0, i64 %1, i64 %2) {
; X64-LABEL: <cmpxchg_seqcst_seqcst>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rdx
; X64-NEXT:    sete cl
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x48]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <cmpxchg_seqcst_seqcst>:
; ARM64:         sub sp, sp, #0xd0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    casal x3, x2, [x0]
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xc8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xd0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i64 %1, i64 %2 seq_cst seq_cst
  ret {i64, i1} %r
}


; COM: ptr, cmp, new_val
define {i32, i1} @cmpxchg_mono_mono32(ptr %0, i32 %1, i32 %2) {
; X64-LABEL: <cmpxchg_mono_mono32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    mov eax, esi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], edx
; X64-NEXT:    sete cl
; X64-NEXT:    mov eax, eax
; X64-NEXT:    mov eax, ecx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x3c]
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax + rax]
;
; ARM64-LABEL: <cmpxchg_mono_mono32>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    cas w3, w2, [x0]
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xb4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i32 %1, i32 %2 monotonic monotonic
  ret {i32, i1} %r
}


define {i32, i1} @cmpxchg_acq_mono32(ptr %0, i32 %1, i32 %2) {
; X64-LABEL: <cmpxchg_acq_mono32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    mov eax, esi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], edx
; X64-NEXT:    sete cl
; X64-NEXT:    mov eax, eax
; X64-NEXT:    mov eax, ecx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x3c]
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax + rax]
;
; ARM64-LABEL: <cmpxchg_acq_mono32>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    casa w3, w2, [x0]
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xb4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i32 %1, i32 %2 acquire monotonic
  ret {i32, i1} %r
}

define {i32, i1} @cmpxchg_acq_acq32(ptr %0, i32 %1, i32 %2) {
; X64-LABEL: <cmpxchg_acq_acq32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    mov eax, esi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], edx
; X64-NEXT:    sete cl
; X64-NEXT:    mov eax, eax
; X64-NEXT:    mov eax, ecx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x3c]
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax + rax]
;
; ARM64-LABEL: <cmpxchg_acq_acq32>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    casa w3, w2, [x0]
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xb4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i32 %1, i32 %2 acquire acquire
  ret {i32, i1} %r
}


define {i32, i1} @cmpxchg_rel_mono32(ptr %0, i32 %1, i32 %2) {
; X64-LABEL: <cmpxchg_rel_mono32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    mov eax, esi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], edx
; X64-NEXT:    sete cl
; X64-NEXT:    mov eax, eax
; X64-NEXT:    mov eax, ecx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x3c]
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax + rax]
;
; ARM64-LABEL: <cmpxchg_rel_mono32>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    casl w3, w2, [x0]
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xb4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i32 %1, i32 %2 release monotonic
  ret {i32, i1} %r
}

define {i32, i1} @cmpxchg_rel_acq32(ptr %0, i32 %1, i32 %2) {
; X64-LABEL: <cmpxchg_rel_acq32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    mov eax, esi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], edx
; X64-NEXT:    sete cl
; X64-NEXT:    mov eax, eax
; X64-NEXT:    mov eax, ecx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x3c]
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax + rax]
;
; ARM64-LABEL: <cmpxchg_rel_acq32>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    casal w3, w2, [x0]
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xb4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i32 %1, i32 %2 release acquire
  ret {i32, i1} %r
}


define {i32, i1} @cmpxchg_acqrel_mono32(ptr %0, i32 %1, i32 %2) {
; X64-LABEL: <cmpxchg_acqrel_mono32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    mov eax, esi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], edx
; X64-NEXT:    sete cl
; X64-NEXT:    mov eax, eax
; X64-NEXT:    mov eax, ecx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x3c]
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax + rax]
;
; ARM64-LABEL: <cmpxchg_acqrel_mono32>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    casal w3, w2, [x0]
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xb4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i32 %1, i32 %2 acq_rel monotonic
  ret {i32, i1} %r
}

define {i32, i1} @cmpxchg_acqrel_acq32(ptr %0, i32 %1, i32 %2) {
; X64-LABEL: <cmpxchg_acqrel_acq32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    mov eax, esi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], edx
; X64-NEXT:    sete cl
; X64-NEXT:    mov eax, eax
; X64-NEXT:    mov eax, ecx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x3c]
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax + rax]
;
; ARM64-LABEL: <cmpxchg_acqrel_acq32>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    casal w3, w2, [x0]
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xb4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i32 %1, i32 %2 acq_rel acquire
  ret {i32, i1} %r
}


define {i32, i1} @cmpxchg_seqcst_mono32(ptr %0, i32 %1, i32 %2) {
; X64-LABEL: <cmpxchg_seqcst_mono32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    mov eax, esi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], edx
; X64-NEXT:    sete cl
; X64-NEXT:    mov eax, eax
; X64-NEXT:    mov eax, ecx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x3c]
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax + rax]
;
; ARM64-LABEL: <cmpxchg_seqcst_mono32>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    casal w3, w2, [x0]
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xb4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i32 %1, i32 %2 seq_cst monotonic
  ret {i32, i1} %r
}

define {i32, i1} @cmpxchg_seqcst_acq32(ptr %0, i32 %1, i32 %2) {
; X64-LABEL: <cmpxchg_seqcst_acq32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    mov eax, esi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], edx
; X64-NEXT:    sete cl
; X64-NEXT:    mov eax, eax
; X64-NEXT:    mov eax, ecx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x3c]
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax + rax]
;
; ARM64-LABEL: <cmpxchg_seqcst_acq32>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    casal w3, w2, [x0]
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xb4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i32 %1, i32 %2 seq_cst acquire
  ret {i32, i1} %r
}

define {i32, i1} @cmpxchg_seqcst_seqcst32(ptr %0, i32 %1, i32 %2) {
; X64-LABEL: <cmpxchg_seqcst_seqcst32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    mov eax, esi
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], edx
; X64-NEXT:    sete cl
; X64-NEXT:    mov eax, eax
; X64-NEXT:    mov eax, ecx
; X64-NEXT:    movzx edx, byte ptr [rbp - 0x3c]
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <cmpxchg_seqcst_seqcst32>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    casal w3, w2, [x0]
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    cset w0, eq
; ARM64-NEXT:    ldrb w1, [x29, #0xb4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = cmpxchg ptr %0, i32 %1, i32 %2 seq_cst seq_cst
  ret {i32, i1} %r
}
