-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Sat Mar 28 13:20:37 2020
-- Host        : DESKTOP-L3OMJC1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_v_rgb2ycrcb_0_0_sim_netlist.vhdl
-- Design      : design_1_v_rgb2ycrcb_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s100fgga676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_decoder is
  port (
    ipif_proc_CS : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \AXI4_LITE_INTERFACE.ipif_RdAck_reg\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.ipif_WrAck_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC;
    ipif_RdAck : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    ipif_WrAck : in STD_LOGIC;
    s_axi_awready : in STD_LOGIC;
    s_axi_awready_0 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_decoder is
  signal \^axi4_lite_interface.ipif_rdack_reg\ : STD_LOGIC;
  signal \^axi4_lite_interface.ipif_wrack_reg\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].cs_out_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^ipif_proc_cs\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal s_axi_wready_INST_0_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[1].cs_out_i[1]_i_1\ : label is "soft_lutpair0";
begin
  \AXI4_LITE_INTERFACE.ipif_RdAck_reg\ <= \^axi4_lite_interface.ipif_rdack_reg\;
  \AXI4_LITE_INTERFACE.ipif_WrAck_reg\ <= \^axi4_lite_interface.ipif_wrack_reg\;
  ipif_proc_CS(1 downto 0) <= \^ipif_proc_cs\(1 downto 0);
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \MEM_DECODE_GEN[0].cs_out_i[0]_i_2_n_0\,
      I1 => aresetn,
      I2 => \^axi4_lite_interface.ipif_rdack_reg\,
      I3 => \^axi4_lite_interface.ipif_wrack_reg\,
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1000"
    )
        port map (
      I0 => D(1),
      I1 => D(0),
      I2 => D(2),
      I3 => Q,
      I4 => \^ipif_proc_cs\(1),
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_2_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\,
      Q => \^ipif_proc_cs\(1),
      R => '0'
    );
\MEM_DECODE_GEN[1].cs_out_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \MEM_DECODE_GEN[1].cs_out_i[1]_i_2_n_0\,
      I1 => aresetn,
      I2 => \^axi4_lite_interface.ipif_rdack_reg\,
      I3 => \^axi4_lite_interface.ipif_wrack_reg\,
      O => \MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0\
    );
\MEM_DECODE_GEN[1].cs_out_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => D(1),
      I1 => D(2),
      I2 => Q,
      I3 => \^ipif_proc_cs\(0),
      O => \MEM_DECODE_GEN[1].cs_out_i[1]_i_2_n_0\
    );
\MEM_DECODE_GEN[1].cs_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0\,
      Q => \^ipif_proc_cs\(0),
      R => '0'
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => ipif_RdAck,
      I1 => s_axi_arready,
      I2 => s_axi_wready_INST_0_i_1_n_0,
      I3 => s_axi_wready_INST_0_i_2_n_0,
      O => \^axi4_lite_interface.ipif_rdack_reg\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => ipif_WrAck,
      I1 => s_axi_awready,
      I2 => s_axi_wready_INST_0_i_1_n_0,
      I3 => s_axi_wready_INST_0_i_2_n_0,
      O => \^axi4_lite_interface.ipif_wrack_reg\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_awready_0(8),
      I1 => s_axi_awready_0(7),
      I2 => s_axi_awready_0(4),
      I3 => s_axi_awready_0(5),
      I4 => s_axi_awready_0(6),
      O => s_axi_wready_INST_0_i_1_n_0
    );
s_axi_wready_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => s_axi_awready_0(1),
      I1 => s_axi_awready_0(9),
      I2 => s_axi_awready_0(0),
      I3 => s_axi_awready_0(3),
      I4 => s_axi_awready_0(2),
      O => s_axi_wready_INST_0_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi4s_control is
  port (
    master_en : out STD_LOGIC;
    eol_late_i_reg_0 : out STD_LOGIC;
    sof_early_i_reg_0 : out STD_LOGIC;
    sof_late_i_reg_0 : out STD_LOGIC;
    da : out STD_LOGIC_VECTOR ( 1 downto 0 );
    intc_if : out STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_wr_i : out STD_LOGIC;
    aclken_0 : out STD_LOGIC;
    fifo_rd_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wen : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclken : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \col_cnt_reg[3]_0\ : in STD_LOGIC;
    \col_cnt_reg[3]_1\ : in STD_LOGIC;
    \GenerateDoutWriteFirstB.t_qb_reg[25]\ : in STD_LOGIC;
    core_d_out : in STD_LOGIC;
    t_qb : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi4s_control;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi4s_control is
  signal \^aclken_0\ : STD_LOGIC;
  signal active_cols_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \active_cols_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \active_cols_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \active_cols_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \active_cols_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \active_cols_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \active_cols_2_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \active_cols_2_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \active_cols_2_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \active_cols_2_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \active_cols_2_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \active_cols_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \active_cols_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \active_cols_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \active_cols_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \active_cols_2_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \active_cols_2_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \active_cols_2_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \active_cols_2_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal col_cnt : STD_LOGIC;
  signal \col_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_6_n_0\ : STD_LOGIC;
  signal \col_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \col_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt_reg[12]_i_8_n_1\ : STD_LOGIC;
  signal \col_cnt_reg[12]_i_8_n_2\ : STD_LOGIC;
  signal \col_cnt_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \col_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \col_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \col_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \col_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \col_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \col_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal core_en_i : STD_LOGIC;
  signal core_en_i_i_1_n_0 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal eof_i_i_1_n_0 : STD_LOGIC;
  signal eol_early_i0 : STD_LOGIC;
  signal eol_early_i_i_1_n_0 : STD_LOGIC;
  signal eol_expected : STD_LOGIC;
  signal eol_expected0 : STD_LOGIC;
  signal eol_expected_d : STD_LOGIC;
  signal eol_expected_d_i_1_n_0 : STD_LOGIC;
  signal eol_late_i3_out : STD_LOGIC;
  signal eol_late_i_i_2_n_0 : STD_LOGIC;
  signal eol_late_i_i_3_n_0 : STD_LOGIC;
  signal \^eol_late_i_reg_0\ : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp1_out : STD_LOGIC;
  signal eqOp_0 : STD_LOGIC;
  signal \eqOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal eqOp_carry_i_1_n_0 : STD_LOGIC;
  signal eqOp_carry_i_2_n_0 : STD_LOGIC;
  signal eqOp_carry_i_3_n_0 : STD_LOGIC;
  signal eqOp_carry_i_4_n_0 : STD_LOGIC;
  signal eqOp_carry_n_0 : STD_LOGIC;
  signal eqOp_carry_n_1 : STD_LOGIC;
  signal eqOp_carry_n_2 : STD_LOGIC;
  signal eqOp_carry_n_3 : STD_LOGIC;
  signal \eqOp_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal fifo_rd_d : STD_LOGIC;
  signal fifo_rd_d_i_1_n_0 : STD_LOGIC;
  signal fifo_rd_i : STD_LOGIC;
  signal fifo_rd_i0 : STD_LOGIC;
  signal fifo_rd_i_i_1_n_0 : STD_LOGIC;
  signal \^fifo_rd_i_reg_0\ : STD_LOGIC;
  signal \^fifo_wr_i\ : STD_LOGIC;
  signal fifo_wr_i_i_10_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_11_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_12_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_13_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_14_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_1_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_4_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_5_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_6_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_7_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_8_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_9_n_0 : STD_LOGIC;
  signal fifo_wr_i_reg_i_2_n_2 : STD_LOGIC;
  signal fifo_wr_i_reg_i_2_n_3 : STD_LOGIC;
  signal fifo_wr_i_reg_i_3_n_0 : STD_LOGIC;
  signal fifo_wr_i_reg_i_3_n_1 : STD_LOGIC;
  signal fifo_wr_i_reg_i_3_n_2 : STD_LOGIC;
  signal fifo_wr_i_reg_i_3_n_3 : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal \geqOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_n_2\ : STD_LOGIC;
  signal \geqOp_carry__0_n_3\ : STD_LOGIC;
  signal geqOp_carry_i_1_n_0 : STD_LOGIC;
  signal geqOp_carry_i_2_n_0 : STD_LOGIC;
  signal geqOp_carry_i_3_n_0 : STD_LOGIC;
  signal geqOp_carry_i_4_n_0 : STD_LOGIC;
  signal geqOp_carry_i_5_n_0 : STD_LOGIC;
  signal geqOp_carry_i_6_n_0 : STD_LOGIC;
  signal geqOp_carry_i_7_n_0 : STD_LOGIC;
  signal geqOp_carry_i_8_n_0 : STD_LOGIC;
  signal geqOp_carry_n_0 : STD_LOGIC;
  signal geqOp_carry_n_1 : STD_LOGIC;
  signal geqOp_carry_n_2 : STD_LOGIC;
  signal geqOp_carry_n_3 : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal gtOp18_in : STD_LOGIC;
  signal gtOp19_in : STD_LOGIC;
  signal gtOp21_in : STD_LOGIC;
  signal gtOp22_in : STD_LOGIC;
  signal \gtOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_n_2\ : STD_LOGIC;
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal gtOp_carry_i_1_n_0 : STD_LOGIC;
  signal gtOp_carry_i_2_n_0 : STD_LOGIC;
  signal gtOp_carry_i_3_n_0 : STD_LOGIC;
  signal gtOp_carry_i_4_n_0 : STD_LOGIC;
  signal gtOp_carry_i_5_n_0 : STD_LOGIC;
  signal gtOp_carry_i_6_n_0 : STD_LOGIC;
  signal gtOp_carry_i_7_n_0 : STD_LOGIC;
  signal gtOp_carry_i_8_n_0 : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__3/i__carry__0_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__3/i__carry__0_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \gtOp_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal in_fifo_reset : STD_LOGIC;
  signal in_fifo_reset0 : STD_LOGIC;
  signal in_fifo_reset_i_3_n_0 : STD_LOGIC;
  signal \^intc_if\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal leqOp16_in : STD_LOGIC;
  signal leqOp20_in : STD_LOGIC;
  signal leqOp23_in : STD_LOGIC;
  signal \leqOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \leqOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \leqOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \leqOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \leqOp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \leqOp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \leqOp_carry__0_n_2\ : STD_LOGIC;
  signal \leqOp_carry__0_n_3\ : STD_LOGIC;
  signal leqOp_carry_i_1_n_0 : STD_LOGIC;
  signal leqOp_carry_i_2_n_0 : STD_LOGIC;
  signal leqOp_carry_i_3_n_0 : STD_LOGIC;
  signal leqOp_carry_i_4_n_0 : STD_LOGIC;
  signal leqOp_carry_i_5_n_0 : STD_LOGIC;
  signal leqOp_carry_i_6_n_0 : STD_LOGIC;
  signal leqOp_carry_i_7_n_0 : STD_LOGIC;
  signal leqOp_carry_i_8_n_0 : STD_LOGIC;
  signal leqOp_carry_n_0 : STD_LOGIC;
  signal leqOp_carry_n_1 : STD_LOGIC;
  signal leqOp_carry_n_2 : STD_LOGIC;
  signal leqOp_carry_n_3 : STD_LOGIC;
  signal \leqOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \leqOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \leqOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \leqOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \leqOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \leqOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \leqOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \leqOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \leqOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \leqOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \leqOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \leqOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal line_cnt_tc_i_1_n_0 : STD_LOGIC;
  signal line_cnt_tc_i_2_n_0 : STD_LOGIC;
  signal line_cnt_tc_i_3_n_0 : STD_LOGIC;
  signal line_cnt_tc_i_4_n_0 : STD_LOGIC;
  signal line_cnt_tc_i_5_n_0 : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_n_1\ : STD_LOGIC;
  signal \ltOp_carry__0_n_2\ : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal ltOp_carry_i_1_n_0 : STD_LOGIC;
  signal ltOp_carry_i_2_n_0 : STD_LOGIC;
  signal ltOp_carry_i_3_n_0 : STD_LOGIC;
  signal ltOp_carry_i_4_n_0 : STD_LOGIC;
  signal ltOp_carry_i_5_n_0 : STD_LOGIC;
  signal ltOp_carry_i_6_n_0 : STD_LOGIC;
  signal ltOp_carry_i_7_n_0 : STD_LOGIC;
  signal ltOp_carry_i_8_n_0 : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^master_en\ : STD_LOGIC;
  signal out_fifo_sof0 : STD_LOGIC;
  signal pixel_cnt_tc_i_1_n_0 : STD_LOGIC;
  signal pixel_cnt_tc_i_3_n_0 : STD_LOGIC;
  signal pixel_cnt_tc_i_4_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal row_cnt : STD_LOGIC;
  signal \row_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \row_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal row_cnt_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \row_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \row_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \row_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \row_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \row_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \row_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \row_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \row_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \row_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \row_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \row_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \row_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \row_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \row_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \row_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \row_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \row_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \row_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \row_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \row_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \row_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \row_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sof_early_i_i_1_n_0 : STD_LOGIC;
  signal \^sof_early_i_reg_0\ : STD_LOGIC;
  signal sof_expected : STD_LOGIC;
  signal sof_expected0 : STD_LOGIC;
  signal sof_expected_i_10_n_0 : STD_LOGIC;
  signal sof_expected_i_11_n_0 : STD_LOGIC;
  signal sof_expected_i_2_n_0 : STD_LOGIC;
  signal sof_expected_i_3_n_0 : STD_LOGIC;
  signal sof_expected_i_4_n_0 : STD_LOGIC;
  signal sof_expected_i_5_n_0 : STD_LOGIC;
  signal sof_expected_i_6_n_0 : STD_LOGIC;
  signal sof_expected_i_7_n_0 : STD_LOGIC;
  signal sof_expected_i_8_n_0 : STD_LOGIC;
  signal sof_expected_i_9_n_0 : STD_LOGIC;
  signal sof_late_i2_out : STD_LOGIC;
  signal \^sof_late_i_reg_0\ : STD_LOGIC;
  signal total_cols : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \total_cols[4]_i_2_n_0\ : STD_LOGIC;
  signal \total_cols[4]_i_3_n_0\ : STD_LOGIC;
  signal \total_cols_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \total_cols_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \total_cols_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \total_cols_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \total_cols_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \total_cols_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \total_cols_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \total_cols_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \total_cols_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \total_cols_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \total_cols_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal total_rows : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_active_cols_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_active_cols_2_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_col_cnt_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_eqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_eqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__3/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_eqOp_inferred__3/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__4/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__4/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_eqOp_inferred__4/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_wr_i_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_fifo_wr_i_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_wr_i_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_geqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_geqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_geqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gtOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gtOp_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__3/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gtOp_inferred__3/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_leqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_leqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_leqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_leqOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_leqOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_leqOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_leqOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_leqOp_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_leqOp_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_cnt_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_total_cols_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \col_cnt[2]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of eol_early_i_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of eol_expected_d_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of eol_expected_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of eol_late_i_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of eol_late_i_i_3 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of fifo_rd_i_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of in_fifo_reset_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of in_fifo_reset_i_3 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of line_cnt_tc_i_5 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of pixel_cnt_tc_i_4 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of sof_expected_i_5 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of sof_expected_i_9 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of sof_late_i_i_3 : label is "soft_lutpair14";
begin
  aclken_0 <= \^aclken_0\;
  eol_late_i_reg_0 <= \^eol_late_i_reg_0\;
  fifo_rd_i_reg_0 <= \^fifo_rd_i_reg_0\;
  fifo_wr_i <= \^fifo_wr_i\;
  intc_if(4 downto 0) <= \^intc_if\(4 downto 0);
  master_en <= \^master_en\;
  sof_early_i_reg_0 <= \^sof_early_i_reg_0\;
  sof_late_i_reg_0 <= \^sof_late_i_reg_0\;
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => aclken,
      I1 => \genr_control_regs[0]\(0),
      I2 => \^eol_late_i_reg_0\,
      I3 => \GenerateDoutWriteFirstB.t_qb_reg[25]\,
      I4 => core_d_out,
      I5 => \^fifo_wr_i\,
      O => wen
    );
\active_cols_2[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(1),
      O => \active_cols_2[3]_i_2_n_0\
    );
\active_cols_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[3]_i_1_n_7\,
      Q => active_cols_2(0),
      R => '0'
    );
\active_cols_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[11]_i_1_n_5\,
      Q => active_cols_2(10),
      R => '0'
    );
\active_cols_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[11]_i_1_n_4\,
      Q => active_cols_2(11),
      R => '0'
    );
\active_cols_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \active_cols_2_reg[7]_i_1_n_0\,
      CO(3) => \active_cols_2_reg[11]_i_1_n_0\,
      CO(2) => \active_cols_2_reg[11]_i_1_n_1\,
      CO(1) => \active_cols_2_reg[11]_i_1_n_2\,
      CO(0) => \active_cols_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \active_cols_2_reg[11]_i_1_n_4\,
      O(2) => \active_cols_2_reg[11]_i_1_n_5\,
      O(1) => \active_cols_2_reg[11]_i_1_n_6\,
      O(0) => \active_cols_2_reg[11]_i_1_n_7\,
      S(3 downto 0) => \time_control_regs[0]\(11 downto 8)
    );
\active_cols_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[12]_i_1_n_7\,
      Q => active_cols_2(12),
      R => '0'
    );
\active_cols_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \active_cols_2_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_active_cols_2_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_active_cols_2_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \active_cols_2_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \time_control_regs[0]\(12)
    );
\active_cols_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[3]_i_1_n_6\,
      Q => active_cols_2(1),
      R => '0'
    );
\active_cols_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[3]_i_1_n_5\,
      Q => active_cols_2(2),
      R => '0'
    );
\active_cols_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[3]_i_1_n_4\,
      Q => active_cols_2(3),
      R => '0'
    );
\active_cols_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \active_cols_2_reg[3]_i_1_n_0\,
      CO(2) => \active_cols_2_reg[3]_i_1_n_1\,
      CO(1) => \active_cols_2_reg[3]_i_1_n_2\,
      CO(0) => \active_cols_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \time_control_regs[0]\(1),
      DI(0) => '0',
      O(3) => \active_cols_2_reg[3]_i_1_n_4\,
      O(2) => \active_cols_2_reg[3]_i_1_n_5\,
      O(1) => \active_cols_2_reg[3]_i_1_n_6\,
      O(0) => \active_cols_2_reg[3]_i_1_n_7\,
      S(3 downto 2) => \time_control_regs[0]\(3 downto 2),
      S(1) => \active_cols_2[3]_i_2_n_0\,
      S(0) => \time_control_regs[0]\(0)
    );
\active_cols_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_7\,
      Q => active_cols_2(4),
      R => '0'
    );
\active_cols_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_6\,
      Q => active_cols_2(5),
      R => '0'
    );
\active_cols_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_5\,
      Q => active_cols_2(6),
      R => '0'
    );
\active_cols_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_4\,
      Q => active_cols_2(7),
      R => '0'
    );
\active_cols_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \active_cols_2_reg[3]_i_1_n_0\,
      CO(3) => \active_cols_2_reg[7]_i_1_n_0\,
      CO(2) => \active_cols_2_reg[7]_i_1_n_1\,
      CO(1) => \active_cols_2_reg[7]_i_1_n_2\,
      CO(0) => \active_cols_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \active_cols_2_reg[7]_i_1_n_4\,
      O(2) => \active_cols_2_reg[7]_i_1_n_5\,
      O(1) => \active_cols_2_reg[7]_i_1_n_6\,
      O(0) => \active_cols_2_reg[7]_i_1_n_7\,
      S(3 downto 0) => \time_control_regs[0]\(7 downto 4)
    );
\active_cols_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[11]_i_1_n_7\,
      Q => active_cols_2(8),
      R => '0'
    );
\active_cols_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[11]_i_1_n_6\,
      Q => active_cols_2(9),
      R => '0'
    );
\col_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => sof_early_i_i_1_n_0,
      I1 => sof_late_i2_out,
      I2 => \col_cnt[0]_i_2_n_0\,
      I3 => col_cnt,
      I4 => \col_cnt_reg_n_0_[0]\,
      O => \col_cnt[0]_i_1_n_0\
    );
\col_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0B000B0"
    )
        port map (
      I0 => geqOp,
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => \col_cnt[12]_i_4_n_0\,
      I3 => eol_late_i3_out,
      I4 => active_cols_2(0),
      O => \col_cnt[0]_i_2_n_0\
    );
\col_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => data1(10),
      I2 => geqOp,
      I3 => eol_late_i3_out,
      I4 => active_cols_2(10),
      O => \col_cnt[10]_i_1_n_0\
    );
\col_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => data1(11),
      I2 => geqOp,
      I3 => eol_late_i3_out,
      I4 => active_cols_2(11),
      O => \col_cnt[11]_i_1_n_0\
    );
\col_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F00FFFF"
    )
        port map (
      I0 => geqOp,
      I1 => eol_late_i3_out,
      I2 => \col_cnt[12]_i_4_n_0\,
      I3 => col_cnt,
      I4 => resetn_out,
      O => \col_cnt[12]_i_1_n_0\
    );
\col_cnt[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055405540444040"
    )
        port map (
      I0 => \^aclken_0\,
      I1 => \col_cnt_reg[3]_0\,
      I2 => \col_cnt[12]_i_6_n_0\,
      I3 => \col_cnt_reg[3]_1\,
      I4 => leqOp20_in,
      I5 => ltOp,
      O => col_cnt
    );
\col_cnt[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => data1(12),
      I2 => geqOp,
      I3 => eol_late_i3_out,
      I4 => active_cols_2(12),
      O => \col_cnt[12]_i_3_n_0\
    );
\col_cnt[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8807000088078F07"
    )
        port map (
      I0 => t_qb(1),
      I1 => in_fifo_reset,
      I2 => \^sof_late_i_reg_0\,
      I3 => sof_expected,
      I4 => fifo_rd_d,
      I5 => \^sof_early_i_reg_0\,
      O => \col_cnt[12]_i_4_n_0\
    );
\col_cnt[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gtOp21_in,
      I1 => gtOp22_in,
      I2 => leqOp23_in,
      O => \col_cnt[12]_i_6_n_0\
    );
\col_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FF540000000000"
    )
        port map (
      I0 => sof_early_i_i_1_n_0,
      I1 => sof_late_i2_out,
      I2 => \col_cnt[1]_i_2_n_0\,
      I3 => col_cnt,
      I4 => \col_cnt_reg_n_0_[1]\,
      I5 => resetn_out,
      O => \col_cnt[1]_i_1_n_0\
    );
\col_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200020"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => geqOp,
      I2 => data1(1),
      I3 => eol_late_i3_out,
      I4 => active_cols_2(1),
      O => \col_cnt[1]_i_2_n_0\
    );
\col_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFAE0000"
    )
        port map (
      I0 => sof_early_i_i_1_n_0,
      I1 => \col_cnt[2]_i_2_n_0\,
      I2 => sof_expected,
      I3 => \col_cnt[2]_i_3_n_0\,
      I4 => col_cnt,
      I5 => \col_cnt_reg_n_0_[2]\,
      O => \col_cnt[2]_i_1_n_0\
    );
\col_cnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_fifo_reset,
      I1 => t_qb(1),
      O => \col_cnt[2]_i_2_n_0\
    );
\col_cnt[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200020"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => geqOp,
      I2 => data1(2),
      I3 => eol_late_i3_out,
      I4 => active_cols_2(2),
      O => \col_cnt[2]_i_3_n_0\
    );
\col_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => data1(3),
      I2 => geqOp,
      I3 => eol_late_i3_out,
      I4 => active_cols_2(3),
      O => \col_cnt[3]_i_1_n_0\
    );
\col_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => data1(4),
      I2 => geqOp,
      I3 => eol_late_i3_out,
      I4 => active_cols_2(4),
      O => \col_cnt[4]_i_1_n_0\
    );
\col_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => data1(5),
      I2 => geqOp,
      I3 => eol_late_i3_out,
      I4 => active_cols_2(5),
      O => \col_cnt[5]_i_1_n_0\
    );
\col_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => data1(6),
      I2 => geqOp,
      I3 => eol_late_i3_out,
      I4 => active_cols_2(6),
      O => \col_cnt[6]_i_1_n_0\
    );
\col_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => data1(7),
      I2 => geqOp,
      I3 => eol_late_i3_out,
      I4 => active_cols_2(7),
      O => \col_cnt[7]_i_1_n_0\
    );
\col_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => data1(8),
      I2 => geqOp,
      I3 => eol_late_i3_out,
      I4 => active_cols_2(8),
      O => \col_cnt[8]_i_1_n_0\
    );
\col_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => data1(9),
      I2 => geqOp,
      I3 => eol_late_i3_out,
      I4 => active_cols_2(9),
      O => \col_cnt[9]_i_1_n_0\
    );
\col_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \col_cnt[0]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[0]\,
      S => SR(0)
    );
\col_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[10]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[10]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[11]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[11]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[12]_i_3_n_0\,
      Q => \col_cnt_reg_n_0_[12]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_cnt_reg[8]_i_2_n_0\,
      CO(3) => \NLW_col_cnt_reg[12]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \col_cnt_reg[12]_i_8_n_1\,
      CO(1) => \col_cnt_reg[12]_i_8_n_2\,
      CO(0) => \col_cnt_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(12 downto 9),
      S(3) => \col_cnt_reg_n_0_[12]\,
      S(2) => \col_cnt_reg_n_0_[11]\,
      S(1) => \col_cnt_reg_n_0_[10]\,
      S(0) => \col_cnt_reg_n_0_[9]\
    );
\col_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \col_cnt[1]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[1]\,
      R => '0'
    );
\col_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \col_cnt[2]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\col_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[3]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[3]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[4]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[4]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_cnt_reg[4]_i_2_n_0\,
      CO(2) => \col_cnt_reg[4]_i_2_n_1\,
      CO(1) => \col_cnt_reg[4]_i_2_n_2\,
      CO(0) => \col_cnt_reg[4]_i_2_n_3\,
      CYINIT => \col_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \col_cnt_reg_n_0_[4]\,
      S(2) => \col_cnt_reg_n_0_[3]\,
      S(1) => \col_cnt_reg_n_0_[2]\,
      S(0) => \col_cnt_reg_n_0_[1]\
    );
\col_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[5]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[5]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[6]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[6]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[7]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[7]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[8]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[8]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_cnt_reg[4]_i_2_n_0\,
      CO(3) => \col_cnt_reg[8]_i_2_n_0\,
      CO(2) => \col_cnt_reg[8]_i_2_n_1\,
      CO(1) => \col_cnt_reg[8]_i_2_n_2\,
      CO(0) => \col_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \col_cnt_reg_n_0_[8]\,
      S(2) => \col_cnt_reg_n_0_[7]\,
      S(1) => \col_cnt_reg_n_0_[6]\,
      S(0) => \col_cnt_reg_n_0_[5]\
    );
\col_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[9]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[9]\,
      R => \col_cnt[12]_i_1_n_0\
    );
core_en_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAACAAA00000000"
    )
        port map (
      I0 => core_en_i,
      I1 => gtOp,
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => line_cnt_tc_i_3_n_0,
      I5 => resetn_out,
      O => core_en_i_i_1_n_0
    );
core_en_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => core_en_i_i_1_n_0,
      Q => core_en_i,
      R => '0'
    );
eof_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC0AAAAAAAA"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => eqOp1_out,
      I2 => eqOp_0,
      I3 => \^aclken_0\,
      I4 => line_cnt_tc_i_3_n_0,
      I5 => resetn_out,
      O => eof_i_i_1_n_0
    );
eof_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => eof_i_i_1_n_0,
      Q => \^intc_if\(0),
      R => '0'
    );
eol_early_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F004000000000"
    )
        port map (
      I0 => eol_expected_d,
      I1 => eol_early_i0,
      I2 => fifo_rd_d,
      I3 => \^aclken_0\,
      I4 => \^intc_if\(4),
      I5 => resetn_out,
      O => eol_early_i_i_1_n_0
    );
eol_early_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A100A1A1A100A100"
    )
        port map (
      I0 => \col_cnt[2]_i_2_n_0\,
      I1 => \^sof_late_i_reg_0\,
      I2 => sof_expected,
      I3 => \^intc_if\(4),
      I4 => \^eol_late_i_reg_0\,
      I5 => eol_late_i_i_3_n_0,
      O => eol_early_i0
    );
eol_early_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => aclken,
      I1 => \genr_control_regs[0]\(0),
      O => \^aclken_0\
    );
eol_early_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => eol_early_i_i_1_n_0,
      Q => \^intc_if\(4),
      R => '0'
    );
eol_expected_d_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => eol_expected,
      I1 => fifo_rd_i,
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => eol_expected_d,
      O => eol_expected_d_i_1_n_0
    );
eol_expected_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => eol_expected_d_i_1_n_0,
      Q => eol_expected_d,
      R => SR(0)
    );
eol_expected_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => eqOp0_out,
      I1 => t_qb(1),
      I2 => in_fifo_reset,
      O => eol_expected0
    );
eol_expected_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => eol_expected0,
      Q => eol_expected,
      R => SR(0)
    );
eol_late_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022F0F0F0"
    )
        port map (
      I0 => eol_late_i_i_2_n_0,
      I1 => \^intc_if\(4),
      I2 => \^eol_late_i_reg_0\,
      I3 => eol_expected_d,
      I4 => fifo_rd_d,
      I5 => eol_late_i_i_3_n_0,
      O => eol_late_i3_out
    );
eol_late_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A111"
    )
        port map (
      I0 => sof_expected,
      I1 => \^sof_late_i_reg_0\,
      I2 => in_fifo_reset,
      I3 => t_qb(1),
      O => eol_late_i_i_2_n_0
    );
eol_late_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_fifo_reset,
      I1 => t_qb(0),
      O => eol_late_i_i_3_n_0
    );
eol_late_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => eol_late_i3_out,
      Q => \^eol_late_i_reg_0\,
      R => SR(0)
    );
eqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp_carry_n_0,
      CO(2) => eqOp_carry_n_1,
      CO(1) => eqOp_carry_n_2,
      CO(0) => eqOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_eqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => eqOp_carry_i_1_n_0,
      S(2) => eqOp_carry_i_2_n_0,
      S(1) => eqOp_carry_i_3_n_0,
      S(0) => eqOp_carry_i_4_n_0
    );
\eqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => eqOp_carry_n_0,
      CO(3 downto 1) => \NLW_eqOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => eqOp0_out,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \eqOp_carry__0_i_1_n_0\
    );
\eqOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \time_control_regs[0]\(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      O => \eqOp_carry__0_i_1_n_0\
    );
eqOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \time_control_regs[0]\(10),
      I2 => \col_cnt_reg_n_0_[11]\,
      I3 => \time_control_regs[0]\(11),
      I4 => \time_control_regs[0]\(9),
      I5 => \col_cnt_reg_n_0_[9]\,
      O => eqOp_carry_i_1_n_0
    );
eqOp_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[7]\,
      I1 => \time_control_regs[0]\(7),
      I2 => \col_cnt_reg_n_0_[6]\,
      I3 => \time_control_regs[0]\(6),
      I4 => \time_control_regs[0]\(8),
      I5 => \col_cnt_reg_n_0_[8]\,
      O => eqOp_carry_i_2_n_0
    );
eqOp_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \time_control_regs[0]\(4),
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => \time_control_regs[0]\(5),
      I4 => \time_control_regs[0]\(3),
      I5 => \col_cnt_reg_n_0_[3]\,
      O => eqOp_carry_i_3_n_0
    );
eqOp_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[1]\,
      I1 => \time_control_regs[0]\(1),
      I2 => \col_cnt_reg_n_0_[0]\,
      I3 => \time_control_regs[0]\(0),
      I4 => \time_control_regs[0]\(2),
      I5 => \col_cnt_reg_n_0_[2]\,
      O => eqOp_carry_i_4_n_0
    );
\eqOp_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \eqOp_inferred__3/i__carry_n_0\,
      CO(2) => \eqOp_inferred__3/i__carry_n_1\,
      CO(1) => \eqOp_inferred__3/i__carry_n_2\,
      CO(0) => \eqOp_inferred__3/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__3/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\eqOp_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__3/i__carry_n_0\,
      CO(3 downto 1) => \NLW_eqOp_inferred__3/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => eqOp1_out,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__3/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__0_i_1__5_n_0\
    );
\eqOp_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \eqOp_inferred__4/i__carry_n_0\,
      CO(2) => \eqOp_inferred__4/i__carry_n_1\,
      CO(1) => \eqOp_inferred__4/i__carry_n_2\,
      CO(0) => \eqOp_inferred__4/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__4/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \i__carry_i_2__1_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4__1_n_0\
    );
\eqOp_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__4/i__carry_n_0\,
      CO(3 downto 1) => \NLW_eqOp_inferred__4/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => eqOp_0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__4/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__0_i_1__6_n_0\
    );
fifo_rd_d_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => fifo_rd_i,
      I1 => resetn_out,
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => fifo_rd_d,
      O => fifo_rd_d_i_1_n_0
    );
fifo_rd_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => fifo_rd_d_i_1_n_0,
      Q => fifo_rd_d,
      R => '0'
    );
fifo_rd_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAACAAA00000000"
    )
        port map (
      I0 => fifo_rd_i,
      I1 => fifo_rd_i0,
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => line_cnt_tc_i_3_n_0,
      I5 => resetn_out,
      O => fifo_rd_i_i_1_n_0
    );
fifo_rd_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => sof_late_i2_out,
      I1 => leqOp20_in,
      I2 => leqOp16_in,
      I3 => in_fifo_reset,
      I4 => t_qb(1),
      O => fifo_rd_i0
    );
fifo_rd_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => fifo_rd_i_i_1_n_0,
      Q => fifo_rd_i,
      R => '0'
    );
fifo_wr_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^fifo_wr_i\,
      I1 => gtOp18_in,
      I2 => gtOp19_in,
      I3 => \^aclken_0\,
      I4 => line_cnt_tc_i_3_n_0,
      I5 => resetn_out,
      O => fifo_wr_i_i_1_n_0
    );
fifo_wr_i_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[5]\,
      I1 => \col_cnt_reg_n_0_[4]\,
      O => fifo_wr_i_i_10_n_0
    );
fifo_wr_i_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \col_cnt_reg_n_0_[7]\,
      O => fifo_wr_i_i_11_n_0
    );
fifo_wr_i_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \col_cnt_reg_n_0_[5]\,
      O => fifo_wr_i_i_12_n_0
    );
fifo_wr_i_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => \col_cnt_reg_n_0_[3]\,
      O => fifo_wr_i_i_13_n_0
    );
fifo_wr_i_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => \col_cnt_reg_n_0_[1]\,
      O => fifo_wr_i_i_14_n_0
    );
fifo_wr_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[11]\,
      I1 => \col_cnt_reg_n_0_[10]\,
      O => fifo_wr_i_i_4_n_0
    );
fifo_wr_i_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[9]\,
      I1 => \col_cnt_reg_n_0_[8]\,
      O => fifo_wr_i_i_5_n_0
    );
fifo_wr_i_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      O => fifo_wr_i_i_6_n_0
    );
fifo_wr_i_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \col_cnt_reg_n_0_[11]\,
      O => fifo_wr_i_i_7_n_0
    );
fifo_wr_i_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => \col_cnt_reg_n_0_[9]\,
      O => fifo_wr_i_i_8_n_0
    );
fifo_wr_i_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[7]\,
      I1 => \col_cnt_reg_n_0_[6]\,
      O => fifo_wr_i_i_9_n_0
    );
fifo_wr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => fifo_wr_i_i_1_n_0,
      Q => \^fifo_wr_i\,
      R => '0'
    );
fifo_wr_i_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => fifo_wr_i_reg_i_3_n_0,
      CO(3) => NLW_fifo_wr_i_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => gtOp19_in,
      CO(1) => fifo_wr_i_reg_i_2_n_2,
      CO(0) => fifo_wr_i_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \col_cnt_reg_n_0_[12]\,
      DI(1) => fifo_wr_i_i_4_n_0,
      DI(0) => fifo_wr_i_i_5_n_0,
      O(3 downto 0) => NLW_fifo_wr_i_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wr_i_i_6_n_0,
      S(1) => fifo_wr_i_i_7_n_0,
      S(0) => fifo_wr_i_i_8_n_0
    );
fifo_wr_i_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fifo_wr_i_reg_i_3_n_0,
      CO(2) => fifo_wr_i_reg_i_3_n_1,
      CO(1) => fifo_wr_i_reg_i_3_n_2,
      CO(0) => fifo_wr_i_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => fifo_wr_i_i_9_n_0,
      DI(2) => fifo_wr_i_i_10_n_0,
      DI(1) => '0',
      DI(0) => \col_cnt_reg_n_0_[1]\,
      O(3 downto 0) => NLW_fifo_wr_i_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wr_i_i_11_n_0,
      S(2) => fifo_wr_i_i_12_n_0,
      S(1) => fifo_wr_i_i_13_n_0,
      S(0) => fifo_wr_i_i_14_n_0
    );
geqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => geqOp_carry_n_0,
      CO(2) => geqOp_carry_n_1,
      CO(1) => geqOp_carry_n_2,
      CO(0) => geqOp_carry_n_3,
      CYINIT => '1',
      DI(3) => geqOp_carry_i_1_n_0,
      DI(2) => geqOp_carry_i_2_n_0,
      DI(1) => geqOp_carry_i_3_n_0,
      DI(0) => geqOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_geqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => geqOp_carry_i_5_n_0,
      S(2) => geqOp_carry_i_6_n_0,
      S(1) => geqOp_carry_i_7_n_0,
      S(0) => geqOp_carry_i_8_n_0
    );
\geqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => geqOp_carry_n_0,
      CO(3) => \NLW_geqOp_carry__0_CO_UNCONNECTED\(3),
      CO(2) => geqOp,
      CO(1) => \geqOp_carry__0_n_2\,
      CO(0) => \geqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \geqOp_carry__0_i_1_n_0\,
      DI(1) => \geqOp_carry__0_i_2_n_0\,
      DI(0) => \geqOp_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_geqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \geqOp_carry__0_i_4_n_0\,
      S(1) => \geqOp_carry__0_i_5_n_0\,
      S(0) => \geqOp_carry__0_i_6_n_0\
    );
\geqOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      I1 => total_cols(12),
      O => \geqOp_carry__0_i_1_n_0\
    );
\geqOp_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => total_cols(10),
      I2 => total_cols(11),
      I3 => \col_cnt_reg_n_0_[11]\,
      O => \geqOp_carry__0_i_2_n_0\
    );
\geqOp_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => total_cols(8),
      I2 => total_cols(9),
      I3 => \col_cnt_reg_n_0_[9]\,
      O => \geqOp_carry__0_i_3_n_0\
    );
\geqOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => total_cols(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      O => \geqOp_carry__0_i_4_n_0\
    );
\geqOp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(10),
      I1 => \col_cnt_reg_n_0_[10]\,
      I2 => \col_cnt_reg_n_0_[11]\,
      I3 => total_cols(11),
      O => \geqOp_carry__0_i_5_n_0\
    );
\geqOp_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(9),
      I1 => \col_cnt_reg_n_0_[9]\,
      I2 => total_cols(8),
      I3 => \col_cnt_reg_n_0_[8]\,
      O => \geqOp_carry__0_i_6_n_0\
    );
geqOp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => total_cols(6),
      I2 => total_cols(7),
      I3 => \col_cnt_reg_n_0_[7]\,
      O => geqOp_carry_i_1_n_0
    );
geqOp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => total_cols(4),
      I2 => total_cols(5),
      I3 => \col_cnt_reg_n_0_[5]\,
      O => geqOp_carry_i_2_n_0
    );
geqOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => total_cols(2),
      I2 => total_cols(3),
      I3 => \col_cnt_reg_n_0_[3]\,
      O => geqOp_carry_i_3_n_0
    );
geqOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => total_cols(0),
      I2 => total_cols(1),
      I3 => \col_cnt_reg_n_0_[1]\,
      O => geqOp_carry_i_4_n_0
    );
geqOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(6),
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => \col_cnt_reg_n_0_[7]\,
      I3 => total_cols(7),
      O => geqOp_carry_i_5_n_0
    );
geqOp_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(4),
      I1 => \col_cnt_reg_n_0_[4]\,
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => total_cols(5),
      O => geqOp_carry_i_6_n_0
    );
geqOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(3),
      I1 => \col_cnt_reg_n_0_[3]\,
      I2 => total_cols(2),
      I3 => \col_cnt_reg_n_0_[2]\,
      O => geqOp_carry_i_7_n_0
    );
geqOp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(0),
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => total_cols(1),
      O => geqOp_carry_i_8_n_0
    );
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3) => gtOp_carry_i_1_n_0,
      DI(2) => gtOp_carry_i_2_n_0,
      DI(1) => gtOp_carry_i_3_n_0,
      DI(0) => gtOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => gtOp_carry_i_5_n_0,
      S(2) => gtOp_carry_i_6_n_0,
      S(1) => gtOp_carry_i_7_n_0,
      S(0) => gtOp_carry_i_8_n_0
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3) => \NLW_gtOp_carry__0_CO_UNCONNECTED\(3),
      CO(2) => gtOp22_in,
      CO(1) => \gtOp_carry__0_n_2\,
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gtOp_carry__0_i_1_n_0\,
      DI(1) => \gtOp_carry__0_i_2_n_0\,
      DI(0) => \gtOp_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gtOp_carry__0_i_4_n_0\,
      S(1) => \gtOp_carry__0_i_5_n_0\,
      S(0) => \gtOp_carry__0_i_6_n_0\
    );
\gtOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      I1 => \time_control_regs[0]\(12),
      O => \gtOp_carry__0_i_1_n_0\
    );
\gtOp_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[11]\,
      I1 => \time_control_regs[0]\(11),
      I2 => \time_control_regs[0]\(10),
      I3 => \col_cnt_reg_n_0_[10]\,
      O => \gtOp_carry__0_i_2_n_0\
    );
\gtOp_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => \col_cnt_reg_n_0_[9]\,
      I3 => \time_control_regs[0]\(9),
      O => \gtOp_carry__0_i_3_n_0\
    );
\gtOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \time_control_regs[0]\(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      O => \gtOp_carry__0_i_4_n_0\
    );
\gtOp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(11),
      I1 => \col_cnt_reg_n_0_[11]\,
      I2 => \time_control_regs[0]\(10),
      I3 => \col_cnt_reg_n_0_[10]\,
      O => \gtOp_carry__0_i_5_n_0\
    );
\gtOp_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => \time_control_regs[0]\(9),
      I3 => \col_cnt_reg_n_0_[9]\,
      O => \gtOp_carry__0_i_6_n_0\
    );
gtOp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[7]\,
      I1 => \time_control_regs[0]\(7),
      I2 => \time_control_regs[0]\(6),
      I3 => \col_cnt_reg_n_0_[6]\,
      O => gtOp_carry_i_1_n_0
    );
gtOp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[5]\,
      I1 => \time_control_regs[0]\(5),
      I2 => \time_control_regs[0]\(4),
      I3 => \col_cnt_reg_n_0_[4]\,
      O => gtOp_carry_i_2_n_0
    );
gtOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => \col_cnt_reg_n_0_[3]\,
      I3 => \time_control_regs[0]\(3),
      O => gtOp_carry_i_3_n_0
    );
gtOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[1]\,
      I1 => \time_control_regs[0]\(1),
      I2 => \time_control_regs[0]\(0),
      I3 => \col_cnt_reg_n_0_[0]\,
      O => gtOp_carry_i_4_n_0
    );
gtOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => \time_control_regs[0]\(7),
      I3 => \col_cnt_reg_n_0_[7]\,
      O => gtOp_carry_i_5_n_0
    );
gtOp_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(5),
      I1 => \col_cnt_reg_n_0_[5]\,
      I2 => \time_control_regs[0]\(4),
      I3 => \col_cnt_reg_n_0_[4]\,
      O => gtOp_carry_i_6_n_0
    );
gtOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => \time_control_regs[0]\(3),
      I3 => \col_cnt_reg_n_0_[3]\,
      O => gtOp_carry_i_7_n_0
    );
gtOp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => \time_control_regs[0]\(1),
      I3 => \col_cnt_reg_n_0_[1]\,
      O => gtOp_carry_i_8_n_0
    );
\gtOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gtOp_inferred__0/i__carry_n_0\,
      CO(2) => \gtOp_inferred__0/i__carry_n_1\,
      CO(1) => \gtOp_inferred__0/i__carry_n_2\,
      CO(0) => \gtOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__2_n_0\,
      DI(2) => \i__carry_i_2__2_n_0\,
      DI(1) => \i__carry_i_3__2_n_0\,
      DI(0) => \i__carry_i_4__2_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__2_n_0\,
      S(2) => \i__carry_i_6__2_n_0\,
      S(1) => \i__carry_i_7__2_n_0\,
      S(0) => \i__carry_i_8__2_n_0\
    );
\gtOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_inferred__0/i__carry_n_0\,
      CO(3) => \NLW_gtOp_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => gtOp21_in,
      CO(1) => \gtOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \gtOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i__carry__0_i_1__0_n_0\,
      DI(1) => \i__carry__0_i_2__0_n_0\,
      DI(0) => \i__carry__0_i_3__2_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__0_i_4__2_n_0\,
      S(1) => \i__carry__0_i_5__2_n_0\,
      S(0) => \i__carry__0_i_6__1_n_0\
    );
\gtOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gtOp_inferred__2/i__carry_n_0\,
      CO(2) => \gtOp_inferred__2/i__carry_n_1\,
      CO(1) => \gtOp_inferred__2/i__carry_n_2\,
      CO(0) => \gtOp_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__5_n_0\,
      DI(2) => \i__carry_i_2__4_n_0\,
      DI(1) => \i__carry_i_3__4_n_0\,
      DI(0) => \i__carry_i_4__4_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__4_n_0\,
      S(2) => \i__carry_i_6__3_n_0\,
      S(1) => \i__carry_i_7__3_n_0\,
      S(0) => \i__carry_i_8__1_n_0\
    );
\gtOp_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_inferred__2/i__carry_n_0\,
      CO(3) => \NLW_gtOp_inferred__2/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => gtOp18_in,
      CO(1) => \gtOp_inferred__2/i__carry__0_n_2\,
      CO(0) => \gtOp_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => row_cnt_reg(12),
      DI(1) => \i__carry__0_i_1__2_n_0\,
      DI(0) => \i__carry__0_i_2__2_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__0_i_3__0_n_0\,
      S(1) => \i__carry__0_i_4_n_0\,
      S(0) => \i__carry__0_i_5__3_n_0\
    );
\gtOp_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gtOp_inferred__3/i__carry_n_0\,
      CO(2) => \gtOp_inferred__3/i__carry_n_1\,
      CO(1) => \gtOp_inferred__3/i__carry_n_2\,
      CO(0) => \gtOp_inferred__3/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__6_n_0\,
      DI(2) => \i__carry_i_2__5_n_0\,
      DI(1) => \i__carry_i_3__5_n_0\,
      DI(0) => \col_cnt_reg_n_0_[1]\,
      O(3 downto 0) => \NLW_gtOp_inferred__3/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_4__6_n_0\,
      S(2) => \i__carry_i_5__1_n_0\,
      S(1) => \i__carry_i_6__1_n_0\,
      S(0) => \i__carry_i_7__1_n_0\
    );
\gtOp_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_inferred__3/i__carry_n_0\,
      CO(3) => \NLW_gtOp_inferred__3/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => gtOp,
      CO(1) => \gtOp_inferred__3/i__carry__0_n_2\,
      CO(0) => \gtOp_inferred__3/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \col_cnt_reg_n_0_[12]\,
      DI(1) => \i__carry__0_i_1__3_n_0\,
      DI(0) => \i__carry__0_i_2__3_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__3/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__0_i_3__1_n_0\,
      S(1) => \i__carry__0_i_4__0_n_0\,
      S(0) => \i__carry__0_i_5__1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => total_cols(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => row_cnt_reg(12),
      I1 => \time_control_regs[0]\(25),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_control_regs[0]\(25),
      I1 => row_cnt_reg(12),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => row_cnt_reg(11),
      I1 => row_cnt_reg(10),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[11]\,
      I1 => \col_cnt_reg_n_0_[10]\,
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => total_cols(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => total_rows(12),
      I1 => row_cnt_reg(12),
      O => \i__carry__0_i_1__6_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => total_cols(10),
      I1 => \col_cnt_reg_n_0_[10]\,
      I2 => \col_cnt_reg_n_0_[11]\,
      I3 => total_cols(11),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => row_cnt_reg(10),
      I1 => \time_control_regs[0]\(23),
      I2 => \time_control_regs[0]\(24),
      I3 => row_cnt_reg(11),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(23),
      I1 => row_cnt_reg(10),
      I2 => row_cnt_reg(11),
      I3 => \time_control_regs[0]\(24),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => row_cnt_reg(9),
      I1 => row_cnt_reg(8),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[9]\,
      I1 => \col_cnt_reg_n_0_[8]\,
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \col_cnt_reg_n_0_[11]\,
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => total_cols(8),
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => \col_cnt_reg_n_0_[9]\,
      I3 => total_cols(9),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(12),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => row_cnt_reg(8),
      I1 => \time_control_regs[0]\(21),
      I2 => \time_control_regs[0]\(22),
      I3 => row_cnt_reg(9),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(21),
      I1 => row_cnt_reg(8),
      I2 => row_cnt_reg(9),
      I3 => \time_control_regs[0]\(22),
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(10),
      I1 => row_cnt_reg(11),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \col_cnt_reg_n_0_[11]\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      I1 => total_cols(12),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \time_control_regs[0]\(25),
      I1 => row_cnt_reg(12),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => row_cnt_reg(12),
      I1 => \time_control_regs[0]\(25),
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(10),
      I1 => \col_cnt_reg_n_0_[10]\,
      I2 => \col_cnt_reg_n_0_[11]\,
      I3 => total_cols(11),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(23),
      I1 => row_cnt_reg(10),
      I2 => row_cnt_reg(11),
      I3 => \time_control_regs[0]\(24),
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => \col_cnt_reg_n_0_[9]\,
      O => \i__carry__0_i_5__1_n_0\
    );
\i__carry__0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(23),
      I1 => row_cnt_reg(10),
      I2 => row_cnt_reg(11),
      I3 => \time_control_regs[0]\(24),
      O => \i__carry__0_i_5__2_n_0\
    );
\i__carry__0_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(8),
      I1 => row_cnt_reg(9),
      O => \i__carry__0_i_5__3_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(9),
      I1 => \col_cnt_reg_n_0_[9]\,
      I2 => total_cols(8),
      I3 => \col_cnt_reg_n_0_[8]\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(21),
      I1 => row_cnt_reg(8),
      I2 => row_cnt_reg(9),
      I3 => \time_control_regs[0]\(22),
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(21),
      I1 => row_cnt_reg(8),
      I2 => row_cnt_reg(9),
      I3 => \time_control_regs[0]\(22),
      O => \i__carry__0_i_6__1_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => total_cols(6),
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => \col_cnt_reg_n_0_[7]\,
      I3 => total_cols(7),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => total_cols(11),
      I1 => \col_cnt_reg_n_0_[11]\,
      I2 => \col_cnt_reg_n_0_[10]\,
      I3 => total_cols(10),
      I4 => total_cols(9),
      I5 => \col_cnt_reg_n_0_[9]\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => total_rows(10),
      I1 => row_cnt_reg(10),
      I2 => total_rows(11),
      I3 => row_cnt_reg(11),
      I4 => row_cnt_reg(9),
      I5 => total_rows(9),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => row_cnt_reg(6),
      I1 => \time_control_regs[0]\(19),
      I2 => \time_control_regs[0]\(20),
      I3 => row_cnt_reg(7),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(19),
      I1 => row_cnt_reg(6),
      I2 => row_cnt_reg(7),
      I3 => \time_control_regs[0]\(20),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[3]\,
      I1 => \col_cnt_reg_n_0_[2]\,
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => row_cnt_reg(7),
      I1 => row_cnt_reg(6),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[7]\,
      I1 => \col_cnt_reg_n_0_[6]\,
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => total_cols(4),
      I1 => \col_cnt_reg_n_0_[4]\,
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => total_cols(5),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => total_cols(7),
      I1 => \col_cnt_reg_n_0_[7]\,
      I2 => \col_cnt_reg_n_0_[6]\,
      I3 => total_cols(6),
      I4 => total_cols(8),
      I5 => \col_cnt_reg_n_0_[8]\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => total_rows(6),
      I1 => row_cnt_reg(6),
      I2 => total_rows(7),
      I3 => row_cnt_reg(7),
      I4 => row_cnt_reg(8),
      I5 => total_rows(8),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => row_cnt_reg(4),
      I1 => \time_control_regs[0]\(17),
      I2 => \time_control_regs[0]\(18),
      I3 => row_cnt_reg(5),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(17),
      I1 => row_cnt_reg(4),
      I2 => row_cnt_reg(5),
      I3 => \time_control_regs[0]\(18),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => row_cnt_reg(5),
      I1 => row_cnt_reg(4),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[5]\,
      I1 => \col_cnt_reg_n_0_[4]\,
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => \col_cnt_reg_n_0_[9]\,
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => total_cols(2),
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => \col_cnt_reg_n_0_[3]\,
      I3 => total_cols(3),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => total_cols(5),
      I1 => \col_cnt_reg_n_0_[5]\,
      I2 => \col_cnt_reg_n_0_[4]\,
      I3 => total_cols(4),
      I4 => total_cols(3),
      I5 => \col_cnt_reg_n_0_[3]\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => total_rows(4),
      I1 => row_cnt_reg(4),
      I2 => total_rows(5),
      I3 => row_cnt_reg(5),
      I4 => row_cnt_reg(3),
      I5 => total_rows(3),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => row_cnt_reg(2),
      I1 => \time_control_regs[0]\(15),
      I2 => \time_control_regs[0]\(16),
      I3 => row_cnt_reg(3),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(15),
      I1 => row_cnt_reg(2),
      I2 => row_cnt_reg(3),
      I3 => \time_control_regs[0]\(16),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => row_cnt_reg(3),
      I1 => row_cnt_reg(2),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[3]\,
      I1 => \col_cnt_reg_n_0_[2]\,
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \col_cnt_reg_n_0_[7]\,
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => total_cols(1),
      I1 => \col_cnt_reg_n_0_[1]\,
      I2 => \col_cnt_reg_n_0_[0]\,
      I3 => total_cols(0),
      I4 => total_cols(2),
      I5 => \col_cnt_reg_n_0_[2]\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => total_cols(0),
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => total_cols(1),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => total_rows(0),
      I1 => row_cnt_reg(0),
      I2 => total_rows(1),
      I3 => row_cnt_reg(1),
      I4 => row_cnt_reg(2),
      I5 => total_rows(2),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => row_cnt_reg(0),
      I1 => \time_control_regs[0]\(13),
      I2 => \time_control_regs[0]\(14),
      I3 => row_cnt_reg(1),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(13),
      I1 => row_cnt_reg(0),
      I2 => row_cnt_reg(1),
      I3 => \time_control_regs[0]\(14),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => row_cnt_reg(1),
      I1 => row_cnt_reg(0),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \col_cnt_reg_n_0_[5]\,
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \col_cnt_reg_n_0_[7]\,
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(6),
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => \col_cnt_reg_n_0_[7]\,
      I3 => total_cols(7),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(19),
      I1 => row_cnt_reg(6),
      I2 => row_cnt_reg(7),
      I3 => \time_control_regs[0]\(20),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \col_cnt_reg_n_0_[5]\,
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(19),
      I1 => row_cnt_reg(6),
      I2 => row_cnt_reg(7),
      I3 => \time_control_regs[0]\(20),
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => \col_cnt_reg_n_0_[3]\,
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(6),
      I1 => row_cnt_reg(7),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(4),
      I1 => \col_cnt_reg_n_0_[4]\,
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => total_cols(5),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(17),
      I1 => row_cnt_reg(4),
      I2 => row_cnt_reg(5),
      I3 => \time_control_regs[0]\(18),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => \col_cnt_reg_n_0_[3]\,
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(17),
      I1 => row_cnt_reg(4),
      I2 => row_cnt_reg(5),
      I3 => \time_control_regs[0]\(18),
      O => \i__carry_i_6__2_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(4),
      I1 => row_cnt_reg(5),
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(3),
      I1 => \col_cnt_reg_n_0_[3]\,
      I2 => total_cols(2),
      I3 => \col_cnt_reg_n_0_[2]\,
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(15),
      I1 => row_cnt_reg(2),
      I2 => row_cnt_reg(3),
      I3 => \time_control_regs[0]\(16),
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => \col_cnt_reg_n_0_[1]\,
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(15),
      I1 => row_cnt_reg(2),
      I2 => row_cnt_reg(3),
      I3 => \time_control_regs[0]\(16),
      O => \i__carry_i_7__2_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(2),
      I1 => row_cnt_reg(3),
      O => \i__carry_i_7__3_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(0),
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => total_cols(1),
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(13),
      I1 => row_cnt_reg(0),
      I2 => row_cnt_reg(1),
      I3 => \time_control_regs[0]\(14),
      O => \i__carry_i_8__0_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(0),
      I1 => row_cnt_reg(1),
      O => \i__carry_i_8__1_n_0\
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(13),
      I1 => row_cnt_reg(0),
      I2 => row_cnt_reg(1),
      I3 => \time_control_regs[0]\(14),
      O => \i__carry_i_8__2_n_0\
    );
in_fifo_reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => in_fifo_reset,
      I1 => \^fifo_rd_i_reg_0\,
      O => in_fifo_reset0
    );
in_fifo_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCDCDCDCDDDCDCD"
    )
        port map (
      I0 => in_fifo_reset_i_3_n_0,
      I1 => \^aclken_0\,
      I2 => fifo_rd_i,
      I3 => eol_expected_d,
      I4 => eol_late_i_i_3_n_0,
      I5 => \genr_control_regs[0]\(1),
      O => \^fifo_rd_i_reg_0\
    );
in_fifo_reset_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => \^sof_late_i_reg_0\,
      I1 => in_fifo_reset,
      I2 => t_qb(0),
      I3 => eol_expected_d,
      I4 => \^eol_late_i_reg_0\,
      O => in_fifo_reset_i_3_n_0
    );
in_fifo_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => in_fifo_reset0,
      Q => in_fifo_reset,
      R => SR(0)
    );
\intc_if[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => core_en_i,
      I1 => aclken,
      I2 => \genr_control_regs[0]\(0),
      I3 => \^eol_late_i_reg_0\,
      O => E(0)
    );
\intc_if[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sof_late_i_reg_0\,
      I1 => \^sof_early_i_reg_0\,
      I2 => \^intc_if\(4),
      I3 => \^eol_late_i_reg_0\,
      O => \^intc_if\(3)
    );
leqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => leqOp_carry_n_0,
      CO(2) => leqOp_carry_n_1,
      CO(1) => leqOp_carry_n_2,
      CO(0) => leqOp_carry_n_3,
      CYINIT => '1',
      DI(3) => leqOp_carry_i_1_n_0,
      DI(2) => leqOp_carry_i_2_n_0,
      DI(1) => leqOp_carry_i_3_n_0,
      DI(0) => leqOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_leqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => leqOp_carry_i_5_n_0,
      S(2) => leqOp_carry_i_6_n_0,
      S(1) => leqOp_carry_i_7_n_0,
      S(0) => leqOp_carry_i_8_n_0
    );
\leqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => leqOp_carry_n_0,
      CO(3) => \NLW_leqOp_carry__0_CO_UNCONNECTED\(3),
      CO(2) => leqOp20_in,
      CO(1) => \leqOp_carry__0_n_2\,
      CO(0) => \leqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \leqOp_carry__0_i_1_n_0\,
      DI(1) => \leqOp_carry__0_i_2_n_0\,
      DI(0) => \leqOp_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_leqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \leqOp_carry__0_i_4_n_0\,
      S(1) => \leqOp_carry__0_i_5_n_0\,
      S(0) => \leqOp_carry__0_i_6_n_0\
    );
\leqOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_control_regs[0]\(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      O => \leqOp_carry__0_i_1_n_0\
    );
\leqOp_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(10),
      I1 => \col_cnt_reg_n_0_[10]\,
      I2 => \time_control_regs[0]\(11),
      I3 => \col_cnt_reg_n_0_[11]\,
      O => \leqOp_carry__0_i_2_n_0\
    );
\leqOp_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => \time_control_regs[0]\(8),
      I2 => \time_control_regs[0]\(9),
      I3 => \col_cnt_reg_n_0_[9]\,
      O => \leqOp_carry__0_i_3_n_0\
    );
\leqOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      I1 => \time_control_regs[0]\(12),
      O => \leqOp_carry__0_i_4_n_0\
    );
\leqOp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(11),
      I1 => \col_cnt_reg_n_0_[11]\,
      I2 => \time_control_regs[0]\(10),
      I3 => \col_cnt_reg_n_0_[10]\,
      O => \leqOp_carry__0_i_5_n_0\
    );
\leqOp_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => \time_control_regs[0]\(9),
      I3 => \col_cnt_reg_n_0_[9]\,
      O => \leqOp_carry__0_i_6_n_0\
    );
leqOp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => \time_control_regs[0]\(7),
      I3 => \col_cnt_reg_n_0_[7]\,
      O => leqOp_carry_i_1_n_0
    );
leqOp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_cnt_reg_n_0_[4]\,
      I2 => \time_control_regs[0]\(5),
      I3 => \col_cnt_reg_n_0_[5]\,
      O => leqOp_carry_i_2_n_0
    );
leqOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => \time_control_regs[0]\(2),
      I2 => \time_control_regs[0]\(3),
      I3 => \col_cnt_reg_n_0_[3]\,
      O => leqOp_carry_i_3_n_0
    );
leqOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => \time_control_regs[0]\(1),
      I3 => \col_cnt_reg_n_0_[1]\,
      O => leqOp_carry_i_4_n_0
    );
leqOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => \time_control_regs[0]\(7),
      I3 => \col_cnt_reg_n_0_[7]\,
      O => leqOp_carry_i_5_n_0
    );
leqOp_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(5),
      I1 => \col_cnt_reg_n_0_[5]\,
      I2 => \time_control_regs[0]\(4),
      I3 => \col_cnt_reg_n_0_[4]\,
      O => leqOp_carry_i_6_n_0
    );
leqOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => \time_control_regs[0]\(3),
      I3 => \col_cnt_reg_n_0_[3]\,
      O => leqOp_carry_i_7_n_0
    );
leqOp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => \time_control_regs[0]\(1),
      I3 => \col_cnt_reg_n_0_[1]\,
      O => leqOp_carry_i_8_n_0
    );
\leqOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \leqOp_inferred__0/i__carry_n_0\,
      CO(2) => \leqOp_inferred__0/i__carry_n_1\,
      CO(1) => \leqOp_inferred__0/i__carry_n_2\,
      CO(0) => \leqOp_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_leqOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\leqOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \leqOp_inferred__0/i__carry_n_0\,
      CO(3) => \NLW_leqOp_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => leqOp23_in,
      CO(1) => \leqOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \leqOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i__carry__0_i_1_n_0\,
      DI(1) => \i__carry__0_i_2_n_0\,
      DI(0) => \i__carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_leqOp_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__0_i_4__1_n_0\,
      S(1) => \i__carry__0_i_5_n_0\,
      S(0) => \i__carry__0_i_6_n_0\
    );
\leqOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \leqOp_inferred__1/i__carry_n_0\,
      CO(2) => \leqOp_inferred__1/i__carry_n_1\,
      CO(1) => \leqOp_inferred__1/i__carry_n_2\,
      CO(0) => \leqOp_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__3_n_0\,
      DI(2) => \i__carry_i_2__3_n_0\,
      DI(1) => \i__carry_i_3__3_n_0\,
      DI(0) => \i__carry_i_4__3_n_0\,
      O(3 downto 0) => \NLW_leqOp_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => \i__carry_i_6__0_n_0\,
      S(1) => \i__carry_i_7__0_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\leqOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \leqOp_inferred__1/i__carry_n_0\,
      CO(3) => \NLW_leqOp_inferred__1/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => leqOp16_in,
      CO(1) => \leqOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \leqOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i__carry__0_i_1__1_n_0\,
      DI(1) => \i__carry__0_i_2__1_n_0\,
      DI(0) => \i__carry__0_i_3__3_n_0\,
      O(3 downto 0) => \NLW_leqOp_inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__0_i_4__3_n_0\,
      S(1) => \i__carry__0_i_5__0_n_0\,
      S(0) => \i__carry__0_i_6__0_n_0\
    );
line_cnt_tc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => line_cnt_tc_i_2_n_0,
      I1 => aclken,
      I2 => \genr_control_regs[0]\(0),
      I3 => resetn_out,
      I4 => line_cnt_tc_i_3_n_0,
      I5 => \^intc_if\(2),
      O => line_cnt_tc_i_1_n_0
    );
line_cnt_tc_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => line_cnt_tc_i_4_n_0,
      I1 => line_cnt_tc_i_5_n_0,
      I2 => row_cnt_reg(3),
      I3 => row_cnt_reg(4),
      I4 => row_cnt_reg(0),
      O => line_cnt_tc_i_2_n_0
    );
line_cnt_tc_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F1F5F5"
    )
        port map (
      I0 => ltOp,
      I1 => leqOp20_in,
      I2 => \col_cnt_reg[3]_1\,
      I3 => \col_cnt[12]_i_6_n_0\,
      I4 => \col_cnt_reg[3]_0\,
      O => line_cnt_tc_i_3_n_0
    );
line_cnt_tc_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => row_cnt_reg(8),
      I1 => row_cnt_reg(7),
      I2 => row_cnt_reg(5),
      I3 => row_cnt_reg(11),
      I4 => row_cnt_reg(1),
      I5 => row_cnt_reg(6),
      O => line_cnt_tc_i_4_n_0
    );
line_cnt_tc_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => row_cnt_reg(10),
      I1 => row_cnt_reg(9),
      I2 => row_cnt_reg(12),
      I3 => row_cnt_reg(2),
      O => line_cnt_tc_i_5_n_0
    );
line_cnt_tc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => line_cnt_tc_i_1_n_0,
      Q => \^intc_if\(2),
      R => '0'
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3) => ltOp_carry_i_1_n_0,
      DI(2) => ltOp_carry_i_2_n_0,
      DI(1) => ltOp_carry_i_3_n_0,
      DI(0) => ltOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ltOp_carry_i_5_n_0,
      S(2) => ltOp_carry_i_6_n_0,
      S(1) => ltOp_carry_i_7_n_0,
      S(0) => ltOp_carry_i_8_n_0
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \ltOp_carry__0_n_1\,
      CO(1) => \ltOp_carry__0_n_2\,
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ltOp_carry__0_i_1_n_0\,
      DI(1) => \ltOp_carry__0_i_2_n_0\,
      DI(0) => \ltOp_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ltOp_carry__0_i_4_n_0\,
      S(1) => \ltOp_carry__0_i_5_n_0\,
      S(0) => \ltOp_carry__0_i_6_n_0\
    );
\ltOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => total_rows(12),
      I1 => row_cnt_reg(12),
      O => \ltOp_carry__0_i_1_n_0\
    );
\ltOp_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => total_rows(11),
      I1 => row_cnt_reg(11),
      I2 => total_rows(10),
      I3 => row_cnt_reg(10),
      O => \ltOp_carry__0_i_2_n_0\
    );
\ltOp_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => total_rows(9),
      I1 => row_cnt_reg(9),
      I2 => total_rows(8),
      I3 => row_cnt_reg(8),
      O => \ltOp_carry__0_i_3_n_0\
    );
\ltOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => row_cnt_reg(12),
      I1 => total_rows(12),
      O => \ltOp_carry__0_i_4_n_0\
    );
\ltOp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_cnt_reg(11),
      I1 => total_rows(11),
      I2 => row_cnt_reg(10),
      I3 => total_rows(10),
      O => \ltOp_carry__0_i_5_n_0\
    );
\ltOp_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_cnt_reg(9),
      I1 => total_rows(9),
      I2 => row_cnt_reg(8),
      I3 => total_rows(8),
      O => \ltOp_carry__0_i_6_n_0\
    );
ltOp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => total_rows(7),
      I1 => row_cnt_reg(7),
      I2 => total_rows(6),
      I3 => row_cnt_reg(6),
      O => ltOp_carry_i_1_n_0
    );
ltOp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => total_rows(5),
      I1 => row_cnt_reg(5),
      I2 => total_rows(4),
      I3 => row_cnt_reg(4),
      O => ltOp_carry_i_2_n_0
    );
ltOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => total_rows(3),
      I1 => row_cnt_reg(3),
      I2 => total_rows(2),
      I3 => row_cnt_reg(2),
      O => ltOp_carry_i_3_n_0
    );
ltOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => total_rows(1),
      I1 => row_cnt_reg(1),
      I2 => total_rows(0),
      I3 => row_cnt_reg(0),
      O => ltOp_carry_i_4_n_0
    );
ltOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_cnt_reg(7),
      I1 => total_rows(7),
      I2 => row_cnt_reg(6),
      I3 => total_rows(6),
      O => ltOp_carry_i_5_n_0
    );
ltOp_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_cnt_reg(5),
      I1 => total_rows(5),
      I2 => row_cnt_reg(4),
      I3 => total_rows(4),
      O => ltOp_carry_i_6_n_0
    );
ltOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_cnt_reg(3),
      I1 => total_rows(3),
      I2 => row_cnt_reg(2),
      I3 => total_rows(2),
      O => ltOp_carry_i_7_n_0
    );
ltOp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_cnt_reg(1),
      I1 => total_rows(1),
      I2 => row_cnt_reg(0),
      I3 => total_rows(0),
      O => ltOp_carry_i_8_n_0
    );
\ltOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ltOp_inferred__0/i__carry_n_0\,
      CO(2) => \ltOp_inferred__0/i__carry_n_1\,
      CO(1) => \ltOp_inferred__0/i__carry_n_2\,
      CO(0) => \ltOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__4_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_2__6_n_0\,
      S(2) => \i__carry_i_3__6_n_0\,
      S(1) => \i__carry_i_4__5_n_0\,
      S(0) => \i__carry_i_5__3_n_0\
    );
\ltOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ltOp_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_ltOp_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ltOp_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__0_i_1__4_n_0\,
      S(0) => \i__carry__0_i_2__4_n_0\
    );
out_fifo_eol_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => eqOp1_out,
      Q => da(0),
      R => SR(0)
    );
out_fifo_sof_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sof_expected_i_2_n_0,
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => \col_cnt_reg_n_0_[3]\,
      I3 => sof_expected_i_3_n_0,
      O => out_fifo_sof0
    );
out_fifo_sof_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => out_fifo_sof0,
      Q => da(1),
      S => SR(0)
    );
pixel_cnt_tc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => eqOp,
      I1 => aclken,
      I2 => \genr_control_regs[0]\(0),
      I3 => resetn_out,
      I4 => line_cnt_tc_i_3_n_0,
      I5 => \^intc_if\(1),
      O => pixel_cnt_tc_i_1_n_0
    );
pixel_cnt_tc_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => pixel_cnt_tc_i_3_n_0,
      I1 => pixel_cnt_tc_i_4_n_0,
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => \col_cnt_reg_n_0_[11]\,
      I4 => \col_cnt_reg_n_0_[4]\,
      O => eqOp
    );
pixel_cnt_tc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[3]\,
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => \col_cnt_reg_n_0_[6]\,
      I3 => \col_cnt_reg_n_0_[12]\,
      I4 => \col_cnt_reg_n_0_[7]\,
      I5 => \col_cnt_reg_n_0_[8]\,
      O => pixel_cnt_tc_i_3_n_0
    );
pixel_cnt_tc_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \col_cnt_reg_n_0_[9]\,
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => \col_cnt_reg_n_0_[0]\,
      O => pixel_cnt_tc_i_4_n_0
    );
pixel_cnt_tc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pixel_cnt_tc_i_1_n_0,
      Q => \^intc_if\(1),
      R => '0'
    );
\row_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005554FFFFFFFF"
    )
        port map (
      I0 => line_cnt_tc_i_3_n_0,
      I1 => sof_early_i_i_1_n_0,
      I2 => sof_late_i2_out,
      I3 => \row_cnt[0]_i_4_n_0\,
      I4 => \^aclken_0\,
      I5 => resetn_out,
      O => \row_cnt[0]_i_1_n_0\
    );
\row_cnt[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => col_cnt,
      I1 => geqOp,
      I2 => eol_late_i3_out,
      O => row_cnt
    );
\row_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040FF4040"
    )
        port map (
      I0 => sof_expected,
      I1 => in_fifo_reset,
      I2 => t_qb(1),
      I3 => eol_late_i3_out,
      I4 => geqOp,
      I5 => \ltOp_carry__0_n_1\,
      O => \row_cnt[0]_i_4_n_0\
    );
\row_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(0),
      O => \row_cnt[0]_i_5_n_0\
    );
\row_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[0]_i_3_n_7\,
      Q => row_cnt_reg(0),
      S => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_cnt_reg[0]_i_3_n_0\,
      CO(2) => \row_cnt_reg[0]_i_3_n_1\,
      CO(1) => \row_cnt_reg[0]_i_3_n_2\,
      CO(0) => \row_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \row_cnt_reg[0]_i_3_n_4\,
      O(2) => \row_cnt_reg[0]_i_3_n_5\,
      O(1) => \row_cnt_reg[0]_i_3_n_6\,
      O(0) => \row_cnt_reg[0]_i_3_n_7\,
      S(3 downto 1) => row_cnt_reg(3 downto 1),
      S(0) => \row_cnt[0]_i_5_n_0\
    );
\row_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[8]_i_1_n_5\,
      Q => row_cnt_reg(10),
      R => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[8]_i_1_n_4\,
      Q => row_cnt_reg(11),
      R => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[12]_i_1_n_7\,
      Q => row_cnt_reg(12),
      R => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_cnt_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_row_cnt_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_row_cnt_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \row_cnt_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => row_cnt_reg(12)
    );
\row_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[0]_i_3_n_6\,
      Q => row_cnt_reg(1),
      R => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[0]_i_3_n_5\,
      Q => row_cnt_reg(2),
      R => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[0]_i_3_n_4\,
      Q => row_cnt_reg(3),
      R => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[4]_i_1_n_7\,
      Q => row_cnt_reg(4),
      R => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_cnt_reg[0]_i_3_n_0\,
      CO(3) => \row_cnt_reg[4]_i_1_n_0\,
      CO(2) => \row_cnt_reg[4]_i_1_n_1\,
      CO(1) => \row_cnt_reg[4]_i_1_n_2\,
      CO(0) => \row_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_cnt_reg[4]_i_1_n_4\,
      O(2) => \row_cnt_reg[4]_i_1_n_5\,
      O(1) => \row_cnt_reg[4]_i_1_n_6\,
      O(0) => \row_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => row_cnt_reg(7 downto 4)
    );
\row_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[4]_i_1_n_6\,
      Q => row_cnt_reg(5),
      R => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[4]_i_1_n_5\,
      Q => row_cnt_reg(6),
      R => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[4]_i_1_n_4\,
      Q => row_cnt_reg(7),
      R => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[8]_i_1_n_7\,
      Q => row_cnt_reg(8),
      R => \row_cnt[0]_i_1_n_0\
    );
\row_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_cnt_reg[4]_i_1_n_0\,
      CO(3) => \row_cnt_reg[8]_i_1_n_0\,
      CO(2) => \row_cnt_reg[8]_i_1_n_1\,
      CO(1) => \row_cnt_reg[8]_i_1_n_2\,
      CO(0) => \row_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_cnt_reg[8]_i_1_n_4\,
      O(2) => \row_cnt_reg[8]_i_1_n_5\,
      O(1) => \row_cnt_reg[8]_i_1_n_6\,
      O(0) => \row_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => row_cnt_reg(11 downto 8)
    );
\row_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt_reg[8]_i_1_n_6\,
      Q => row_cnt_reg(9),
      R => \row_cnt[0]_i_1_n_0\
    );
sof_early_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => t_qb(1),
      I1 => in_fifo_reset,
      I2 => \^sof_late_i_reg_0\,
      I3 => sof_expected,
      I4 => fifo_rd_d,
      I5 => \^sof_early_i_reg_0\,
      O => sof_early_i_i_1_n_0
    );
sof_early_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => sof_early_i_i_1_n_0,
      Q => \^sof_early_i_reg_0\,
      R => SR(0)
    );
sof_expected_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sof_expected_i_2_n_0,
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => \col_cnt_reg_n_0_[3]\,
      I3 => sof_expected_i_3_n_0,
      O => sof_expected0
    );
sof_expected_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(8),
      I1 => row_cnt_reg(9),
      O => sof_expected_i_10_n_0
    );
sof_expected_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(4),
      I1 => row_cnt_reg(5),
      O => sof_expected_i_11_n_0
    );
sof_expected_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sof_expected_i_4_n_0,
      I1 => sof_expected_i_5_n_0,
      I2 => sof_expected_i_6_n_0,
      I3 => row_cnt_reg(0),
      I4 => row_cnt_reg(1),
      I5 => sof_expected_i_7_n_0,
      O => sof_expected_i_2_n_0
    );
sof_expected_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[5]\,
      I1 => \col_cnt_reg_n_0_[12]\,
      I2 => \col_cnt_reg_n_0_[8]\,
      I3 => \col_cnt_reg_n_0_[9]\,
      I4 => sof_expected_i_8_n_0,
      I5 => sof_expected_i_9_n_0,
      O => sof_expected_i_3_n_0
    );
sof_expected_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(2),
      I1 => row_cnt_reg(3),
      O => sof_expected_i_4_n_0
    );
sof_expected_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(10),
      I1 => row_cnt_reg(11),
      O => sof_expected_i_5_n_0
    );
sof_expected_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_cnt_reg(6),
      I1 => row_cnt_reg(7),
      O => sof_expected_i_6_n_0
    );
sof_expected_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => \col_cnt_reg_n_0_[1]\,
      I2 => \col_cnt_reg_n_0_[4]\,
      I3 => row_cnt_reg(12),
      I4 => sof_expected_i_10_n_0,
      I5 => sof_expected_i_11_n_0,
      O => sof_expected_i_7_n_0
    );
sof_expected_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \col_cnt_reg_n_0_[7]\,
      O => sof_expected_i_8_n_0
    );
sof_expected_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \col_cnt_reg_n_0_[11]\,
      O => sof_expected_i_9_n_0
    );
sof_expected_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => sof_expected0,
      Q => sof_expected,
      R => SR(0)
    );
sof_late_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \genr_control_regs[0]\(0),
      I1 => aclken,
      O => \^master_en\
    );
sof_late_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F2A3F00"
    )
        port map (
      I0 => sof_expected,
      I1 => in_fifo_reset,
      I2 => t_qb(1),
      I3 => \^sof_late_i_reg_0\,
      I4 => fifo_rd_d,
      O => sof_late_i2_out
    );
sof_late_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => sof_late_i2_out,
      Q => \^sof_late_i_reg_0\,
      R => SR(0)
    );
\total_cols[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      O => plusOp(0)
    );
\total_cols[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(3),
      O => \total_cols[4]_i_2_n_0\
    );
\total_cols[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      O => \total_cols[4]_i_3_n_0\
    );
\total_cols_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(0),
      Q => total_cols(0),
      R => '0'
    );
\total_cols_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(10),
      Q => total_cols(10),
      R => '0'
    );
\total_cols_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(11),
      Q => total_cols(11),
      R => '0'
    );
\total_cols_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(12),
      Q => total_cols(12),
      R => '0'
    );
\total_cols_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \total_cols_reg[8]_i_1_n_0\,
      CO(3) => \NLW_total_cols_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \total_cols_reg[12]_i_1_n_1\,
      CO(1) => \total_cols_reg[12]_i_1_n_2\,
      CO(0) => \total_cols_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => \time_control_regs[0]\(12 downto 9)
    );
\total_cols_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => total_cols(1),
      R => '0'
    );
\total_cols_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => total_cols(2),
      R => '0'
    );
\total_cols_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => total_cols(3),
      R => '0'
    );
\total_cols_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => total_cols(4),
      R => '0'
    );
\total_cols_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \total_cols_reg[4]_i_1_n_0\,
      CO(2) => \total_cols_reg[4]_i_1_n_1\,
      CO(1) => \total_cols_reg[4]_i_1_n_2\,
      CO(0) => \total_cols_reg[4]_i_1_n_3\,
      CYINIT => \time_control_regs[0]\(0),
      DI(3) => '0',
      DI(2 downto 1) => \time_control_regs[0]\(3 downto 2),
      DI(0) => '0',
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \time_control_regs[0]\(4),
      S(2) => \total_cols[4]_i_2_n_0\,
      S(1) => \total_cols[4]_i_3_n_0\,
      S(0) => \time_control_regs[0]\(1)
    );
\total_cols_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => total_cols(5),
      R => '0'
    );
\total_cols_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => total_cols(6),
      R => '0'
    );
\total_cols_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(7),
      Q => total_cols(7),
      R => '0'
    );
\total_cols_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(8),
      Q => total_cols(8),
      R => '0'
    );
\total_cols_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \total_cols_reg[4]_i_1_n_0\,
      CO(3) => \total_cols_reg[8]_i_1_n_0\,
      CO(2) => \total_cols_reg[8]_i_1_n_1\,
      CO(1) => \total_cols_reg[8]_i_1_n_2\,
      CO(0) => \total_cols_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => \time_control_regs[0]\(8 downto 5)
    );
\total_cols_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(9),
      Q => total_cols(9),
      R => '0'
    );
\total_rows_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(13),
      Q => total_rows(0),
      R => '0'
    );
\total_rows_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(23),
      Q => total_rows(10),
      R => '0'
    );
\total_rows_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(24),
      Q => total_rows(11),
      R => '0'
    );
\total_rows_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(25),
      Q => total_rows(12),
      R => '0'
    );
\total_rows_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(14),
      Q => total_rows(1),
      R => '0'
    );
\total_rows_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(15),
      Q => total_rows(2),
      R => '0'
    );
\total_rows_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(16),
      Q => total_rows(3),
      R => '0'
    );
\total_rows_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(17),
      Q => total_rows(4),
      R => '0'
    );
\total_rows_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(18),
      Q => total_rows(5),
      R => '0'
    );
\total_rows_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(19),
      Q => total_rows(6),
      R => '0'
    );
\total_rows_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(20),
      Q => total_rows(7),
      R => '0'
    );
\total_rows_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(21),
      Q => total_rows(8),
      R => '0'
    );
\total_rows_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(22),
      Q => total_rows(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay is
  port (
    y_intb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay is
  signal \needs_delay.shift_register_reg[3][0]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][1]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][2]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][3]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][4]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][5]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][6]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][7]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][0]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][1]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][2]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][3]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][4]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][4]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][4]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][5]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][5]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][5]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][6]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][6]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][6]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][7]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][7]_srl3\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][7]_srl3 ";
begin
\needs_delay.shift_register_reg[3][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[3][0]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[3][1]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[3][2]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[3][3]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[3][4]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[3][5]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[3][6]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[3][7]_srl3_n_0\
    );
\needs_delay.shift_register_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[3][0]_srl3_n_0\,
      Q => y_intb(0),
      R => '0'
    );
\needs_delay.shift_register_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[3][1]_srl3_n_0\,
      Q => y_intb(1),
      R => '0'
    );
\needs_delay.shift_register_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[3][2]_srl3_n_0\,
      Q => y_intb(2),
      R => '0'
    );
\needs_delay.shift_register_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[3][3]_srl3_n_0\,
      Q => y_intb(3),
      R => '0'
    );
\needs_delay.shift_register_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[3][4]_srl3_n_0\,
      Q => y_intb(4),
      R => '0'
    );
\needs_delay.shift_register_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[3][5]_srl3_n_0\,
      Q => y_intb(5),
      R => '0'
    );
\needs_delay.shift_register_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[3][6]_srl3_n_0\,
      Q => y_intb(6),
      R => '0'
    );
\needs_delay.shift_register_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[3][7]_srl3_n_0\,
      Q => y_intb(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    s : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \needs_delay.shift_register_reg[1][3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized0\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized0\ is
  signal b_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \needs_delay.shift_register[1][3]_i_3__2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_4__2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_5__2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_6__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_2__2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_3__2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_4__2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_5__2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__1_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__1_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__1_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__1_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][1]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][2]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][5]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][6]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][7]_srl4_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][7]_srl4 ";
begin
\needs_delay.shift_register[1][3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_int(3),
      I1 => s(2),
      O => \needs_delay.shift_register[1][3]_i_3__2_n_0\
    );
\needs_delay.shift_register[1][3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_int(2),
      I1 => s(1),
      O => \needs_delay.shift_register[1][3]_i_4__2_n_0\
    );
\needs_delay.shift_register[1][3]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_int(1),
      I1 => s(0),
      O => \needs_delay.shift_register[1][3]_i_5__2_n_0\
    );
\needs_delay.shift_register[1][3]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_int(0),
      O => \needs_delay.shift_register[1][3]_i_6__0_n_0\
    );
\needs_delay.shift_register[1][7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_int(7),
      I1 => s(6),
      O => \needs_delay.shift_register[1][7]_i_2__2_n_0\
    );
\needs_delay.shift_register[1][7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_int(6),
      I1 => s(5),
      O => \needs_delay.shift_register[1][7]_i_3__2_n_0\
    );
\needs_delay.shift_register[1][7]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_int(5),
      I1 => s(4),
      O => \needs_delay.shift_register[1][7]_i_4__2_n_0\
    );
\needs_delay.shift_register[1][7]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b_int(4),
      I1 => s(3),
      O => \needs_delay.shift_register[1][7]_i_5__2_n_0\
    );
\needs_delay.shift_register_reg[1][3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \needs_delay.shift_register_reg[1][3]_i_1__1_n_0\,
      CO(2) => \needs_delay.shift_register_reg[1][3]_i_1__1_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][3]_i_1__1_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][3]_i_1__1_n_3\,
      CYINIT => \needs_delay.shift_register_reg[1][3]\,
      DI(3 downto 0) => b_int(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \needs_delay.shift_register[1][3]_i_3__2_n_0\,
      S(2) => \needs_delay.shift_register[1][3]_i_4__2_n_0\,
      S(1) => \needs_delay.shift_register[1][3]_i_5__2_n_0\,
      S(0) => \needs_delay.shift_register[1][3]_i_6__0_n_0\
    );
\needs_delay.shift_register_reg[1][7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \needs_delay.shift_register_reg[1][3]_i_1__1_n_0\,
      CO(3) => CO(0),
      CO(2) => \needs_delay.shift_register_reg[1][7]_i_1__1_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][7]_i_1__1_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => b_int(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \needs_delay.shift_register[1][7]_i_2__2_n_0\,
      S(2) => \needs_delay.shift_register[1][7]_i_3__2_n_0\,
      S(1) => \needs_delay.shift_register[1][7]_i_4__2_n_0\,
      S(0) => \needs_delay.shift_register[1][7]_i_5__2_n_0\
    );
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[4][0]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[4][1]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[4][2]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[4][3]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[4][4]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[4][5]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[4][6]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[4][7]_srl4_n_0\
    );
\needs_delay.shift_register_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][0]_srl4_n_0\,
      Q => b_int(0),
      R => '0'
    );
\needs_delay.shift_register_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][1]_srl4_n_0\,
      Q => b_int(1),
      R => '0'
    );
\needs_delay.shift_register_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][2]_srl4_n_0\,
      Q => b_int(2),
      R => '0'
    );
\needs_delay.shift_register_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][3]_srl4_n_0\,
      Q => b_int(3),
      R => '0'
    );
\needs_delay.shift_register_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][4]_srl4_n_0\,
      Q => b_int(4),
      R => '0'
    );
\needs_delay.shift_register_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][5]_srl4_n_0\,
      Q => b_int(5),
      R => '0'
    );
\needs_delay.shift_register_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][6]_srl4_n_0\,
      Q => b_int(6),
      R => '0'
    );
\needs_delay.shift_register_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][7]_srl4_n_0\,
      Q => b_int(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized0_4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[5][7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    s : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \needs_delay.shift_register_reg[1][3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized0_4\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized0_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized0_4\ is
  signal \needs_delay.shift_register[1][3]_i_2__2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_3__1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_4__1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_2__1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_3__1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_4__1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_5__1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__2_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__2_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__2_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__2_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__2_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__2_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][1]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][2]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][5]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][6]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][7]_srl4_n_0\ : STD_LOGIC;
  signal r_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][7]_srl4 ";
begin
\needs_delay.shift_register[1][3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_int(3),
      I1 => s(2),
      O => \needs_delay.shift_register[1][3]_i_2__2_n_0\
    );
\needs_delay.shift_register[1][3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_int(2),
      I1 => s(1),
      O => \needs_delay.shift_register[1][3]_i_3__1_n_0\
    );
\needs_delay.shift_register[1][3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_int(1),
      I1 => s(0),
      O => \needs_delay.shift_register[1][3]_i_4__1_n_0\
    );
\needs_delay.shift_register[1][3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_int(0),
      O => \needs_delay.shift_register[1][3]_i_5__0_n_0\
    );
\needs_delay.shift_register[1][7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_int(7),
      I1 => s(6),
      O => \needs_delay.shift_register[1][7]_i_2__1_n_0\
    );
\needs_delay.shift_register[1][7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_int(6),
      I1 => s(5),
      O => \needs_delay.shift_register[1][7]_i_3__1_n_0\
    );
\needs_delay.shift_register[1][7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_int(5),
      I1 => s(4),
      O => \needs_delay.shift_register[1][7]_i_4__1_n_0\
    );
\needs_delay.shift_register[1][7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_int(4),
      I1 => s(3),
      O => \needs_delay.shift_register[1][7]_i_5__1_n_0\
    );
\needs_delay.shift_register_reg[1][3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \needs_delay.shift_register_reg[1][3]_i_1__2_n_0\,
      CO(2) => \needs_delay.shift_register_reg[1][3]_i_1__2_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][3]_i_1__2_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][3]_i_1__2_n_3\,
      CYINIT => \needs_delay.shift_register_reg[1][3]\,
      DI(3 downto 0) => r_int(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \needs_delay.shift_register[1][3]_i_2__2_n_0\,
      S(2) => \needs_delay.shift_register[1][3]_i_3__1_n_0\,
      S(1) => \needs_delay.shift_register[1][3]_i_4__1_n_0\,
      S(0) => \needs_delay.shift_register[1][3]_i_5__0_n_0\
    );
\needs_delay.shift_register_reg[1][7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \needs_delay.shift_register_reg[1][3]_i_1__2_n_0\,
      CO(3) => \needs_delay.shift_register_reg[5][7]_0\(0),
      CO(2) => \needs_delay.shift_register_reg[1][7]_i_1__2_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][7]_i_1__2_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_int(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \needs_delay.shift_register[1][7]_i_2__1_n_0\,
      S(2) => \needs_delay.shift_register[1][7]_i_3__1_n_0\,
      S(1) => \needs_delay.shift_register[1][7]_i_4__1_n_0\,
      S(0) => \needs_delay.shift_register[1][7]_i_5__1_n_0\
    );
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[4][0]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[4][1]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[4][2]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[4][3]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[4][4]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[4][5]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[4][6]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[4][7]_srl4_n_0\
    );
\needs_delay.shift_register_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][0]_srl4_n_0\,
      Q => r_int(0),
      R => '0'
    );
\needs_delay.shift_register_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][1]_srl4_n_0\,
      Q => r_int(1),
      R => '0'
    );
\needs_delay.shift_register_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][2]_srl4_n_0\,
      Q => r_int(2),
      R => '0'
    );
\needs_delay.shift_register_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][3]_srl4_n_0\,
      Q => r_int(3),
      R => '0'
    );
\needs_delay.shift_register_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][4]_srl4_n_0\,
      Q => r_int(4),
      R => '0'
    );
\needs_delay.shift_register_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][5]_srl4_n_0\,
      Q => r_int(5),
      R => '0'
    );
\needs_delay.shift_register_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][6]_srl4_n_0\,
      Q => r_int(6),
      R => '0'
    );
\needs_delay.shift_register_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[4][7]_srl4_n_0\,
      Q => r_int(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized1\ is
  port (
    \needs_delay.shift_register_reg[3][9]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][8]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][7]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][5]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][4]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][2]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][1]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[3][8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \^s\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized1\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized1\ is
  signal \needs_delay.shift_register_reg[2][0]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][1]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][2]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][3]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][5]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][6]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][7]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][8]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][9]_srl2_n_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][0]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][1]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][2]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][3]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][4]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][5]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][6]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][7]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][8]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][9]_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][7]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][8]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][8]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][8]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][9]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][9]_srl2\ : label is "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][9]_srl2 ";
begin
  \needs_delay.shift_register_reg[3][0]_0\ <= \^needs_delay.shift_register_reg[3][0]_0\;
  \needs_delay.shift_register_reg[3][1]_0\ <= \^needs_delay.shift_register_reg[3][1]_0\;
  \needs_delay.shift_register_reg[3][2]_0\ <= \^needs_delay.shift_register_reg[3][2]_0\;
  \needs_delay.shift_register_reg[3][3]_0\ <= \^needs_delay.shift_register_reg[3][3]_0\;
  \needs_delay.shift_register_reg[3][4]_0\ <= \^needs_delay.shift_register_reg[3][4]_0\;
  \needs_delay.shift_register_reg[3][5]_0\ <= \^needs_delay.shift_register_reg[3][5]_0\;
  \needs_delay.shift_register_reg[3][6]_0\ <= \^needs_delay.shift_register_reg[3][6]_0\;
  \needs_delay.shift_register_reg[3][7]_0\ <= \^needs_delay.shift_register_reg[3][7]_0\;
  \needs_delay.shift_register_reg[3][8]_0\ <= \^needs_delay.shift_register_reg[3][8]_0\;
  \needs_delay.shift_register_reg[3][9]_0\ <= \^needs_delay.shift_register_reg[3][9]_0\;
\gtOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[3][8]_0\,
      I1 => \^needs_delay.shift_register_reg[3][9]_0\,
      O => \needs_delay.shift_register_reg[3][8]_1\(0)
    );
\gtOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[3][8]_0\,
      I1 => \^needs_delay.shift_register_reg[3][9]_0\,
      O => \needs_delay.shift_register_reg[3][8]_2\(0)
    );
\gtOp_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[3][6]_0\,
      I1 => \core_control_regs[0]\(6),
      I2 => \core_control_regs[0]\(7),
      I3 => \^needs_delay.shift_register_reg[3][7]_0\,
      O => DI(3)
    );
\gtOp_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[3][4]_0\,
      I1 => \core_control_regs[0]\(4),
      I2 => \core_control_regs[0]\(5),
      I3 => \^needs_delay.shift_register_reg[3][5]_0\,
      O => DI(2)
    );
\gtOp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[3][2]_0\,
      I1 => \core_control_regs[0]\(2),
      I2 => \core_control_regs[0]\(3),
      I3 => \^needs_delay.shift_register_reg[3][3]_0\,
      O => DI(1)
    );
\gtOp_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[3][0]_0\,
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^needs_delay.shift_register_reg[3][1]_0\,
      O => DI(0)
    );
\gtOp_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[3][6]_0\,
      I1 => \core_control_regs[0]\(6),
      I2 => \^needs_delay.shift_register_reg[3][7]_0\,
      I3 => \core_control_regs[0]\(7),
      O => S(3)
    );
\gtOp_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[3][4]_0\,
      I1 => \core_control_regs[0]\(4),
      I2 => \^needs_delay.shift_register_reg[3][5]_0\,
      I3 => \core_control_regs[0]\(5),
      O => S(2)
    );
\gtOp_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[3][2]_0\,
      I1 => \core_control_regs[0]\(2),
      I2 => \^needs_delay.shift_register_reg[3][3]_0\,
      I3 => \core_control_regs[0]\(3),
      O => S(1)
    );
\gtOp_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[3][0]_0\,
      I1 => \core_control_regs[0]\(0),
      I2 => \^needs_delay.shift_register_reg[3][1]_0\,
      I3 => \core_control_regs[0]\(1),
      O => S(0)
    );
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => \^s\(0),
      Q => \needs_delay.shift_register_reg[2][0]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => \^s\(1),
      Q => \needs_delay.shift_register_reg[2][1]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => \^s\(2),
      Q => \needs_delay.shift_register_reg[2][2]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => \^s\(3),
      Q => \needs_delay.shift_register_reg[2][3]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => \^s\(4),
      Q => \needs_delay.shift_register_reg[2][4]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => \^s\(5),
      Q => \needs_delay.shift_register_reg[2][5]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => \^s\(6),
      Q => \needs_delay.shift_register_reg[2][6]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => \^s\(7),
      Q => \needs_delay.shift_register_reg[2][7]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][8]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => \^s\(8),
      Q => \needs_delay.shift_register_reg[2][8]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][9]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => aclk,
      D => \^s\(9),
      Q => \needs_delay.shift_register_reg[2][9]_srl2_n_0\
    );
\needs_delay.shift_register_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[2][0]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][0]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[2][1]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][1]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[2][2]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][2]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[2][3]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][3]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[2][4]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][4]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[2][5]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][5]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[2][6]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][6]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[2][7]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][7]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[2][8]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][8]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[2][9]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][9]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr is
  port (
    out_s : out STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr is
  signal \needs_delay.shift_register[1][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_5__1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_6_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_4\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_5\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_6\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_7\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_4\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_5\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_6\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_7\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][8]_i_1_n_7\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_needs_delay.shift_register_reg[1][8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[1][8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  p_0_in(0) <= \^p_0_in\(0);
\needs_delay.shift_register[1][3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \^p_0_in\(0)
    );
\needs_delay.shift_register[1][3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => Q(3),
      O => \needs_delay.shift_register[1][3]_i_3__0_n_0\
    );
\needs_delay.shift_register[1][3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => Q(2),
      O => \needs_delay.shift_register[1][3]_i_4__0_n_0\
    );
\needs_delay.shift_register[1][3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => Q(1),
      O => \needs_delay.shift_register[1][3]_i_5__1_n_0\
    );
\needs_delay.shift_register[1][3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \needs_delay.shift_register[1][3]_i_6_n_0\
    );
\needs_delay.shift_register[1][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => Q(7),
      O => \needs_delay.shift_register[1][7]_i_2_n_0\
    );
\needs_delay.shift_register[1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => Q(6),
      O => \needs_delay.shift_register[1][7]_i_3_n_0\
    );
\needs_delay.shift_register[1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => Q(5),
      O => \needs_delay.shift_register[1][7]_i_4_n_0\
    );
\needs_delay.shift_register[1][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => Q(4),
      O => \needs_delay.shift_register[1][7]_i_5_n_0\
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][3]_i_1_n_7\,
      Q => out_s(0),
      R => sclr
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][3]_i_1_n_6\,
      Q => out_s(1),
      R => sclr
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][3]_i_1_n_5\,
      Q => out_s(2),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][3]_i_1_n_4\,
      Q => out_s(3),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \needs_delay.shift_register_reg[1][3]_i_1_n_0\,
      CO(2) => \needs_delay.shift_register_reg[1][3]_i_1_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][3]_i_1_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][3]_i_1_n_3\,
      CYINIT => \^p_0_in\(0),
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \needs_delay.shift_register_reg[1][3]_i_1_n_4\,
      O(2) => \needs_delay.shift_register_reg[1][3]_i_1_n_5\,
      O(1) => \needs_delay.shift_register_reg[1][3]_i_1_n_6\,
      O(0) => \needs_delay.shift_register_reg[1][3]_i_1_n_7\,
      S(3) => \needs_delay.shift_register[1][3]_i_3__0_n_0\,
      S(2) => \needs_delay.shift_register[1][3]_i_4__0_n_0\,
      S(1) => \needs_delay.shift_register[1][3]_i_5__1_n_0\,
      S(0) => \needs_delay.shift_register[1][3]_i_6_n_0\
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][7]_i_1_n_7\,
      Q => out_s(4),
      R => sclr
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][7]_i_1_n_6\,
      Q => out_s(5),
      R => sclr
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][7]_i_1_n_5\,
      Q => out_s(6),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][7]_i_1_n_4\,
      Q => out_s(7),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \needs_delay.shift_register_reg[1][3]_i_1_n_0\,
      CO(3) => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CO(2) => \needs_delay.shift_register_reg[1][7]_i_1_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][7]_i_1_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \needs_delay.shift_register_reg[1][7]_i_1_n_4\,
      O(2) => \needs_delay.shift_register_reg[1][7]_i_1_n_5\,
      O(1) => \needs_delay.shift_register_reg[1][7]_i_1_n_6\,
      O(0) => \needs_delay.shift_register_reg[1][7]_i_1_n_7\,
      S(3) => \needs_delay.shift_register[1][7]_i_2_n_0\,
      S(2) => \needs_delay.shift_register[1][7]_i_3_n_0\,
      S(1) => \needs_delay.shift_register[1][7]_i_4_n_0\,
      S(0) => \needs_delay.shift_register[1][7]_i_5_n_0\
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][8]_i_1_n_7\,
      Q => out_s(8),
      R => sclr
    );
\needs_delay.shift_register_reg[1][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_needs_delay.shift_register_reg[1][8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_needs_delay.shift_register_reg[1][8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \needs_delay.shift_register_reg[1][8]_i_1_n_7\,
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr_11 is
  port (
    out_s : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr_11 : entity is "delay_sclr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr_11 is
  signal \needs_delay.shift_register[1][3]_i_2__1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[1][8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[1][8]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\needs_delay.shift_register[1][3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => Q(2),
      O => \needs_delay.shift_register[1][3]_i_2__1_n_0\
    );
\needs_delay.shift_register[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => Q(1),
      O => \needs_delay.shift_register[1][3]_i_3_n_0\
    );
\needs_delay.shift_register[1][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => Q(0),
      O => \needs_delay.shift_register[1][3]_i_4_n_0\
    );
\needs_delay.shift_register[1][3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \needs_delay.shift_register[1][3]_i_5_n_0\
    );
\needs_delay.shift_register[1][7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => Q(6),
      O => \needs_delay.shift_register[1][7]_i_2__0_n_0\
    );
\needs_delay.shift_register[1][7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => Q(5),
      O => \needs_delay.shift_register[1][7]_i_3__0_n_0\
    );
\needs_delay.shift_register[1][7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => Q(4),
      O => \needs_delay.shift_register[1][7]_i_4__0_n_0\
    );
\needs_delay.shift_register[1][7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => Q(3),
      O => \needs_delay.shift_register[1][7]_i_5__0_n_0\
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][3]_i_1__0_n_7\,
      Q => out_s(0),
      R => sclr
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][3]_i_1__0_n_6\,
      Q => out_s(1),
      R => sclr
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][3]_i_1__0_n_5\,
      Q => out_s(2),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][3]_i_1__0_n_4\,
      Q => out_s(3),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \needs_delay.shift_register_reg[1][3]_i_1__0_n_0\,
      CO(2) => \needs_delay.shift_register_reg[1][3]_i_1__0_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][3]_i_1__0_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][3]_i_1__0_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => Q(10 downto 7),
      O(3) => \needs_delay.shift_register_reg[1][3]_i_1__0_n_4\,
      O(2) => \needs_delay.shift_register_reg[1][3]_i_1__0_n_5\,
      O(1) => \needs_delay.shift_register_reg[1][3]_i_1__0_n_6\,
      O(0) => \needs_delay.shift_register_reg[1][3]_i_1__0_n_7\,
      S(3) => \needs_delay.shift_register[1][3]_i_2__1_n_0\,
      S(2) => \needs_delay.shift_register[1][3]_i_3_n_0\,
      S(1) => \needs_delay.shift_register[1][3]_i_4_n_0\,
      S(0) => \needs_delay.shift_register[1][3]_i_5_n_0\
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][7]_i_1__0_n_7\,
      Q => out_s(4),
      R => sclr
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][7]_i_1__0_n_6\,
      Q => out_s(5),
      R => sclr
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][7]_i_1__0_n_5\,
      Q => out_s(6),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][7]_i_1__0_n_4\,
      Q => out_s(7),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \needs_delay.shift_register_reg[1][3]_i_1__0_n_0\,
      CO(3) => \needs_delay.shift_register_reg[1][7]_i_1__0_n_0\,
      CO(2) => \needs_delay.shift_register_reg[1][7]_i_1__0_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][7]_i_1__0_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \needs_delay.shift_register_reg[1][7]_i_1__0_n_4\,
      O(2) => \needs_delay.shift_register_reg[1][7]_i_1__0_n_5\,
      O(1) => \needs_delay.shift_register_reg[1][7]_i_1__0_n_6\,
      O(0) => \needs_delay.shift_register_reg[1][7]_i_1__0_n_7\,
      S(3) => \needs_delay.shift_register[1][7]_i_2__0_n_0\,
      S(2) => \needs_delay.shift_register[1][7]_i_3__0_n_0\,
      S(1) => \needs_delay.shift_register[1][7]_i_4__0_n_0\,
      S(0) => \needs_delay.shift_register[1][7]_i_5__0_n_0\
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \needs_delay.shift_register_reg[1][8]_i_1__0_n_7\,
      Q => out_s(8),
      R => sclr
    );
\needs_delay.shift_register_reg[1][8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \needs_delay.shift_register_reg[1][7]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_needs_delay.shift_register_reg[1][8]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_needs_delay.shift_register_reg[1][8]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \needs_delay.shift_register_reg[1][8]_i_1__0_n_7\,
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized0\ is
  port (
    c : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    sclr : in STD_LOGIC;
    s : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \core_control_regs[9]\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized0\ : entity is "delay_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized0\ is
  signal \NLW_needs_delay.shift_register_reg[2]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[2]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[2]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[2]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[2]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[2]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[2]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[2]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[2]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[2]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal \NLW_needs_delay.shift_register_reg[2]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \needs_delay.shift_register_reg[2]\ : label is "{SYNTH-12 {cell *THIS*}}";
begin
\needs_delay.shift_register_reg[2]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \core_control_regs[9]\(16),
      A(28) => \core_control_regs[9]\(16),
      A(27) => \core_control_regs[9]\(16),
      A(26) => \core_control_regs[9]\(16),
      A(25) => \core_control_regs[9]\(16),
      A(24) => \core_control_regs[9]\(16),
      A(23) => \core_control_regs[9]\(16),
      A(22) => \core_control_regs[9]\(16),
      A(21) => \core_control_regs[9]\(16),
      A(20) => \core_control_regs[9]\(16),
      A(19) => \core_control_regs[9]\(16),
      A(18) => \core_control_regs[9]\(16),
      A(17) => \core_control_regs[9]\(16),
      A(16 downto 0) => \core_control_regs[9]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_needs_delay.shift_register_reg[2]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => s(8),
      B(16) => s(8),
      B(15) => s(8),
      B(14) => s(8),
      B(13) => s(8),
      B(12) => s(8),
      B(11) => s(8),
      B(10) => s(8),
      B(9) => s(8),
      B(8 downto 0) => s(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_needs_delay.shift_register_reg[2]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_needs_delay.shift_register_reg[2]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_needs_delay.shift_register_reg[2]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => E(0),
      CEP => E(0),
      CLK => aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_needs_delay.shift_register_reg[2]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_needs_delay.shift_register_reg[2]_OVERFLOW_UNCONNECTED\,
      P(47 downto 26) => \NLW_needs_delay.shift_register_reg[2]_P_UNCONNECTED\(47 downto 26),
      P(25 downto 0) => c(25 downto 0),
      PATTERNBDETECT => \NLW_needs_delay.shift_register_reg[2]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_needs_delay.shift_register_reg[2]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_needs_delay.shift_register_reg[2]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => sclr,
      RSTP => sclr,
      UNDERFLOW => \NLW_needs_delay.shift_register_reg[2]_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1\ is
  port (
    \needs_delay.shift_register_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \core_control_regs[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1\ : entity is "delay_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\ltOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][8]\,
      I1 => \^q\(8),
      O => \needs_delay.shift_register_reg[1][8]_0\(0)
    );
\ltOp_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[1]\(6),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \core_control_regs[1]\(7),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\(3)
    );
\ltOp_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[1]\(4),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \core_control_regs[1]\(5),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\(2)
    );
\ltOp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[1]\(2),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \core_control_regs[1]\(3),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\(1)
    );
\ltOp_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[1]\(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \core_control_regs[1]\(1),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\(0)
    );
\ltOp_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[1]\(6),
      I1 => \^q\(6),
      I2 => \core_control_regs[1]\(7),
      I3 => \^q\(7),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\(3)
    );
\ltOp_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[1]\(4),
      I1 => \^q\(4),
      I2 => \core_control_regs[1]\(5),
      I3 => \^q\(5),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\(2)
    );
\ltOp_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[1]\(2),
      I1 => \^q\(2),
      I2 => \core_control_regs[1]\(3),
      I3 => \^q\(3),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\(1)
    );
\ltOp_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[1]\(0),
      I1 => \^q\(0),
      I2 => \core_control_regs[1]\(1),
      I3 => \^q\(1),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => sclr
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => sclr
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => sclr
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => sclr
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => sclr
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => sclr
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => sclr
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(8),
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_12\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \core_control_regs[5]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_12\ : entity is "delay_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gtOp_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p(0),
      I1 => p(1),
      O => DI(0)
    );
\gtOp_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p(0),
      I1 => p(1),
      O => S(0)
    );
\ltOp_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][8]\,
      I1 => \^q\(8),
      O => \needs_delay.shift_register_reg[1][8]_0\(0)
    );
\ltOp_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[5]\(6),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \core_control_regs[5]\(7),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]_0\(3)
    );
\ltOp_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[5]\(4),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \core_control_regs[5]\(5),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]_0\(2)
    );
\ltOp_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[5]\(2),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \core_control_regs[5]\(3),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]_0\(1)
    );
\ltOp_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[5]\(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \core_control_regs[5]\(1),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]_0\(0)
    );
\ltOp_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[5]\(6),
      I1 => \^q\(6),
      I2 => \core_control_regs[5]\(7),
      I3 => \^q\(7),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]\(3)
    );
\ltOp_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[5]\(4),
      I1 => \^q\(4),
      I2 => \core_control_regs[5]\(5),
      I3 => \^q\(5),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]\(2)
    );
\ltOp_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[5]\(2),
      I1 => \^q\(2),
      I2 => \core_control_regs[5]\(3),
      I3 => \^q\(3),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]\(1)
    );
\ltOp_carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[5]\(0),
      I1 => \^q\(0),
      I2 => \core_control_regs[5]\(1),
      I3 => \^q\(1),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => sclr
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => sclr
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => sclr
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => sclr
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => sclr
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => sclr
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => sclr
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(8),
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_13\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \core_control_regs[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_13\ : entity is "delay_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gtOp_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p(0),
      I1 => p(1),
      O => DI(0)
    );
\gtOp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p(0),
      I1 => p(1),
      O => S(0)
    );
\ltOp_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][8]\,
      I1 => \^q\(8),
      O => \needs_delay.shift_register_reg[1][8]_0\(0)
    );
\ltOp_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[3]\(6),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \core_control_regs[3]\(7),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]_0\(3)
    );
\ltOp_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[3]\(4),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \core_control_regs[3]\(5),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]_0\(2)
    );
\ltOp_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[3]\(2),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \core_control_regs[3]\(3),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]_0\(1)
    );
\ltOp_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \core_control_regs[3]\(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \core_control_regs[3]\(1),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]_0\(0)
    );
\ltOp_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[3]\(6),
      I1 => \^q\(6),
      I2 => \core_control_regs[3]\(7),
      I3 => \^q\(7),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]\(3)
    );
\ltOp_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[3]\(4),
      I1 => \^q\(4),
      I2 => \core_control_regs[3]\(5),
      I3 => \^q\(5),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]\(2)
    );
\ltOp_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[3]\(2),
      I1 => \^q\(2),
      I2 => \core_control_regs[3]\(3),
      I3 => \^q\(3),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]\(1)
    );
\ltOp_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \core_control_regs[3]\(0),
      I1 => \^q\(0),
      I2 => \core_control_regs[3]\(1),
      I3 => \^q\(1),
      O => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => sclr
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => sclr
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => sclr
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => sclr
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => sclr
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => sclr
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => sclr
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(8),
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_14\ is
  port (
    da : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_14\ : entity is "delay_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_14\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => da(0),
      R => sclr
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => da(1),
      R => sclr
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => da(2),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => da(3),
      R => sclr
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => da(4),
      R => sclr
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => da(5),
      R => sclr
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => da(6),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => da(7),
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_15\ is
  port (
    da : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_15\ : entity is "delay_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_15\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => da(0),
      R => sclr
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => da(1),
      R => sclr
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => da(2),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => da(3),
      R => sclr
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => da(4),
      R => sclr
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => da(5),
      R => sclr
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => da(6),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => da(7),
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_16\ is
  port (
    da : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_16\ : entity is "delay_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_16\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => da(0),
      R => sclr
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => da(1),
      R => sclr
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => da(2),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => da(3),
      R => sclr
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => da(4),
      R => sclr
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => da(5),
      R => sclr
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => da(6),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => da(7),
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \needs_delay.shift_register_reg[5][7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \needs_delay.shift_register_reg[1][0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_17\ : entity is "delay_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_17\ is
  signal \needs_delay.shift_register[1][10]_i_2__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][10]_i_2__1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][10]_i_3__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][10]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][10]_i_1__0_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][10]_i_1__0_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][10]_i_1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][10]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_needs_delay.shift_register_reg[1][10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_needs_delay.shift_register_reg[1][10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\needs_delay.shift_register[1][10]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(2),
      O => \needs_delay.shift_register[1][10]_i_2__0_n_0\
    );
\needs_delay.shift_register[1][10]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(2),
      O => \needs_delay.shift_register[1][10]_i_2__1_n_0\
    );
\needs_delay.shift_register[1][10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(1),
      O => \needs_delay.shift_register[1][10]_i_3_n_0\
    );
\needs_delay.shift_register[1][10]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(1),
      O => \needs_delay.shift_register[1][10]_i_3__0_n_0\
    );
\needs_delay.shift_register[1][3]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(0),
      O => \needs_delay.shift_register_reg[1][0]_0\
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(0),
      Q => Q(0),
      R => sclr
    );
\needs_delay.shift_register_reg[1][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 2) => \NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \needs_delay.shift_register_reg[1][10]_i_1_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3) => \NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(2 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \needs_delay.shift_register[1][10]_i_2__0_n_0\,
      S(0) => \needs_delay.shift_register[1][10]_i_3__0_n_0\
    );
\needs_delay.shift_register_reg[1][10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \needs_delay.shift_register_reg[1][10]\(0),
      CO(3 downto 2) => \NLW_needs_delay.shift_register_reg[1][10]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \needs_delay.shift_register_reg[1][10]_i_1__0_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3) => \NLW_needs_delay.shift_register_reg[1][10]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \needs_delay.shift_register_reg[5][7]\(2 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \needs_delay.shift_register[1][10]_i_2__1_n_0\,
      S(0) => \needs_delay.shift_register[1][10]_i_3_n_0\
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(1),
      Q => Q(1),
      R => sclr
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(2),
      Q => Q(2),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(3),
      Q => Q(3),
      R => sclr
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(4),
      Q => Q(4),
      R => sclr
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(5),
      Q => Q(5),
      R => sclr
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(6),
      Q => Q(6),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(7),
      Q => Q(7),
      R => sclr
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(8),
      Q => Q(8),
      R => sclr
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(9),
      Q => Q(9),
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2\ : entity is "delay_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(0),
      Q => Q(0),
      R => sclr
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(10),
      Q => Q(10),
      R => sclr
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(1),
      Q => Q(1),
      R => sclr
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(2),
      Q => Q(2),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(3),
      Q => Q(3),
      R => sclr
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(4),
      Q => Q(4),
      R => sclr
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(5),
      Q => Q(5),
      R => sclr
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(6),
      Q => Q(6),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(7),
      Q => Q(7),
      R => sclr
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(8),
      Q => Q(8),
      R => sclr
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(9),
      Q => Q(9),
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2_7\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    resetn_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2_7\ : entity is "delay_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2_7\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  SR(0) <= \^sr\(0);
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => \^sr\(0)
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => \^sr\(0)
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => \^sr\(0)
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => \^sr\(0)
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => \^sr\(0)
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => \^sr\(0)
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => \^sr\(0)
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => \^sr\(0)
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => \^sr\(0)
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => \^sr\(0)
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => \^sr\(0)
    );
sof_late_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn_out,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2_9\ : entity is "delay_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2_9\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => sclr
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => sclr
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => sclr
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => sclr
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => sclr
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => sclr
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => sclr
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => sclr
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => sclr
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => sclr
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_ram is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_ptr_int_reg[1]\ : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_fifo_empty : in STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    \read_ptr_int_reg[2]\ : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclken : in STD_LOGIC;
    aclk : in STD_LOGIC;
    wen : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GenerateDoutWriteFirstB.t_qb_reg[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_ram is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_0\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_1\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_2\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_3\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_4\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_5\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_0\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_1\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_2\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_3\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_4\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_5\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_0\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_1\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5\ : STD_LOGIC;
  signal \^read_ptr_int_reg[1]\ : STD_LOGIC;
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 416;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is "rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is "";
  attribute RTL_RAM_BITS of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 416;
  attribute RTL_RAM_NAME of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is "rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem";
  attribute ram_addr_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 0;
  attribute ram_addr_end of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 15;
  attribute ram_offset of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 0;
  attribute ram_slice_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 12;
  attribute ram_slice_end of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is "";
  attribute RTL_RAM_BITS of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 416;
  attribute RTL_RAM_NAME of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is "rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem";
  attribute ram_addr_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 0;
  attribute ram_addr_end of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 15;
  attribute ram_offset of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 0;
  attribute ram_slice_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 18;
  attribute ram_slice_end of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is "";
  attribute RTL_RAM_BITS of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 416;
  attribute RTL_RAM_NAME of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is "rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem";
  attribute ram_addr_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 0;
  attribute ram_addr_end of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 15;
  attribute ram_offset of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 0;
  attribute ram_slice_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 24;
  attribute ram_slice_end of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 25;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is "";
  attribute RTL_RAM_BITS of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 416;
  attribute RTL_RAM_NAME of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is "rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem";
  attribute ram_addr_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_addr_end of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 15;
  attribute ram_offset of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_slice_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 6;
  attribute ram_slice_end of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 11;
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  \read_ptr_int_reg[1]\ <= \^read_ptr_int_reg[1]\;
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^addra\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^addra\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^addra\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[25]_0\(3 downto 0),
      DIA(1 downto 0) => da(1 downto 0),
      DIB(1 downto 0) => da(3 downto 2),
      DIC(1 downto 0) => da(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0\,
      DOA(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1\,
      DOB(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2\,
      DOB(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3\,
      DOC(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4\,
      DOC(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5\,
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => wen
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Q(3),
      I1 => \^read_ptr_int_reg[1]\,
      I2 => Q(2),
      O => \^addra\(3)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAAAAAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => axi_fifo_empty,
      I2 => m_axis_video_tready,
      I3 => \read_ptr_int_reg[2]\,
      I4 => Q(0),
      I5 => Q(1),
      O => \^addra\(2)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => m_axis_video_tready,
      I5 => axi_fifo_empty,
      O => \^addra\(1)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => axi_fifo_empty,
      I2 => m_axis_video_tready,
      I3 => aclken,
      I4 => \genr_control_regs[0]\(0),
      O => \^addra\(0)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => m_axis_video_tready,
      I5 => axi_fifo_empty,
      O => \^read_ptr_int_reg[1]\
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^addra\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^addra\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^addra\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[25]_0\(3 downto 0),
      DIA(1 downto 0) => da(13 downto 12),
      DIB(1 downto 0) => da(15 downto 14),
      DIC(1 downto 0) => da(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_0\,
      DOA(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_1\,
      DOB(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_2\,
      DOB(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_3\,
      DOC(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_4\,
      DOC(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_5\,
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => wen
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^addra\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^addra\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^addra\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[25]_0\(3 downto 0),
      DIA(1 downto 0) => da(19 downto 18),
      DIB(1 downto 0) => da(21 downto 20),
      DIC(1 downto 0) => da(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_0\,
      DOA(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_1\,
      DOB(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_2\,
      DOB(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_3\,
      DOC(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_4\,
      DOC(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_5\,
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => wen
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_24_25\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^addra\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^addra\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^addra\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[25]_0\(3 downto 0),
      DIA(1 downto 0) => da(25 downto 24),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_0\,
      DOA(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_1\,
      DOB(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => wen
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^addra\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^addra\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^addra\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[25]_0\(3 downto 0),
      DIA(1 downto 0) => da(7 downto 6),
      DIB(1 downto 0) => da(9 downto 8),
      DIC(1 downto 0) => da(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0\,
      DOA(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1\,
      DOB(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2\,
      DOB(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3\,
      DOC(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4\,
      DOC(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5\,
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => wen
    );
\GenerateDoutWriteFirstB.t_qb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1\,
      Q => O22(0),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5\,
      Q => O22(10),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4\,
      Q => O22(11),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_1\,
      Q => O22(12),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_0\,
      Q => O22(13),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_3\,
      Q => O22(14),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_2\,
      Q => O22(15),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_5\,
      Q => O22(16),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_4\,
      Q => O22(17),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_1\,
      Q => O22(18),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_0\,
      Q => O22(19),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0\,
      Q => O22(1),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_3\,
      Q => O22(20),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_2\,
      Q => O22(21),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_5\,
      Q => O22(22),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_4\,
      Q => O22(23),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_1\,
      Q => O22(24),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_0\,
      Q => O22(25),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3\,
      Q => O22(2),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2\,
      Q => O22(3),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5\,
      Q => O22(4),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4\,
      Q => O22(5),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1\,
      Q => O22(6),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0\,
      Q => O22(7),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3\,
      Q => O22(8),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2\,
      Q => O22(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_ram_18 is
  port (
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_match_reg : out STD_LOGIC;
    reg_update : out STD_LOGIC;
    \GenerateDoutWriteFirstB.t_qb_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axis_video_tvalid : in STD_LOGIC;
    s_axis_video_tready : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclken : in STD_LOGIC;
    \write_ptr_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vid_empty : in STD_LOGIC;
    \read_ptr_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GenerateDoutWriteFirstB.t_qb_reg[25]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_ram_18 : entity is "dp_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_ram_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_ram_18 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^generatedoutwritefirstb.t_qb_reg[25]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^empty_match_reg\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal t_qb0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 416;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is "rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is "";
  attribute RTL_RAM_BITS of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 416;
  attribute RTL_RAM_NAME of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is "rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem";
  attribute ram_addr_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 0;
  attribute ram_addr_end of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 15;
  attribute ram_offset of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 0;
  attribute ram_slice_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 12;
  attribute ram_slice_end of \GenerateDoutWriteFirstA.mem_reg_0_15_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is "";
  attribute RTL_RAM_BITS of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 416;
  attribute RTL_RAM_NAME of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is "rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem";
  attribute ram_addr_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 0;
  attribute ram_addr_end of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 15;
  attribute ram_offset of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 0;
  attribute ram_slice_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 18;
  attribute ram_slice_end of \GenerateDoutWriteFirstA.mem_reg_0_15_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is "";
  attribute RTL_RAM_BITS of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 416;
  attribute RTL_RAM_NAME of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is "rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem";
  attribute ram_addr_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 0;
  attribute ram_addr_end of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 15;
  attribute ram_offset of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 0;
  attribute ram_slice_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 24;
  attribute ram_slice_end of \GenerateDoutWriteFirstA.mem_reg_0_15_24_25\ : label is 25;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is "";
  attribute RTL_RAM_BITS of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 416;
  attribute RTL_RAM_NAME of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is "rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem";
  attribute ram_addr_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_addr_end of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 15;
  attribute ram_offset of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_slice_begin of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 6;
  attribute ram_slice_end of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is 11;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \GenerateDoutWriteFirstB.t_qb_reg[25]_0\(25 downto 0) <= \^generatedoutwritefirstb.t_qb_reg[25]_0\(25 downto 0);
  empty_match_reg <= \^empty_match_reg\;
  p_0_in <= \^p_0_in\;
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^d\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^d\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^d\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[25]_1\(3 downto 0),
      DIA(1 downto 0) => da(1 downto 0),
      DIB(1 downto 0) => da(3 downto 2),
      DIC(1 downto 0) => da(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => t_qb0(1 downto 0),
      DOB(1 downto 0) => t_qb0(3 downto 2),
      DOC(1 downto 0) => t_qb0(5 downto 4),
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \^p_0_in\
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s_axis_video_tvalid,
      I1 => s_axis_video_tready,
      I2 => resetn_out,
      I3 => \genr_control_regs[0]\(0),
      I4 => aclken,
      I5 => \write_ptr_reg[3]\,
      O => \^p_0_in\
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \^empty_match_reg\,
      I3 => Q(0),
      I4 => Q(2),
      O => \^d\(3)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \^empty_match_reg\,
      I3 => Q(1),
      O => \^d\(2)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Q(1),
      I1 => \^empty_match_reg\,
      I2 => Q(0),
      O => \^d\(1)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^empty_match_reg\,
      O => \^d\(0)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vid_empty,
      I1 => \read_ptr_reg[0]\,
      O => \^empty_match_reg\
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^d\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^d\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^d\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[25]_1\(3 downto 0),
      DIA(1 downto 0) => da(13 downto 12),
      DIB(1 downto 0) => da(15 downto 14),
      DIC(1 downto 0) => da(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => t_qb0(13 downto 12),
      DOB(1 downto 0) => t_qb0(15 downto 14),
      DOC(1 downto 0) => t_qb0(17 downto 16),
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \^p_0_in\
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^d\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^d\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^d\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[25]_1\(3 downto 0),
      DIA(1 downto 0) => da(19 downto 18),
      DIB(1 downto 0) => da(21 downto 20),
      DIC(1 downto 0) => da(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => t_qb0(19 downto 18),
      DOB(1 downto 0) => t_qb0(21 downto 20),
      DOC(1 downto 0) => t_qb0(23 downto 22),
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \^p_0_in\
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_24_25\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^d\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^d\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^d\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[25]_1\(3 downto 0),
      DIA(1 downto 0) => da(25 downto 24),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => t_qb0(25 downto 24),
      DOB(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \^p_0_in\
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^d\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^d\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^d\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[25]_1\(3 downto 0),
      DIA(1 downto 0) => da(7 downto 6),
      DIB(1 downto 0) => da(9 downto 8),
      DIC(1 downto 0) => da(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => t_qb0(7 downto 6),
      DOB(1 downto 0) => t_qb0(9 downto 8),
      DOC(1 downto 0) => t_qb0(11 downto 10),
      DOD(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \^p_0_in\
    );
\GenerateDoutWriteFirstB.t_qb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(0),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(0),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(10),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(10),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(11),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(11),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(12),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(12),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(13),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(13),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(14),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(14),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(15),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(15),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(16),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(16),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(17),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(17),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(18),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(18),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(19),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(19),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(1),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(1),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(20),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(20),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(21),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(21),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(22),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(22),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(23),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(23),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(24),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(24),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(25),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(25),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(2),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(2),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(3),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(3),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(4),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(4),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(5),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(5),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(6),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(6),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(7),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(7),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(8),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(8),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => t_qb0(9),
      Q => \^generatedoutwritefirstb.t_qb_reg[25]_0\(9),
      R => '0'
    );
U_VIDEO_CTRL_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^generatedoutwritefirstb.t_qb_reg[25]_0\(25),
      I1 => \genr_control_regs[0]\(1),
      O => reg_update
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac is
  port (
    a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    b : in STD_LOGIC_VECTOR ( 16 downto 0 );
    c : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p : out STD_LOGIC_VECTOR ( 25 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    sclr : in STD_LOGIC
  );
  attribute CREG : integer;
  attribute CREG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac : entity is 0;
  attribute HAS_C : integer;
  attribute HAS_C of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac : entity is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac : entity is 9;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac : entity is 17;
  attribute OWIDTH : integer;
  attribute OWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac : entity is 26;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac : entity is "yes";
  attribute mult_style : string;
  attribute mult_style of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac : entity is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac : entity is "yes";
  attribute use_dsp : string;
  attribute use_dsp of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac is
  signal plusOp_n_106 : STD_LOGIC;
  signal plusOp_n_107 : STD_LOGIC;
  signal plusOp_n_108 : STD_LOGIC;
  signal plusOp_n_109 : STD_LOGIC;
  signal plusOp_n_110 : STD_LOGIC;
  signal plusOp_n_111 : STD_LOGIC;
  signal plusOp_n_112 : STD_LOGIC;
  signal plusOp_n_113 : STD_LOGIC;
  signal plusOp_n_114 : STD_LOGIC;
  signal plusOp_n_115 : STD_LOGIC;
  signal plusOp_n_116 : STD_LOGIC;
  signal plusOp_n_117 : STD_LOGIC;
  signal plusOp_n_118 : STD_LOGIC;
  signal plusOp_n_119 : STD_LOGIC;
  signal plusOp_n_120 : STD_LOGIC;
  signal plusOp_n_121 : STD_LOGIC;
  signal plusOp_n_122 : STD_LOGIC;
  signal plusOp_n_123 : STD_LOGIC;
  signal plusOp_n_124 : STD_LOGIC;
  signal plusOp_n_125 : STD_LOGIC;
  signal plusOp_n_126 : STD_LOGIC;
  signal plusOp_n_127 : STD_LOGIC;
  signal plusOp_n_128 : STD_LOGIC;
  signal plusOp_n_129 : STD_LOGIC;
  signal plusOp_n_130 : STD_LOGIC;
  signal plusOp_n_131 : STD_LOGIC;
  signal plusOp_n_132 : STD_LOGIC;
  signal plusOp_n_133 : STD_LOGIC;
  signal plusOp_n_134 : STD_LOGIC;
  signal plusOp_n_135 : STD_LOGIC;
  signal plusOp_n_136 : STD_LOGIC;
  signal plusOp_n_137 : STD_LOGIC;
  signal plusOp_n_138 : STD_LOGIC;
  signal plusOp_n_139 : STD_LOGIC;
  signal plusOp_n_140 : STD_LOGIC;
  signal plusOp_n_141 : STD_LOGIC;
  signal plusOp_n_142 : STD_LOGIC;
  signal plusOp_n_143 : STD_LOGIC;
  signal plusOp_n_144 : STD_LOGIC;
  signal plusOp_n_145 : STD_LOGIC;
  signal plusOp_n_146 : STD_LOGIC;
  signal plusOp_n_147 : STD_LOGIC;
  signal plusOp_n_148 : STD_LOGIC;
  signal plusOp_n_149 : STD_LOGIC;
  signal plusOp_n_150 : STD_LOGIC;
  signal plusOp_n_151 : STD_LOGIC;
  signal plusOp_n_152 : STD_LOGIC;
  signal plusOp_n_153 : STD_LOGIC;
  signal NLW_mac_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mac_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mac_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_mac_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_plusOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_plusOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_plusOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_plusOp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mac_reg : label is "{SYNTH-12 {cell *THIS*}}";
begin
mac_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => c(25),
      A(28) => c(25),
      A(27) => c(25),
      A(26) => c(25),
      A(25) => c(25),
      A(24) => c(25),
      A(23) => c(25),
      A(22) => c(25),
      A(21) => c(25),
      A(20) => c(25),
      A(19) => c(25),
      A(18) => c(25),
      A(17) => c(25),
      A(16) => c(25),
      A(15) => c(25),
      A(14) => c(25),
      A(13) => c(25),
      A(12) => c(25),
      A(11) => c(25),
      A(10) => c(25),
      A(9) => c(25),
      A(8) => c(25),
      A(7 downto 0) => c(25 downto 18),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mac_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => c(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mac_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mac_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mac_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ce,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mac_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010011",
      OVERFLOW => NLW_mac_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_mac_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => p(25 downto 0),
      PATTERNBDETECT => NLW_mac_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mac_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => plusOp_n_106,
      PCIN(46) => plusOp_n_107,
      PCIN(45) => plusOp_n_108,
      PCIN(44) => plusOp_n_109,
      PCIN(43) => plusOp_n_110,
      PCIN(42) => plusOp_n_111,
      PCIN(41) => plusOp_n_112,
      PCIN(40) => plusOp_n_113,
      PCIN(39) => plusOp_n_114,
      PCIN(38) => plusOp_n_115,
      PCIN(37) => plusOp_n_116,
      PCIN(36) => plusOp_n_117,
      PCIN(35) => plusOp_n_118,
      PCIN(34) => plusOp_n_119,
      PCIN(33) => plusOp_n_120,
      PCIN(32) => plusOp_n_121,
      PCIN(31) => plusOp_n_122,
      PCIN(30) => plusOp_n_123,
      PCIN(29) => plusOp_n_124,
      PCIN(28) => plusOp_n_125,
      PCIN(27) => plusOp_n_126,
      PCIN(26) => plusOp_n_127,
      PCIN(25) => plusOp_n_128,
      PCIN(24) => plusOp_n_129,
      PCIN(23) => plusOp_n_130,
      PCIN(22) => plusOp_n_131,
      PCIN(21) => plusOp_n_132,
      PCIN(20) => plusOp_n_133,
      PCIN(19) => plusOp_n_134,
      PCIN(18) => plusOp_n_135,
      PCIN(17) => plusOp_n_136,
      PCIN(16) => plusOp_n_137,
      PCIN(15) => plusOp_n_138,
      PCIN(14) => plusOp_n_139,
      PCIN(13) => plusOp_n_140,
      PCIN(12) => plusOp_n_141,
      PCIN(11) => plusOp_n_142,
      PCIN(10) => plusOp_n_143,
      PCIN(9) => plusOp_n_144,
      PCIN(8) => plusOp_n_145,
      PCIN(7) => plusOp_n_146,
      PCIN(6) => plusOp_n_147,
      PCIN(5) => plusOp_n_148,
      PCIN(4) => plusOp_n_149,
      PCIN(3) => plusOp_n_150,
      PCIN(2) => plusOp_n_151,
      PCIN(1) => plusOp_n_152,
      PCIN(0) => plusOp_n_153,
      PCOUT(47 downto 0) => NLW_mac_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => sclr,
      UNDERFLOW => NLW_mac_reg_UNDERFLOW_UNCONNECTED
    );
plusOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => b(16),
      A(28) => b(16),
      A(27) => b(16),
      A(26) => b(16),
      A(25) => b(16),
      A(24) => b(16),
      A(23) => b(16),
      A(22) => b(16),
      A(21) => b(16),
      A(20) => b(16),
      A(19) => b(16),
      A(18) => b(16),
      A(17) => b(16),
      A(16 downto 0) => b(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_plusOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a(8),
      B(16) => a(8),
      B(15) => a(8),
      B(14) => a(8),
      B(13) => a(8),
      B(12) => a(8),
      B(11) => a(8),
      B(10) => a(8),
      B(9) => a(8),
      B(8 downto 0) => a(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_plusOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_plusOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_plusOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ce,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_plusOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_plusOp_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_plusOp_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_plusOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_plusOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => plusOp_n_106,
      PCOUT(46) => plusOp_n_107,
      PCOUT(45) => plusOp_n_108,
      PCOUT(44) => plusOp_n_109,
      PCOUT(43) => plusOp_n_110,
      PCOUT(42) => plusOp_n_111,
      PCOUT(41) => plusOp_n_112,
      PCOUT(40) => plusOp_n_113,
      PCOUT(39) => plusOp_n_114,
      PCOUT(38) => plusOp_n_115,
      PCOUT(37) => plusOp_n_116,
      PCOUT(36) => plusOp_n_117,
      PCOUT(35) => plusOp_n_118,
      PCOUT(34) => plusOp_n_119,
      PCOUT(33) => plusOp_n_120,
      PCOUT(32) => plusOp_n_121,
      PCOUT(31) => plusOp_n_122,
      PCOUT(30) => plusOp_n_123,
      PCOUT(29) => plusOp_n_124,
      PCOUT(28) => plusOp_n_125,
      PCOUT(27) => plusOp_n_126,
      PCOUT(26) => plusOp_n_127,
      PCOUT(25) => plusOp_n_128,
      PCOUT(24) => plusOp_n_129,
      PCOUT(23) => plusOp_n_130,
      PCOUT(22) => plusOp_n_131,
      PCOUT(21) => plusOp_n_132,
      PCOUT(20) => plusOp_n_133,
      PCOUT(19) => plusOp_n_134,
      PCOUT(18) => plusOp_n_135,
      PCOUT(17) => plusOp_n_136,
      PCOUT(16) => plusOp_n_137,
      PCOUT(15) => plusOp_n_138,
      PCOUT(14) => plusOp_n_139,
      PCOUT(13) => plusOp_n_140,
      PCOUT(12) => plusOp_n_141,
      PCOUT(11) => plusOp_n_142,
      PCOUT(10) => plusOp_n_143,
      PCOUT(9) => plusOp_n_144,
      PCOUT(8) => plusOp_n_145,
      PCOUT(7) => plusOp_n_146,
      PCOUT(6) => plusOp_n_147,
      PCOUT(5) => plusOp_n_148,
      PCOUT(4) => plusOp_n_149,
      PCOUT(3) => plusOp_n_150,
      PCOUT(2) => plusOp_n_151,
      PCOUT(1) => plusOp_n_152,
      PCOUT(0) => plusOp_n_153,
      RSTA => sclr,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => sclr,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => sclr,
      UNDERFLOW => NLW_plusOp_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ is
  port (
    a : in STD_LOGIC_VECTOR ( 10 downto 0 );
    b : in STD_LOGIC_VECTOR ( 16 downto 0 );
    c : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    sclr : in STD_LOGIC
  );
  attribute CREG : integer;
  attribute CREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ : entity is 0;
  attribute HAS_C : integer;
  attribute HAS_C of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ : entity is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ : entity is 11;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ : entity is 17;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ : entity is "mac";
  attribute OWIDTH : integer;
  attribute OWIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ : entity is 12;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ : entity is "yes";
  attribute mult_style : string;
  attribute mult_style of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ : entity is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ : entity is "yes";
  attribute use_dsp : string;
  attribute use_dsp of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\ is
  signal mac_reg_n_100 : STD_LOGIC;
  signal mac_reg_n_101 : STD_LOGIC;
  signal mac_reg_n_102 : STD_LOGIC;
  signal mac_reg_n_103 : STD_LOGIC;
  signal mac_reg_n_104 : STD_LOGIC;
  signal mac_reg_n_105 : STD_LOGIC;
  signal mac_reg_n_90 : STD_LOGIC;
  signal mac_reg_n_91 : STD_LOGIC;
  signal mac_reg_n_92 : STD_LOGIC;
  signal mac_reg_n_93 : STD_LOGIC;
  signal mac_reg_n_94 : STD_LOGIC;
  signal mac_reg_n_95 : STD_LOGIC;
  signal mac_reg_n_96 : STD_LOGIC;
  signal mac_reg_n_97 : STD_LOGIC;
  signal mac_reg_n_98 : STD_LOGIC;
  signal mac_reg_n_99 : STD_LOGIC;
  signal NLW_mac_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mac_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mac_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mac_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
mac_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => b(16),
      A(28) => b(16),
      A(27) => b(16),
      A(26) => b(16),
      A(25) => b(16),
      A(24) => b(16),
      A(23) => b(16),
      A(22) => b(16),
      A(21) => b(16),
      A(20) => b(16),
      A(19) => b(16),
      A(18) => b(16),
      A(17) => b(16),
      A(16 downto 0) => b(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mac_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a(10),
      B(16) => a(10),
      B(15) => a(10),
      B(14) => a(10),
      B(13) => a(10),
      B(12) => a(10),
      B(11) => a(10),
      B(10 downto 0) => a(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mac_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => c(11),
      C(46) => c(11),
      C(45) => c(11),
      C(44) => c(11),
      C(43) => c(11),
      C(42) => c(11),
      C(41) => c(11),
      C(40) => c(11),
      C(39) => c(11),
      C(38) => c(11),
      C(37) => c(11),
      C(36) => c(11),
      C(35) => c(11),
      C(34) => c(11),
      C(33) => c(11),
      C(32) => c(11),
      C(31) => c(11),
      C(30) => c(11),
      C(29) => c(11),
      C(28) => c(11),
      C(27 downto 16) => c(11 downto 0),
      C(15 downto 0) => B"0111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mac_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mac_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ce,
      CEP => ce,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mac_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_mac_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mac_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 16) => p(11 downto 0),
      P(15) => mac_reg_n_90,
      P(14) => mac_reg_n_91,
      P(13) => mac_reg_n_92,
      P(12) => mac_reg_n_93,
      P(11) => mac_reg_n_94,
      P(10) => mac_reg_n_95,
      P(9) => mac_reg_n_96,
      P(8) => mac_reg_n_97,
      P(7) => mac_reg_n_98,
      P(6) => mac_reg_n_99,
      P(5) => mac_reg_n_100,
      P(4) => mac_reg_n_101,
      P(3) => mac_reg_n_102,
      P(2) => mac_reg_n_103,
      P(1) => mac_reg_n_104,
      P(0) => mac_reg_n_105,
      PATTERNBDETECT => NLW_mac_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mac_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mac_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => sclr,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => sclr,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => sclr,
      RSTP => sclr,
      UNDERFLOW => NLW_mac_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ is
  port (
    a : in STD_LOGIC_VECTOR ( 10 downto 0 );
    b : in STD_LOGIC_VECTOR ( 16 downto 0 );
    c : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    sclr : in STD_LOGIC
  );
  attribute CREG : integer;
  attribute CREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ : entity is 0;
  attribute HAS_C : integer;
  attribute HAS_C of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ : entity is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ : entity is 11;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ : entity is 17;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ : entity is "mac";
  attribute OWIDTH : integer;
  attribute OWIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ : entity is 12;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ : entity is "yes";
  attribute mult_style : string;
  attribute mult_style of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ : entity is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ : entity is "yes";
  attribute use_dsp : string;
  attribute use_dsp of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\ is
  signal mac_reg_n_100 : STD_LOGIC;
  signal mac_reg_n_101 : STD_LOGIC;
  signal mac_reg_n_102 : STD_LOGIC;
  signal mac_reg_n_103 : STD_LOGIC;
  signal mac_reg_n_104 : STD_LOGIC;
  signal mac_reg_n_105 : STD_LOGIC;
  signal mac_reg_n_90 : STD_LOGIC;
  signal mac_reg_n_91 : STD_LOGIC;
  signal mac_reg_n_92 : STD_LOGIC;
  signal mac_reg_n_93 : STD_LOGIC;
  signal mac_reg_n_94 : STD_LOGIC;
  signal mac_reg_n_95 : STD_LOGIC;
  signal mac_reg_n_96 : STD_LOGIC;
  signal mac_reg_n_97 : STD_LOGIC;
  signal mac_reg_n_98 : STD_LOGIC;
  signal mac_reg_n_99 : STD_LOGIC;
  signal NLW_mac_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mac_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mac_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mac_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
mac_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => b(16),
      A(28) => b(16),
      A(27) => b(16),
      A(26) => b(16),
      A(25) => b(16),
      A(24) => b(16),
      A(23) => b(16),
      A(22) => b(16),
      A(21) => b(16),
      A(20) => b(16),
      A(19) => b(16),
      A(18) => b(16),
      A(17) => b(16),
      A(16 downto 0) => b(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mac_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a(10),
      B(16) => a(10),
      B(15) => a(10),
      B(14) => a(10),
      B(13) => a(10),
      B(12) => a(10),
      B(11) => a(10),
      B(10 downto 0) => a(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mac_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => c(11),
      C(46) => c(11),
      C(45) => c(11),
      C(44) => c(11),
      C(43) => c(11),
      C(42) => c(11),
      C(41) => c(11),
      C(40) => c(11),
      C(39) => c(11),
      C(38) => c(11),
      C(37) => c(11),
      C(36) => c(11),
      C(35) => c(11),
      C(34) => c(11),
      C(33) => c(11),
      C(32) => c(11),
      C(31) => c(11),
      C(30) => c(11),
      C(29) => c(11),
      C(28) => c(11),
      C(27 downto 16) => c(11 downto 0),
      C(15 downto 0) => B"0111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mac_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mac_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ce,
      CEP => ce,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mac_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_mac_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mac_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 16) => p(11 downto 0),
      P(15) => mac_reg_n_90,
      P(14) => mac_reg_n_91,
      P(13) => mac_reg_n_92,
      P(12) => mac_reg_n_93,
      P(11) => mac_reg_n_94,
      P(10) => mac_reg_n_95,
      P(9) => mac_reg_n_96,
      P(8) => mac_reg_n_97,
      P(7) => mac_reg_n_98,
      P(6) => mac_reg_n_99,
      P(5) => mac_reg_n_100,
      P(4) => mac_reg_n_101,
      P(3) => mac_reg_n_102,
      P(2) => mac_reg_n_103,
      P(1) => mac_reg_n_104,
      P(0) => mac_reg_n_105,
      PATTERNBDETECT => NLW_mac_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mac_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mac_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => sclr,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => sclr,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => sclr,
      RSTP => sclr,
      UNDERFLOW => NLW_mac_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_tree is
  port (
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_0\ : out STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_0\ : out STD_LOGIC;
    \GEN_SEL_DELAY[3].sel_int_reg[3][0]_0\ : out STD_LOGIC;
    genr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17]\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_1\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_2\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_3\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_4\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_5\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_6\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_7\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_8\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_9\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_10\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_11\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_12\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_13\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_14\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16]\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_15\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_16\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_17\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_18\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_19\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_20\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_21\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_22\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_23\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_24\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_25\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_26\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_27\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_28\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_29\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][12]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][13]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][14]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15]\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_30\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_31\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_32\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_33\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_34\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_35\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_36\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_37\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_38\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_39\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_40\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_41\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_42\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_43\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_44\ : out STD_LOGIC;
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_45\ : out STD_LOGIC;
    ipif_addr_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vid_aclk : in STD_LOGIC;
    \genr_status_regs[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[3]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    intr_err : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs_int_reg[1]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \genr_status_regs[3]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \genr_status_regs[0]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    core_regs : in STD_LOGIC_VECTOR ( 183 downto 0 );
    \core_control_regs[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \core_control_regs[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \core_control_regs[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \core_status_regs[8]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \core_status_regs[11]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \core_status_regs[10]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \core_status_regs[9]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \core_status_regs[5]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \core_status_regs[4]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \core_status_regs[7]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \core_status_regs[6]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \core_status_regs[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \core_status_regs[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \core_status_regs[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \core_status_regs[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_reg[11]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_tree;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_tree is
  signal \^gen_sel_delay[1].sel_int_reg[1][0]_0\ : STD_LOGIC;
  signal \^gen_sel_delay[2].sel_int_reg[2][0]_0\ : STD_LOGIC;
  signal \^gen_sel_delay[3].sel_int_reg[3][0]_0\ : STD_LOGIC;
  signal \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sel_int[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\ : label is "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\ : label is "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2 ";
begin
  \GEN_SEL_DELAY[1].sel_int_reg[1][0]_0\ <= \^gen_sel_delay[1].sel_int_reg[1][0]_0\;
  \GEN_SEL_DELAY[2].sel_int_reg[2][0]_0\ <= \^gen_sel_delay[2].sel_int_reg[2][0]_0\;
  \GEN_SEL_DELAY[3].sel_int_reg[3][0]_0\ <= \^gen_sel_delay[3].sel_int_reg[3][0]_0\;
\AXI4_LITE_INTERFACE.ipif_RdData[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(0),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(0),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(0),
      O => genr_data(0)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(10),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(10),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(10),
      O => genr_data(10)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(11),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(11),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(11),
      O => genr_data(11)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(12),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(12),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(12),
      O => genr_data(12)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(13),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(13),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(13),
      O => genr_data(13)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(14),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(14),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(14),
      O => genr_data(14)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(15),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(15),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(15),
      O => genr_data(15)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(16),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(16),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(16),
      O => genr_data(16)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(17),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(17),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(17),
      O => genr_data(17)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(18),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(18),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(18),
      O => genr_data(18)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(19),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(19),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(19),
      O => genr_data(19)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(1),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(1),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(1),
      O => genr_data(1)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(20),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(20),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(20),
      O => genr_data(20)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(21),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(21),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(21),
      O => genr_data(21)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(22),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(22),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(22),
      O => genr_data(22)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(23),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(23),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(23),
      O => genr_data(23)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(24),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(24),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(24),
      O => genr_data(24)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(25),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(25),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(25),
      O => genr_data(25)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(26),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(26),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(26),
      O => genr_data(26)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(27),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(27),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(27),
      O => genr_data(27)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(28),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(28),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(28),
      O => genr_data(28)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(29),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(29),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(29),
      O => genr_data(29)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(2),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(2),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(2),
      O => genr_data(2)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(30),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(30),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(30),
      O => genr_data(30)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(31),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(31),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(31),
      O => genr_data(31)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(3),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(3),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(3),
      O => genr_data(3)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(4),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(4),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(4),
      O => genr_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(5),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(5),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(5),
      O => genr_data(5)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(6),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(6),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(6),
      O => genr_data(6)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(7),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(7),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(7),
      O => genr_data(7)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(8),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(8),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(8),
      O => genr_data(8)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(9),
      I1 => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      I2 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(9),
      I3 => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      I4 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(9),
      O => genr_data(9)
    );
\GEN_SEL_DELAY[1].sel_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => ipif_addr_out(1),
      Q => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      R => '0'
    );
\GEN_SEL_DELAY[2].sel_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \sel_int[2]_0\(0),
      Q => \^gen_sel_delay[2].sel_int_reg[2][0]_0\,
      R => '0'
    );
\GEN_SEL_DELAY[2].sel_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => ipif_addr_out(2),
      Q => \sel_int[2]_0\(0),
      R => '0'
    );
\GEN_SEL_DELAY[3].sel_int_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0\,
      Q => \^gen_sel_delay[3].sel_int_reg[3][0]_0\,
      R => '0'
    );
\GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => vid_aclk,
      D => ipif_addr_out(3),
      Q => \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_control_regs[3]\(0),
      I1 => intr_err(0),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(0),
      I4 => ipif_addr_out(0),
      I5 => Q(0),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(35),
      I1 => core_regs(19),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(3),
      I4 => ipif_addr_out(0),
      I5 => core_regs(0),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(6),
      I1 => intr_err(10),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(10),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(4),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(45),
      I1 => core_regs(29),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(13),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(7),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(7),
      I1 => intr_err(11),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(11),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(5),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(46),
      I1 => core_regs(30),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(14),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(8),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(8),
      I1 => intr_err(12),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(12),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(6),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(47),
      I1 => core_regs(31),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(15),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(9),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][12]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(9),
      I1 => intr_err(13),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(13),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(7),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(48),
      I1 => core_regs(32),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(16),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(10),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][13]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(10),
      I1 => intr_err(14),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(14),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(8),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(49),
      I1 => core_regs(33),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(17),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(11),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][14]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(11),
      I1 => intr_err(15),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(15),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(9),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(50),
      I1 => core_regs(34),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(18),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(12),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_control_regs[3]\(4),
      I1 => intr_err(16),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(16),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(10),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(0),
      I1 => \core_status_regs[2]\(0),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(0),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(0),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_30\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(12),
      I1 => intr_err(17),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(17),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(11),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(1),
      I1 => \core_status_regs[2]\(1),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(1),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(1),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_31\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(13),
      I1 => intr_err(18),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(18),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(12),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(2),
      I1 => \core_status_regs[2]\(2),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(2),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(2),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_32\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(14),
      I1 => intr_err(19),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(19),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(13),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(3),
      I1 => \core_status_regs[2]\(3),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(3),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(3),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_33\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_control_regs[3]\(1),
      I1 => intr_err(1),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(1),
      I4 => ipif_addr_out(0),
      I5 => Q(1),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(36),
      I1 => core_regs(20),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(4),
      I4 => ipif_addr_out(0),
      I5 => core_regs(1),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(15),
      I1 => intr_err(20),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(20),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(14),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(4),
      I1 => \core_status_regs[2]\(4),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(4),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(4),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_34\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(16),
      I1 => intr_err(21),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(21),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(15),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(5),
      I1 => \core_status_regs[2]\(5),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(5),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(5),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_35\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(17),
      I1 => intr_err(22),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(22),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(16),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(6),
      I1 => \core_status_regs[2]\(6),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(6),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(6),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_36\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(18),
      I1 => intr_err(23),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(23),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(17),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(7),
      I1 => \core_status_regs[2]\(7),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(7),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(7),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_37\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(19),
      I1 => intr_err(24),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(24),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(18),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(8),
      I1 => \core_status_regs[2]\(8),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(8),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(8),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_38\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(20),
      I1 => intr_err(25),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(25),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(19),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(9),
      I1 => \core_status_regs[2]\(9),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(9),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(9),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_39\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(21),
      I1 => intr_err(26),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(26),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(20),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(10),
      I1 => \core_status_regs[2]\(10),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(10),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(10),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_40\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(22),
      I1 => intr_err(27),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(27),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(21),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(11),
      I1 => \core_status_regs[2]\(11),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(11),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(11),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_41\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(23),
      I1 => intr_err(28),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(28),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(22),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(12),
      I1 => \core_status_regs[2]\(12),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(12),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(12),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_42\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(24),
      I1 => intr_err(29),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(29),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(23),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(13),
      I1 => \core_status_regs[2]\(13),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(13),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(13),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_43\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_control_regs[3]\(2),
      I1 => intr_err(2),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(2),
      I4 => ipif_addr_out(0),
      I5 => Q(2),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(37),
      I1 => core_regs(21),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(5),
      I4 => ipif_addr_out(0),
      I5 => core_regs(2),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(25),
      I1 => intr_err(30),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(30),
      I4 => ipif_addr_out(0),
      I5 => Q(6),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(14),
      I1 => \core_status_regs[2]\(14),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(14),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(14),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_44\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \genr_status_regs[3]\(26),
      I1 => intr_err(31),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => Q(7),
      I4 => ipif_addr_out(0),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(15),
      I1 => \core_status_regs[2]\(15),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[1]\(15),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[0]\(15),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_45\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_control_regs[3]\(3),
      I1 => intr_err(3),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(3),
      I4 => ipif_addr_out(0),
      I5 => Q(3),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(38),
      I1 => core_regs(22),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(6),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(0),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(0),
      I1 => intr_err(4),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(4),
      I4 => ipif_addr_out(0),
      I5 => Q(4),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(39),
      I1 => core_regs(23),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(7),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(1),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(1),
      I1 => intr_err(5),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(5),
      I4 => ipif_addr_out(0),
      I5 => Q(5),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(40),
      I1 => core_regs(24),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(8),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(2),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(2),
      I1 => intr_err(6),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(6),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(0),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(41),
      I1 => core_regs(25),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(9),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(3),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(3),
      I1 => intr_err(7),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(7),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(1),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(42),
      I1 => core_regs(26),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(10),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(4),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(4),
      I1 => intr_err(8),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(8),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(2),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(43),
      I1 => core_regs(27),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(11),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(5),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genr_status_regs[3]\(5),
      I1 => intr_err(9),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs_int_reg[1]\(9),
      I4 => ipif_addr_out(0),
      I5 => \genr_status_regs[0]\(3),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(44),
      I1 => core_regs(28),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(12),
      I4 => ipif_addr_out(0),
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(6),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \genr_status_regs[7]\(0),
      I1 => \genr_status_regs[6]\(0),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs[5]\(0),
      I4 => ipif_addr_out(0),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(99),
      I1 => core_regs(83),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(67),
      I4 => ipif_addr_out(0),
      I5 => core_regs(51),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(10),
      I1 => \genr_status_regs[6]\(10),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(10),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(109),
      I1 => core_regs(93),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(77),
      I4 => ipif_addr_out(0),
      I5 => core_regs(61),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(11),
      I1 => \genr_status_regs[6]\(11),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(11),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(110),
      I1 => core_regs(94),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(78),
      I4 => ipif_addr_out(0),
      I5 => core_regs(62),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(12),
      I1 => \genr_status_regs[6]\(12),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(12),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(111),
      I1 => core_regs(95),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(79),
      I4 => ipif_addr_out(0),
      I5 => core_regs(63),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(13),
      I1 => \genr_status_regs[6]\(13),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(13),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(112),
      I1 => core_regs(96),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(80),
      I4 => ipif_addr_out(0),
      I5 => core_regs(64),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(14),
      I1 => \genr_status_regs[6]\(14),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(14),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(113),
      I1 => core_regs(97),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(81),
      I4 => ipif_addr_out(0),
      I5 => core_regs(65),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(15),
      I1 => \genr_status_regs[6]\(15),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(15),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(114),
      I1 => core_regs(98),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(82),
      I4 => ipif_addr_out(0),
      I5 => core_regs(66),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \genr_status_regs[7]\(16),
      I1 => \genr_status_regs[6]\(16),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs[5]\(16),
      I4 => ipif_addr_out(0),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(115),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0\(0),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(0),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(0),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(17),
      I1 => \genr_status_regs[6]\(17),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(17),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(0),
      I1 => \core_status_regs[6]\(0),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(1),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(1),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_15\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(18),
      I1 => \genr_status_regs[6]\(18),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(18),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(1),
      I1 => \core_status_regs[6]\(1),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(2),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(2),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_16\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(19),
      I1 => \genr_status_regs[6]\(19),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(19),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(2),
      I1 => \core_status_regs[6]\(2),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(3),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(3),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_17\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(1),
      I1 => \genr_status_regs[6]\(1),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(1),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(100),
      I1 => core_regs(84),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(68),
      I4 => ipif_addr_out(0),
      I5 => core_regs(52),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(20),
      I1 => \genr_status_regs[6]\(20),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(20),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(3),
      I1 => \core_status_regs[6]\(3),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(4),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(4),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_18\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(21),
      I1 => \genr_status_regs[6]\(21),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(21),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(4),
      I1 => \core_status_regs[6]\(4),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(5),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(5),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_19\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(22),
      I1 => \genr_status_regs[6]\(22),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(22),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(5),
      I1 => \core_status_regs[6]\(5),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(6),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(6),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_20\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(23),
      I1 => \genr_status_regs[6]\(23),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(23),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(6),
      I1 => \core_status_regs[6]\(6),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(7),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(7),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_21\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \genr_status_regs[7]\(24),
      I1 => \genr_status_regs[6]\(24),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs[5]\(24),
      I4 => ipif_addr_out(0),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(7),
      I1 => \core_status_regs[6]\(7),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(8),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(8),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_22\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \genr_status_regs[7]\(25),
      I1 => \genr_status_regs[6]\(25),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs[5]\(25),
      I4 => ipif_addr_out(0),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(8),
      I1 => \core_status_regs[6]\(8),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(9),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(9),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_23\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \genr_status_regs[7]\(26),
      I1 => \genr_status_regs[6]\(26),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \genr_status_regs[5]\(26),
      I4 => ipif_addr_out(0),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(9),
      I1 => \core_status_regs[6]\(9),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(10),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(10),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_24\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(27),
      I1 => \genr_status_regs[6]\(27),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(27),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(10),
      I1 => \core_status_regs[6]\(10),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(11),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(11),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_25\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(28),
      I1 => \genr_status_regs[6]\(28),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(28),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(11),
      I1 => \core_status_regs[6]\(11),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(12),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(12),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_26\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(29),
      I1 => \genr_status_regs[6]\(29),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(29),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(12),
      I1 => \core_status_regs[6]\(12),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(13),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(13),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_27\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(2),
      I1 => \genr_status_regs[6]\(2),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(2),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(101),
      I1 => core_regs(85),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(69),
      I4 => ipif_addr_out(0),
      I5 => core_regs(53),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(30),
      I1 => \genr_status_regs[6]\(30),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(30),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(13),
      I1 => \core_status_regs[6]\(13),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(14),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(14),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_28\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(31),
      I1 => \genr_status_regs[6]\(31),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(31),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(14),
      I1 => \core_status_regs[6]\(14),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[5]\(15),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[4]\(15),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_29\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(3),
      I1 => \genr_status_regs[6]\(3),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(3),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(102),
      I1 => core_regs(86),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(70),
      I4 => ipif_addr_out(0),
      I5 => core_regs(54),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(4),
      I1 => \genr_status_regs[6]\(4),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(4),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(103),
      I1 => core_regs(87),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(71),
      I4 => ipif_addr_out(0),
      I5 => core_regs(55),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(5),
      I1 => \genr_status_regs[6]\(5),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(5),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(104),
      I1 => core_regs(88),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(72),
      I4 => ipif_addr_out(0),
      I5 => core_regs(56),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(6),
      I1 => \genr_status_regs[6]\(6),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(6),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(105),
      I1 => core_regs(89),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(73),
      I4 => ipif_addr_out(0),
      I5 => core_regs(57),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(7),
      I1 => \genr_status_regs[6]\(7),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(7),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(106),
      I1 => core_regs(90),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(74),
      I4 => ipif_addr_out(0),
      I5 => core_regs(58),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(8),
      I1 => \genr_status_regs[6]\(8),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(8),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(107),
      I1 => core_regs(91),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(75),
      I4 => ipif_addr_out(0),
      I5 => core_regs(59),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \genr_status_regs[7]\(9),
      I1 => \genr_status_regs[6]\(9),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => ipif_addr_out(0),
      I4 => \genr_status_regs[5]\(9),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(108),
      I1 => core_regs(92),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(76),
      I4 => ipif_addr_out(0),
      I5 => core_regs(60),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(167),
      I1 => core_regs(150),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(133),
      I4 => ipif_addr_out(0),
      I5 => core_regs(116),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(177),
      I1 => core_regs(160),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(143),
      I4 => ipif_addr_out(0),
      I5 => core_regs(126),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(178),
      I1 => core_regs(161),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(144),
      I4 => ipif_addr_out(0),
      I5 => core_regs(127),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(179),
      I1 => core_regs(162),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(145),
      I4 => ipif_addr_out(0),
      I5 => core_regs(128),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(180),
      I1 => core_regs(163),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(146),
      I4 => ipif_addr_out(0),
      I5 => core_regs(129),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(181),
      I1 => core_regs(164),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(147),
      I4 => ipif_addr_out(0),
      I5 => core_regs(130),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(182),
      I1 => core_regs(165),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(148),
      I4 => ipif_addr_out(0),
      I5 => core_regs(131),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(183),
      I1 => core_regs(166),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(149),
      I4 => ipif_addr_out(0),
      I5 => core_regs(132),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_control_regs[11]\(0),
      I1 => \core_control_regs[10]\(0),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_control_regs[9]\(0),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(0),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(0),
      I1 => \core_status_regs[10]\(0),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(0),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(1),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_1\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(1),
      I1 => \core_status_regs[10]\(1),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(1),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(2),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_2\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(168),
      I1 => core_regs(151),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(134),
      I4 => ipif_addr_out(0),
      I5 => core_regs(117),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(2),
      I1 => \core_status_regs[10]\(2),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(2),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(3),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_3\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(3),
      I1 => \core_status_regs[10]\(3),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(3),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(4),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_4\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(4),
      I1 => \core_status_regs[10]\(4),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(4),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(5),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_5\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(5),
      I1 => \core_status_regs[10]\(5),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(5),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(6),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_6\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(6),
      I1 => \core_status_regs[10]\(6),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(6),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(7),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_7\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(7),
      I1 => \core_status_regs[10]\(7),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(7),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(8),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_8\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(8),
      I1 => \core_status_regs[10]\(8),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(8),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(9),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_9\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(9),
      I1 => \core_status_regs[10]\(9),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(9),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(10),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_10\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(10),
      I1 => \core_status_regs[10]\(10),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(10),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(11),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_11\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(11),
      I1 => \core_status_regs[10]\(11),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(11),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(12),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_12\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(169),
      I1 => core_regs(152),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(135),
      I4 => ipif_addr_out(0),
      I5 => core_regs(118),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(12),
      I1 => \core_status_regs[10]\(12),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(12),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(13),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_13\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(13),
      I1 => \core_status_regs[10]\(13),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => \core_status_regs[9]\(13),
      I4 => ipif_addr_out(0),
      I5 => \core_status_regs[8]\(14),
      O => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_14\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(170),
      I1 => core_regs(153),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(136),
      I4 => ipif_addr_out(0),
      I5 => core_regs(119),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(171),
      I1 => core_regs(154),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(137),
      I4 => ipif_addr_out(0),
      I5 => core_regs(120),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(172),
      I1 => core_regs(155),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(138),
      I4 => ipif_addr_out(0),
      I5 => core_regs(121),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(173),
      I1 => core_regs(156),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(139),
      I4 => ipif_addr_out(0),
      I5 => core_regs(122),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(174),
      I1 => core_regs(157),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(140),
      I4 => ipif_addr_out(0),
      I5 => core_regs(123),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(175),
      I1 => core_regs(158),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(141),
      I4 => ipif_addr_out(0),
      I5 => core_regs(124),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => core_regs(176),
      I1 => core_regs(159),
      I2 => \^gen_sel_delay[1].sel_int_reg[1][0]_0\,
      I3 => core_regs(142),
      I4 => ipif_addr_out(0),
      I5 => core_regs(125),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(0),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(0),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(10),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(10),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(11),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(11),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(12),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(12),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(13),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(13),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(14),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(14),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(15),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(15),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(16),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(16),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(17),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(17),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(18),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(18),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(19),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(19),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(1),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(1),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(20),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(20),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(21),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(21),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(22),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(22),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(23),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(23),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(24),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(24),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(25),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(25),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(26),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(26),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(27),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(27),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(28),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(28),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(29),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(29),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(2),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(2),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(30),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(30),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(31),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(31),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(3),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(3),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(4),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(4),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(5),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(5),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(6),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(6),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(7),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(7),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(8),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(8),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_out_reg[11]\(9),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(9),
      R => \^gen_sel_delay[1].sel_int_reg[1][0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_tree__parameterized0\ is
  port (
    core_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31]_0\ : in STD_LOGIC;
    vid_aclk : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_1\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0\ : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_tree__parameterized0\ : entity is "mux_tree";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_tree__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_tree__parameterized0\ is
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\AXI4_LITE_INTERFACE.ipif_RdData[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(0),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(0),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(0),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(0),
      O => core_data(0)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(10),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(10),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(10),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(10),
      O => core_data(10)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(11),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(11),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(11),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(11),
      O => core_data(11)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(12),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(12),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(12),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(12),
      O => core_data(12)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(13),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(13),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(13),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(13),
      O => core_data(13)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(14),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(14),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(14),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(14),
      O => core_data(14)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(15),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(15),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(15),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(15),
      O => core_data(15)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(16),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(16),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(16),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(16),
      O => core_data(16)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(17),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(17),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(17),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(17),
      O => core_data(17)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(18),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(18),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(18),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(18),
      O => core_data(18)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(19),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(19),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(19),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(19),
      O => core_data(19)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(1),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(1),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(1),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(1),
      O => core_data(1)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(20),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(20),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(20),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(20),
      O => core_data(20)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(21),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(21),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(21),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(21),
      O => core_data(21)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(22),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(22),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(22),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(22),
      O => core_data(22)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(23),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(23),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(23),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(23),
      O => core_data(23)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(24),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(24),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(24),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(24),
      O => core_data(24)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(25),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(25),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(25),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(25),
      O => core_data(25)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(26),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(26),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(26),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(26),
      O => core_data(26)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(27),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(27),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(27),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(27),
      O => core_data(27)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(28),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(28),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(28),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(28),
      O => core_data(28)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(29),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(29),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(29),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(29),
      O => core_data(29)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(2),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(2),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(2),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(2),
      O => core_data(2)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(30),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(30),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(30),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(30),
      O => core_data(30)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(31),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(31),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(31),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(31),
      O => core_data(31)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(3),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(3),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(3),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(3),
      O => core_data(3)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(4),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(4),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(4),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(4),
      O => core_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(5),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(5),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(5),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(5),
      O => core_data(5)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(6),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(6),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(6),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(6),
      O => core_data(6)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(7),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(7),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(7),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(7),
      O => core_data(7)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(8),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(8),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(8),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(8),
      O => core_data(8)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(9),
      I1 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(9),
      I2 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(9),
      I4 => \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\,
      I5 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(9),
      O => core_data(9)
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_1\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(0),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(10),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(11),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(12),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(13),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(14),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(15),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(16),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(17),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(18),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(19),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(1),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(20),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(21),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(22),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(23),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(24),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(25),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(26),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(27),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(28),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(29),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(2),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(30),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(31),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(3),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(4),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(5),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(6),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(7),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(8),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9]_0\,
      Q => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0\(9),
      R => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_clock_cross is
  port (
    \data_sync_reg[2][16]_0\ : out STD_LOGIC;
    out_data : out STD_LOGIC_VECTOR ( 41 downto 0 );
    \data_sync_reg[2][3]_0\ : out STD_LOGIC;
    \data_sync_reg[2][2]_0\ : out STD_LOGIC;
    \data_sync_reg[2][1]_0\ : out STD_LOGIC;
    \data_sync_reg[2][0]_0\ : out STD_LOGIC;
    \data_sync_reg[2][3]_1\ : out STD_LOGIC;
    \data_sync_reg[2][2]_1\ : out STD_LOGIC;
    \data_sync_reg[2][1]_1\ : out STD_LOGIC;
    \data_sync_reg[2][0]_1\ : out STD_LOGIC;
    write_ack_e10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclken_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_ack0 : out STD_LOGIC;
    \data_out_reg[11]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_sync_reg[2][42]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_sync_reg[2][34]_0\ : out STD_LOGIC;
    \data_sync_reg[2][34]_1\ : out STD_LOGIC;
    \data_sync_reg[2][34]_2\ : out STD_LOGIC;
    \data_sync_reg[2][34]_3\ : out STD_LOGIC;
    \data_sync_reg[2][34]_4\ : out STD_LOGIC;
    \data_sync_reg[2][34]_5\ : out STD_LOGIC;
    \data_sync_reg[2][34]_6\ : out STD_LOGIC;
    \data_sync_reg[2][34]_7\ : out STD_LOGIC;
    \data_sync_reg[2][34]_8\ : out STD_LOGIC;
    \data_sync_reg[2][34]_9\ : out STD_LOGIC;
    \data_sync_reg[2][34]_10\ : out STD_LOGIC;
    \data_sync_reg[2][34]_11\ : out STD_LOGIC;
    \data_sync_reg[2][34]_12\ : out STD_LOGIC;
    \data_sync_reg[2][34]_13\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0]\ : out STD_LOGIC;
    soft_resetn0 : out STD_LOGIC;
    aclken_14 : out STD_LOGIC;
    aclken_15 : out STD_LOGIC;
    aclken_16 : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\ : in STD_LOGIC;
    vid_aclk_en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    write_ack_int : in STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[1]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    genr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[12]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    vid_aresetn : in STD_LOGIC;
    reg_update : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_sync_reg[0][44]_0\ : in STD_LOGIC_VECTOR ( 44 downto 0 );
    vid_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_clock_cross;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_clock_cross is
  signal \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.time_control_regs_int[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \core_control_regs_int[0]1\ : STD_LOGIC;
  signal \data_sync[0]_0\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  attribute async_reg : string;
  attribute async_reg of \data_sync[0]_0\ : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of \data_sync[0]_0\ : signal is "NO";
  attribute shreg_extract : string;
  attribute shreg_extract of \data_sync[0]_0\ : signal is "no";
  signal \data_sync[1]_1\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  attribute async_reg of \data_sync[1]_1\ : signal is "true";
  attribute shift_extract of \data_sync[1]_1\ : signal is "NO";
  attribute shreg_extract of \data_sync[1]_1\ : signal is "no";
  signal \data_sync[2]_2\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  attribute async_reg of \data_sync[2]_2\ : signal is "true";
  attribute shift_extract of \data_sync[2]_2\ : signal is "NO";
  attribute shreg_extract of \data_sync[2]_2\ : signal is "no";
  signal eqOp434_in : STD_LOGIC;
  signal \eqOp__0\ : STD_LOGIC;
  signal \genr_control_regs_int[0]1509_out\ : STD_LOGIC;
  signal \genr_control_regs_int[2]\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \data_sync_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \data_sync_reg[0][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][34]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][34]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][34]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][34]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][35]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][35]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][35]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][35]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][36]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][36]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][36]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][36]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][37]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][37]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][37]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][37]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][38]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][38]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][38]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][38]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][39]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][39]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][39]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][39]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][40]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][40]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][40]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][40]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][41]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][41]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][41]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][41]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][42]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][42]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][42]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][42]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][43]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][43]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][43]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][43]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][44]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][44]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][44]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][44]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][34]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][34]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][34]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][34]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][35]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][35]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][35]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][35]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][36]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][36]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][36]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][36]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][37]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][37]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][37]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][37]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][38]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][38]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][38]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][38]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][39]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][39]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][39]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][39]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][40]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][40]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][40]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][40]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][41]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][41]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][41]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][41]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][42]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][42]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][42]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][42]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][43]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][43]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][43]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][43]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][44]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][44]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][44]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][44]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][34]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][34]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][34]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][34]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][35]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][35]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][35]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][35]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][36]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][36]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][36]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][36]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][37]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][37]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][37]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][37]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][38]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][38]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][38]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][38]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][39]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][39]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][39]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][39]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][40]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][40]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][40]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][40]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][41]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][41]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][41]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][41]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][42]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][42]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][42]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][42]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][43]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][43]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][43]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][43]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][44]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][44]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][44]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][44]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][9]\ : label is "NO";
begin
  out_data(41) <= \data_sync[2]_2\(42);
  out_data(40 downto 0) <= \data_sync[2]_2\(40 downto 0);
\AXI4_LITE_INTERFACE.core_control_regs_int[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(36),
      I2 => \data_sync[2]_2\(37),
      I3 => \data_sync[2]_2\(35),
      I4 => \data_sync[2]_2\(34),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_13(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[10][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(34),
      I2 => \data_sync[2]_2\(36),
      I3 => \data_sync[2]_2\(37),
      I4 => \data_sync[2]_2\(35),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_3(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[11][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(36),
      I2 => \data_sync[2]_2\(37),
      I3 => \data_sync[2]_2\(35),
      I4 => \data_sync[2]_2\(34),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_2(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[12][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(35),
      I2 => \data_sync[2]_2\(34),
      I3 => \data_sync[2]_2\(36),
      I4 => \data_sync[2]_2\(37),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_1(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(36),
      I2 => \data_sync[2]_2\(37),
      I3 => \data_sync[2]_2\(34),
      I4 => \data_sync[2]_2\(35),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_12(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(36),
      I2 => \data_sync[2]_2\(37),
      I3 => \data_sync[2]_2\(35),
      I4 => \data_sync[2]_2\(34),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_11(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(36),
      I2 => \data_sync[2]_2\(37),
      I3 => \data_sync[2]_2\(35),
      I4 => \data_sync[2]_2\(34),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_10(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(37),
      I2 => \data_sync[2]_2\(35),
      I3 => \data_sync[2]_2\(36),
      I4 => \data_sync[2]_2\(34),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_9(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(37),
      I2 => \data_sync[2]_2\(35),
      I3 => \data_sync[2]_2\(36),
      I4 => \data_sync[2]_2\(34),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_8(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(37),
      I2 => \data_sync[2]_2\(34),
      I3 => \data_sync[2]_2\(36),
      I4 => \data_sync[2]_2\(35),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_7(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(37),
      I2 => \data_sync[2]_2\(36),
      I3 => \data_sync[2]_2\(35),
      I4 => \data_sync[2]_2\(34),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_6(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[8][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(36),
      I2 => \data_sync[2]_2\(35),
      I3 => \data_sync[2]_2\(37),
      I4 => \data_sync[2]_2\(34),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_5(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[9][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(36),
      I2 => \data_sync[2]_2\(35),
      I3 => \data_sync[2]_2\(37),
      I4 => \data_sync[2]_2\(34),
      I5 => \core_control_regs_int[0]1\,
      O => aclken_4(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[9][17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_sync[2]_2\(42),
      I1 => write_ack_int,
      O => \core_control_regs_int[0]1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \genr_control_regs_int[0]1509_out\,
      I1 => vid_aclk_en,
      I2 => eqOp434_in,
      I3 => \data_sync[2]_2\(36),
      I4 => \data_sync[2]_2\(34),
      I5 => \data_sync[2]_2\(35),
      O => aclken(0)
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_sync[2]_2\(41),
      I1 => write_ack_int,
      O => \genr_control_regs_int[0]1509_out\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_sync[2]_2\(38),
      I1 => \data_sync[2]_2\(37),
      I2 => \data_sync[2]_2\(39),
      O => eqOp434_in
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0\,
      I1 => \data_sync[2]_2\(0),
      I2 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      I3 => vid_aclk_en,
      I4 => \data_sync[2]_2\(41),
      I5 => D(0),
      O => \data_sync_reg[2][0]_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0\,
      I1 => \data_sync[2]_2\(16),
      I2 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      I3 => vid_aclk_en,
      I4 => \data_sync[2]_2\(41),
      I5 => D(4),
      O => \data_sync_reg[2][16]_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => eqOp434_in,
      I2 => \data_sync[2]_2\(35),
      I3 => \data_sync[2]_2\(36),
      I4 => \data_sync[2]_2\(34),
      I5 => \genr_control_regs_int[0]1509_out\,
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0\,
      I1 => \data_sync[2]_2\(1),
      I2 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      I3 => vid_aclk_en,
      I4 => \data_sync[2]_2\(41),
      I5 => D(1),
      O => \data_sync_reg[2][1]_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0\,
      I1 => \data_sync[2]_2\(2),
      I2 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      I3 => vid_aclk_en,
      I4 => \data_sync[2]_2\(41),
      I5 => D(2),
      O => \data_sync_reg[2][2]_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0\,
      I1 => \data_sync[2]_2\(3),
      I2 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      I3 => vid_aclk_en,
      I4 => \data_sync[2]_2\(41),
      I5 => D(3),
      O => \data_sync_reg[2][3]_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000D080808080"
    )
        port map (
      I0 => \genr_control_regs_int[2]\(3),
      I1 => \data_sync[2]_2\(0),
      I2 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      I3 => vid_aclk_en,
      I4 => \data_sync[2]_2\(41),
      I5 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\(0),
      O => \data_sync_reg[2][0]_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000D080808080"
    )
        port map (
      I0 => \genr_control_regs_int[2]\(3),
      I1 => \data_sync[2]_2\(1),
      I2 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      I3 => vid_aclk_en,
      I4 => \data_sync[2]_2\(41),
      I5 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\(1),
      O => \data_sync_reg[2][1]_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000D080808080"
    )
        port map (
      I0 => \genr_control_regs_int[2]\(3),
      I1 => \data_sync[2]_2\(2),
      I2 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      I3 => vid_aclk_en,
      I4 => \data_sync[2]_2\(41),
      I5 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\(2),
      O => \data_sync_reg[2][2]_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000D080808080"
    )
        port map (
      I0 => \genr_control_regs_int[2]\(3),
      I1 => \data_sync[2]_2\(3),
      I2 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\,
      I3 => vid_aclk_en,
      I4 => \data_sync[2]_2\(41),
      I5 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\(3),
      O => \data_sync_reg[2][3]_1\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => eqOp434_in,
      I2 => \data_sync[2]_2\(36),
      I3 => \data_sync[2]_2\(34),
      I4 => \data_sync[2]_2\(35),
      I5 => \genr_control_regs_int[0]1509_out\,
      O => \genr_control_regs_int[2]\(3)
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \genr_control_regs_int[0]1509_out\,
      I1 => vid_aclk_en,
      I2 => eqOp434_in,
      I3 => \data_sync[2]_2\(35),
      I4 => \data_sync[2]_2\(34),
      I5 => \data_sync[2]_2\(36),
      O => E(0)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(0),
      I1 => core_data(0),
      O => \data_sync_reg[2][42]_0\(0),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(10),
      I1 => core_data(10),
      O => \data_sync_reg[2][42]_0\(10),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(11),
      I1 => core_data(11),
      O => \data_sync_reg[2][42]_0\(11),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(12),
      I1 => core_data(12),
      O => \data_sync_reg[2][42]_0\(12),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(13),
      I1 => core_data(13),
      O => \data_sync_reg[2][42]_0\(13),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(14),
      I1 => core_data(14),
      O => \data_sync_reg[2][42]_0\(14),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(15),
      I1 => core_data(15),
      O => \data_sync_reg[2][42]_0\(15),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(16),
      I1 => core_data(16),
      O => \data_sync_reg[2][42]_0\(16),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(17),
      I1 => core_data(17),
      O => \data_sync_reg[2][42]_0\(17),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(18),
      I1 => core_data(18),
      O => \data_sync_reg[2][42]_0\(18),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(19),
      I1 => core_data(19),
      O => \data_sync_reg[2][42]_0\(19),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(1),
      I1 => core_data(1),
      O => \data_sync_reg[2][42]_0\(1),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(20),
      I1 => core_data(20),
      O => \data_sync_reg[2][42]_0\(20),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(21),
      I1 => core_data(21),
      O => \data_sync_reg[2][42]_0\(21),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(22),
      I1 => core_data(22),
      O => \data_sync_reg[2][42]_0\(22),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(23),
      I1 => core_data(23),
      O => \data_sync_reg[2][42]_0\(23),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(24),
      I1 => core_data(24),
      O => \data_sync_reg[2][42]_0\(24),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(25),
      I1 => core_data(25),
      O => \data_sync_reg[2][42]_0\(25),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(26),
      I1 => core_data(26),
      O => \data_sync_reg[2][42]_0\(26),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(27),
      I1 => core_data(27),
      O => \data_sync_reg[2][42]_0\(27),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(28),
      I1 => core_data(28),
      O => \data_sync_reg[2][42]_0\(28),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(29),
      I1 => core_data(29),
      O => \data_sync_reg[2][42]_0\(29),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(2),
      I1 => core_data(2),
      O => \data_sync_reg[2][42]_0\(2),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(30),
      I1 => core_data(30),
      O => \data_sync_reg[2][42]_0\(30),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(31),
      I1 => core_data(31),
      O => \data_sync_reg[2][42]_0\(31),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(3),
      I1 => core_data(3),
      O => \data_sync_reg[2][42]_0\(3),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(4),
      I1 => core_data(4),
      O => \data_sync_reg[2][42]_0\(4),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(5),
      I1 => core_data(5),
      O => \data_sync_reg[2][42]_0\(5),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(6),
      I1 => core_data(6),
      O => \data_sync_reg[2][42]_0\(6),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(7),
      I1 => core_data(7),
      O => \data_sync_reg[2][42]_0\(7),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(8),
      I1 => core_data(8),
      O => \data_sync_reg[2][42]_0\(8),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(9),
      I1 => core_data(9),
      O => \data_sync_reg[2][42]_0\(9),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.read_ack_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \data_sync[2]_2\(42),
      I1 => \data_sync[2]_2\(41),
      I2 => \data_sync[2]_2\(43),
      O => read_ack0
    );
\AXI4_LITE_INTERFACE.soft_resetn_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002A00"
    )
        port map (
      I0 => vid_aresetn,
      I1 => reg_update,
      I2 => \genr_control_regs[0]\(0),
      I3 => \data_sync[2]_2\(44),
      I4 => \genr_control_regs[0]\(1),
      O => soft_resetn0
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \eqOp__0\,
      I2 => \data_sync[2]_2\(41),
      I3 => write_ack_int,
      O => aclken_0(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \data_sync[2]_2\(39),
      I1 => \data_sync[2]_2\(38),
      I2 => \data_sync[2]_2\(35),
      I3 => \data_sync[2]_2\(37),
      I4 => \data_sync[2]_2\(34),
      I5 => \data_sync[2]_2\(36),
      O => \eqOp__0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF80000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int[1][2]_i_2_n_0\,
      I2 => \data_sync[2]_2\(41),
      I3 => write_ack_int,
      I4 => \data_sync[2]_2\(0),
      I5 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\(0),
      O => aclken_14
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF80000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int[1][2]_i_2_n_0\,
      I2 => \data_sync[2]_2\(41),
      I3 => write_ack_int,
      I4 => \data_sync[2]_2\(1),
      I5 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\(1),
      O => aclken_15
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF80000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int[1][2]_i_2_n_0\,
      I2 => \data_sync[2]_2\(41),
      I3 => write_ack_int,
      I4 => \data_sync[2]_2\(2),
      I5 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\(2),
      O => aclken_16
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \data_sync[2]_2\(34),
      I1 => \data_sync[2]_2\(37),
      I2 => \data_sync[2]_2\(35),
      I3 => \data_sync[2]_2\(39),
      I4 => \data_sync[2]_2\(38),
      I5 => \data_sync[2]_2\(36),
      O => \AXI4_LITE_INTERFACE.time_control_regs_int[1][2]_i_2_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_e1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \data_sync[2]_2\(42),
      I1 => \data_sync[2]_2\(41),
      I2 => \data_sync[2]_2\(43),
      O => write_ack_e10
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\(0),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(0),
      O => \data_out_reg[11]\(0)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(7),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(10),
      O => \data_out_reg[11]\(10)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(8),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(11),
      O => \data_out_reg[11]\(11)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(9),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(12),
      O => \data_out_reg[11]\(12)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(10),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(13),
      O => \data_out_reg[11]\(13)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(11),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(14),
      O => \data_out_reg[11]\(14)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(12),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(15),
      O => \data_out_reg[11]\(15)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(13),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(16),
      O => \data_out_reg[11]\(16)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(14),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(17),
      O => \data_out_reg[11]\(17)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(15),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(18),
      O => \data_out_reg[11]\(18)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(16),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(19),
      O => \data_out_reg[11]\(19)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\(1),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(1),
      O => \data_out_reg[11]\(1)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(17),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(20),
      O => \data_out_reg[11]\(20)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(18),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(21),
      O => \data_out_reg[11]\(21)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(19),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(22),
      O => \data_out_reg[11]\(22)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(20),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(23),
      O => \data_out_reg[11]\(23)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(21),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(24),
      O => \data_out_reg[11]\(24)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(22),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(25),
      O => \data_out_reg[11]\(25)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(23),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(26),
      O => \data_out_reg[11]\(26)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(24),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(27),
      O => \data_out_reg[11]\(27)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(25),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(28),
      O => \data_out_reg[11]\(28)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(26),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(29),
      O => \data_out_reg[11]\(29)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\(2),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(2),
      O => \data_out_reg[11]\(2)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(27),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(30),
      O => \data_out_reg[11]\(30)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(28),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(31),
      O => \data_out_reg[11]\(31)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(0),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(3),
      O => \data_out_reg[11]\(3)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(1),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(4),
      O => \data_out_reg[11]\(4)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(2),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(5),
      O => \data_out_reg[11]\(5)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(3),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(6),
      O => \data_out_reg[11]\(6)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(4),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(7),
      O => \data_out_reg[11]\(7)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(5),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(8),
      O => \data_out_reg[11]\(8)
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \time_status_regs[1]\(6),
      I1 => \data_sync[2]_2\(34),
      I2 => Q(9),
      O => \data_out_reg[11]\(9)
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(0),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(10),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(11),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(12),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(13),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(14),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(15),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(16),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(17),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(0),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_13\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(1),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_12\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(1),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(2),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_11\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(3),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_10\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(4),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_9\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(5),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_8\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(6),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_7\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(7),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_6\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(8),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_5\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(9),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_4\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(10),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_3\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(11),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_2\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(2),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(12),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_1\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_status_regs[12]\(13),
      I1 => \data_sync[2]_2\(34),
      O => \data_sync_reg[2][34]_0\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(3),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(4),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(5),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(6),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(7),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(8),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8]\
    );
\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(9),
      I1 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9]\
    );
\data_sync_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(0),
      Q => \data_sync[0]_0\(0),
      R => '0'
    );
\data_sync_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(10),
      Q => \data_sync[0]_0\(10),
      R => '0'
    );
\data_sync_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(11),
      Q => \data_sync[0]_0\(11),
      R => '0'
    );
\data_sync_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(12),
      Q => \data_sync[0]_0\(12),
      R => '0'
    );
\data_sync_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(13),
      Q => \data_sync[0]_0\(13),
      R => '0'
    );
\data_sync_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(14),
      Q => \data_sync[0]_0\(14),
      R => '0'
    );
\data_sync_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(15),
      Q => \data_sync[0]_0\(15),
      R => '0'
    );
\data_sync_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(16),
      Q => \data_sync[0]_0\(16),
      R => '0'
    );
\data_sync_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(17),
      Q => \data_sync[0]_0\(17),
      R => '0'
    );
\data_sync_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(18),
      Q => \data_sync[0]_0\(18),
      R => '0'
    );
\data_sync_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(19),
      Q => \data_sync[0]_0\(19),
      R => '0'
    );
\data_sync_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(1),
      Q => \data_sync[0]_0\(1),
      R => '0'
    );
\data_sync_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(20),
      Q => \data_sync[0]_0\(20),
      R => '0'
    );
\data_sync_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(21),
      Q => \data_sync[0]_0\(21),
      R => '0'
    );
\data_sync_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(22),
      Q => \data_sync[0]_0\(22),
      R => '0'
    );
\data_sync_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(23),
      Q => \data_sync[0]_0\(23),
      R => '0'
    );
\data_sync_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(24),
      Q => \data_sync[0]_0\(24),
      R => '0'
    );
\data_sync_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(25),
      Q => \data_sync[0]_0\(25),
      R => '0'
    );
\data_sync_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(26),
      Q => \data_sync[0]_0\(26),
      R => '0'
    );
\data_sync_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(27),
      Q => \data_sync[0]_0\(27),
      R => '0'
    );
\data_sync_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(28),
      Q => \data_sync[0]_0\(28),
      R => '0'
    );
\data_sync_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(29),
      Q => \data_sync[0]_0\(29),
      R => '0'
    );
\data_sync_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(2),
      Q => \data_sync[0]_0\(2),
      R => '0'
    );
\data_sync_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(30),
      Q => \data_sync[0]_0\(30),
      R => '0'
    );
\data_sync_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(31),
      Q => \data_sync[0]_0\(31),
      R => '0'
    );
\data_sync_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(32),
      Q => \data_sync[0]_0\(32),
      R => '0'
    );
\data_sync_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(33),
      Q => \data_sync[0]_0\(33),
      R => '0'
    );
\data_sync_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(34),
      Q => \data_sync[0]_0\(34),
      R => '0'
    );
\data_sync_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(35),
      Q => \data_sync[0]_0\(35),
      R => '0'
    );
\data_sync_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(36),
      Q => \data_sync[0]_0\(36),
      R => '0'
    );
\data_sync_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(37),
      Q => \data_sync[0]_0\(37),
      R => '0'
    );
\data_sync_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(38),
      Q => \data_sync[0]_0\(38),
      R => '0'
    );
\data_sync_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(39),
      Q => \data_sync[0]_0\(39),
      R => '0'
    );
\data_sync_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(3),
      Q => \data_sync[0]_0\(3),
      R => '0'
    );
\data_sync_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(40),
      Q => \data_sync[0]_0\(40),
      R => '0'
    );
\data_sync_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(41),
      Q => \data_sync[0]_0\(41),
      R => '0'
    );
\data_sync_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(42),
      Q => \data_sync[0]_0\(42),
      R => '0'
    );
\data_sync_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(43),
      Q => \data_sync[0]_0\(43),
      R => '0'
    );
\data_sync_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(44),
      Q => \data_sync[0]_0\(44),
      R => '0'
    );
\data_sync_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(4),
      Q => \data_sync[0]_0\(4),
      R => '0'
    );
\data_sync_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(5),
      Q => \data_sync[0]_0\(5),
      R => '0'
    );
\data_sync_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(6),
      Q => \data_sync[0]_0\(6),
      R => '0'
    );
\data_sync_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(7),
      Q => \data_sync[0]_0\(7),
      R => '0'
    );
\data_sync_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(8),
      Q => \data_sync[0]_0\(8),
      R => '0'
    );
\data_sync_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[0][44]_0\(9),
      Q => \data_sync[0]_0\(9),
      R => '0'
    );
\data_sync_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(0),
      Q => \data_sync[1]_1\(0),
      R => '0'
    );
\data_sync_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(10),
      Q => \data_sync[1]_1\(10),
      R => '0'
    );
\data_sync_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(11),
      Q => \data_sync[1]_1\(11),
      R => '0'
    );
\data_sync_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(12),
      Q => \data_sync[1]_1\(12),
      R => '0'
    );
\data_sync_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(13),
      Q => \data_sync[1]_1\(13),
      R => '0'
    );
\data_sync_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(14),
      Q => \data_sync[1]_1\(14),
      R => '0'
    );
\data_sync_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(15),
      Q => \data_sync[1]_1\(15),
      R => '0'
    );
\data_sync_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(16),
      Q => \data_sync[1]_1\(16),
      R => '0'
    );
\data_sync_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(17),
      Q => \data_sync[1]_1\(17),
      R => '0'
    );
\data_sync_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(18),
      Q => \data_sync[1]_1\(18),
      R => '0'
    );
\data_sync_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(19),
      Q => \data_sync[1]_1\(19),
      R => '0'
    );
\data_sync_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(1),
      Q => \data_sync[1]_1\(1),
      R => '0'
    );
\data_sync_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(20),
      Q => \data_sync[1]_1\(20),
      R => '0'
    );
\data_sync_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(21),
      Q => \data_sync[1]_1\(21),
      R => '0'
    );
\data_sync_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(22),
      Q => \data_sync[1]_1\(22),
      R => '0'
    );
\data_sync_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(23),
      Q => \data_sync[1]_1\(23),
      R => '0'
    );
\data_sync_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(24),
      Q => \data_sync[1]_1\(24),
      R => '0'
    );
\data_sync_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(25),
      Q => \data_sync[1]_1\(25),
      R => '0'
    );
\data_sync_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(26),
      Q => \data_sync[1]_1\(26),
      R => '0'
    );
\data_sync_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(27),
      Q => \data_sync[1]_1\(27),
      R => '0'
    );
\data_sync_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(28),
      Q => \data_sync[1]_1\(28),
      R => '0'
    );
\data_sync_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(29),
      Q => \data_sync[1]_1\(29),
      R => '0'
    );
\data_sync_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(2),
      Q => \data_sync[1]_1\(2),
      R => '0'
    );
\data_sync_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(30),
      Q => \data_sync[1]_1\(30),
      R => '0'
    );
\data_sync_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(31),
      Q => \data_sync[1]_1\(31),
      R => '0'
    );
\data_sync_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(32),
      Q => \data_sync[1]_1\(32),
      R => '0'
    );
\data_sync_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(33),
      Q => \data_sync[1]_1\(33),
      R => '0'
    );
\data_sync_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(34),
      Q => \data_sync[1]_1\(34),
      R => '0'
    );
\data_sync_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(35),
      Q => \data_sync[1]_1\(35),
      R => '0'
    );
\data_sync_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(36),
      Q => \data_sync[1]_1\(36),
      R => '0'
    );
\data_sync_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(37),
      Q => \data_sync[1]_1\(37),
      R => '0'
    );
\data_sync_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(38),
      Q => \data_sync[1]_1\(38),
      R => '0'
    );
\data_sync_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(39),
      Q => \data_sync[1]_1\(39),
      R => '0'
    );
\data_sync_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(3),
      Q => \data_sync[1]_1\(3),
      R => '0'
    );
\data_sync_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(40),
      Q => \data_sync[1]_1\(40),
      R => '0'
    );
\data_sync_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(41),
      Q => \data_sync[1]_1\(41),
      R => '0'
    );
\data_sync_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(42),
      Q => \data_sync[1]_1\(42),
      R => '0'
    );
\data_sync_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(43),
      Q => \data_sync[1]_1\(43),
      R => '0'
    );
\data_sync_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(44),
      Q => \data_sync[1]_1\(44),
      R => '0'
    );
\data_sync_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(4),
      Q => \data_sync[1]_1\(4),
      R => '0'
    );
\data_sync_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(5),
      Q => \data_sync[1]_1\(5),
      R => '0'
    );
\data_sync_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(6),
      Q => \data_sync[1]_1\(6),
      R => '0'
    );
\data_sync_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(7),
      Q => \data_sync[1]_1\(7),
      R => '0'
    );
\data_sync_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(8),
      Q => \data_sync[1]_1\(8),
      R => '0'
    );
\data_sync_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(9),
      Q => \data_sync[1]_1\(9),
      R => '0'
    );
\data_sync_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(0),
      Q => \data_sync[2]_2\(0),
      R => '0'
    );
\data_sync_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(10),
      Q => \data_sync[2]_2\(10),
      R => '0'
    );
\data_sync_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(11),
      Q => \data_sync[2]_2\(11),
      R => '0'
    );
\data_sync_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(12),
      Q => \data_sync[2]_2\(12),
      R => '0'
    );
\data_sync_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(13),
      Q => \data_sync[2]_2\(13),
      R => '0'
    );
\data_sync_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(14),
      Q => \data_sync[2]_2\(14),
      R => '0'
    );
\data_sync_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(15),
      Q => \data_sync[2]_2\(15),
      R => '0'
    );
\data_sync_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(16),
      Q => \data_sync[2]_2\(16),
      R => '0'
    );
\data_sync_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(17),
      Q => \data_sync[2]_2\(17),
      R => '0'
    );
\data_sync_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(18),
      Q => \data_sync[2]_2\(18),
      R => '0'
    );
\data_sync_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(19),
      Q => \data_sync[2]_2\(19),
      R => '0'
    );
\data_sync_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(1),
      Q => \data_sync[2]_2\(1),
      R => '0'
    );
\data_sync_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(20),
      Q => \data_sync[2]_2\(20),
      R => '0'
    );
\data_sync_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(21),
      Q => \data_sync[2]_2\(21),
      R => '0'
    );
\data_sync_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(22),
      Q => \data_sync[2]_2\(22),
      R => '0'
    );
\data_sync_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(23),
      Q => \data_sync[2]_2\(23),
      R => '0'
    );
\data_sync_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(24),
      Q => \data_sync[2]_2\(24),
      R => '0'
    );
\data_sync_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(25),
      Q => \data_sync[2]_2\(25),
      R => '0'
    );
\data_sync_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(26),
      Q => \data_sync[2]_2\(26),
      R => '0'
    );
\data_sync_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(27),
      Q => \data_sync[2]_2\(27),
      R => '0'
    );
\data_sync_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(28),
      Q => \data_sync[2]_2\(28),
      R => '0'
    );
\data_sync_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(29),
      Q => \data_sync[2]_2\(29),
      R => '0'
    );
\data_sync_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(2),
      Q => \data_sync[2]_2\(2),
      R => '0'
    );
\data_sync_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(30),
      Q => \data_sync[2]_2\(30),
      R => '0'
    );
\data_sync_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(31),
      Q => \data_sync[2]_2\(31),
      R => '0'
    );
\data_sync_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(32),
      Q => \data_sync[2]_2\(32),
      R => '0'
    );
\data_sync_reg[2][33]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(33),
      Q => \data_sync[2]_2\(33),
      R => '0'
    );
\data_sync_reg[2][34]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(34),
      Q => \data_sync[2]_2\(34),
      R => '0'
    );
\data_sync_reg[2][35]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(35),
      Q => \data_sync[2]_2\(35),
      R => '0'
    );
\data_sync_reg[2][36]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(36),
      Q => \data_sync[2]_2\(36),
      R => '0'
    );
\data_sync_reg[2][37]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(37),
      Q => \data_sync[2]_2\(37),
      R => '0'
    );
\data_sync_reg[2][38]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(38),
      Q => \data_sync[2]_2\(38),
      R => '0'
    );
\data_sync_reg[2][39]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(39),
      Q => \data_sync[2]_2\(39),
      R => '0'
    );
\data_sync_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(3),
      Q => \data_sync[2]_2\(3),
      R => '0'
    );
\data_sync_reg[2][40]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(40),
      Q => \data_sync[2]_2\(40),
      R => '0'
    );
\data_sync_reg[2][41]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(41),
      Q => \data_sync[2]_2\(41),
      R => '0'
    );
\data_sync_reg[2][42]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(42),
      Q => \data_sync[2]_2\(42),
      R => '0'
    );
\data_sync_reg[2][43]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(43),
      Q => \data_sync[2]_2\(43),
      R => '0'
    );
\data_sync_reg[2][44]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(44),
      Q => \data_sync[2]_2\(44),
      R => '0'
    );
\data_sync_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(4),
      Q => \data_sync[2]_2\(4),
      R => '0'
    );
\data_sync_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(5),
      Q => \data_sync[2]_2\(5),
      R => '0'
    );
\data_sync_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(6),
      Q => \data_sync[2]_2\(6),
      R => '0'
    );
\data_sync_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(7),
      Q => \data_sync[2]_2\(7),
      R => '0'
    );
\data_sync_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(8),
      Q => \data_sync[2]_2\(8),
      R => '0'
    );
\data_sync_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(9),
      Q => \data_sync[2]_2\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_clock_cross__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    out_data : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ipif_WrAck0 : out STD_LOGIC;
    ipif_RdAck0 : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.read_ack_d1_reg\ : out STD_LOGIC;
    ipif_proc_CS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_ack_d2 : in STD_LOGIC;
    write_ack_d1 : in STD_LOGIC;
    read_ack_d2 : in STD_LOGIC;
    read_ack_d1 : in STD_LOGIC;
    in_data : in STD_LOGIC_VECTOR ( 33 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_clock_cross__parameterized0\ : entity is "video_clock_cross";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_clock_cross__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_clock_cross__parameterized0\ is
  signal \data_sync[0]_0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute async_reg : string;
  attribute async_reg of \data_sync[0]_0\ : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of \data_sync[0]_0\ : signal is "NO";
  attribute shreg_extract : string;
  attribute shreg_extract of \data_sync[0]_0\ : signal is "no";
  signal \data_sync[1]_1\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute async_reg of \data_sync[1]_1\ : signal is "true";
  attribute shift_extract of \data_sync[1]_1\ : signal is "NO";
  attribute shreg_extract of \data_sync[1]_1\ : signal is "no";
  signal \data_sync[2]_2\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute async_reg of \data_sync[2]_2\ : signal is "true";
  attribute shift_extract of \data_sync[2]_2\ : signal is "NO";
  attribute shreg_extract of \data_sync[2]_2\ : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \data_sync_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \data_sync_reg[0][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][9]\ : label is "NO";
begin
  out_data(33 downto 0) <= \data_sync[2]_2\(33 downto 0);
\AXI4_LITE_INTERFACE.ipif_Error_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DFDFDFDFDF"
    )
        port map (
      I0 => read_ack_d1,
      I1 => read_ack_d2,
      I2 => \data_sync[2]_2\(32),
      I3 => write_ack_d1,
      I4 => write_ack_d2,
      I5 => \data_sync[2]_2\(33),
      O => \AXI4_LITE_INTERFACE.read_ack_d1_reg\
    );
\AXI4_LITE_INTERFACE.ipif_RdAck_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \data_sync[2]_2\(32),
      I1 => read_ack_d2,
      I2 => read_ack_d1,
      O => ipif_RdAck0
    );
\AXI4_LITE_INTERFACE.ipif_WrAck_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \data_sync[2]_2\(33),
      I1 => write_ack_d2,
      I2 => write_ack_d1,
      O => ipif_WrAck0
    );
\AXI4_LITE_INTERFACE.ipif_proc_Req_d1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ipif_proc_CS(0),
      I1 => \data_sync[2]_2\(33),
      I2 => \data_sync[2]_2\(32),
      O => D(0)
    );
\AXI4_LITE_INTERFACE.ipif_proc_Req_d1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ipif_proc_CS(1),
      I1 => \data_sync[2]_2\(33),
      I2 => \data_sync[2]_2\(32),
      O => D(1)
    );
\data_sync_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(0),
      Q => \data_sync[0]_0\(0),
      R => '0'
    );
\data_sync_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(10),
      Q => \data_sync[0]_0\(10),
      R => '0'
    );
\data_sync_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(11),
      Q => \data_sync[0]_0\(11),
      R => '0'
    );
\data_sync_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(12),
      Q => \data_sync[0]_0\(12),
      R => '0'
    );
\data_sync_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(13),
      Q => \data_sync[0]_0\(13),
      R => '0'
    );
\data_sync_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(14),
      Q => \data_sync[0]_0\(14),
      R => '0'
    );
\data_sync_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(15),
      Q => \data_sync[0]_0\(15),
      R => '0'
    );
\data_sync_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(16),
      Q => \data_sync[0]_0\(16),
      R => '0'
    );
\data_sync_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(17),
      Q => \data_sync[0]_0\(17),
      R => '0'
    );
\data_sync_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(18),
      Q => \data_sync[0]_0\(18),
      R => '0'
    );
\data_sync_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(19),
      Q => \data_sync[0]_0\(19),
      R => '0'
    );
\data_sync_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(1),
      Q => \data_sync[0]_0\(1),
      R => '0'
    );
\data_sync_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(20),
      Q => \data_sync[0]_0\(20),
      R => '0'
    );
\data_sync_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(21),
      Q => \data_sync[0]_0\(21),
      R => '0'
    );
\data_sync_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(22),
      Q => \data_sync[0]_0\(22),
      R => '0'
    );
\data_sync_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(23),
      Q => \data_sync[0]_0\(23),
      R => '0'
    );
\data_sync_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(24),
      Q => \data_sync[0]_0\(24),
      R => '0'
    );
\data_sync_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(25),
      Q => \data_sync[0]_0\(25),
      R => '0'
    );
\data_sync_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(26),
      Q => \data_sync[0]_0\(26),
      R => '0'
    );
\data_sync_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(27),
      Q => \data_sync[0]_0\(27),
      R => '0'
    );
\data_sync_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(28),
      Q => \data_sync[0]_0\(28),
      R => '0'
    );
\data_sync_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(29),
      Q => \data_sync[0]_0\(29),
      R => '0'
    );
\data_sync_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(2),
      Q => \data_sync[0]_0\(2),
      R => '0'
    );
\data_sync_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(30),
      Q => \data_sync[0]_0\(30),
      R => '0'
    );
\data_sync_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(31),
      Q => \data_sync[0]_0\(31),
      R => '0'
    );
\data_sync_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(32),
      Q => \data_sync[0]_0\(32),
      R => '0'
    );
\data_sync_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(33),
      Q => \data_sync[0]_0\(33),
      R => '0'
    );
\data_sync_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(3),
      Q => \data_sync[0]_0\(3),
      R => '0'
    );
\data_sync_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(4),
      Q => \data_sync[0]_0\(4),
      R => '0'
    );
\data_sync_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(5),
      Q => \data_sync[0]_0\(5),
      R => '0'
    );
\data_sync_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(6),
      Q => \data_sync[0]_0\(6),
      R => '0'
    );
\data_sync_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(7),
      Q => \data_sync[0]_0\(7),
      R => '0'
    );
\data_sync_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(8),
      Q => \data_sync[0]_0\(8),
      R => '0'
    );
\data_sync_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => in_data(9),
      Q => \data_sync[0]_0\(9),
      R => '0'
    );
\data_sync_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(0),
      Q => \data_sync[1]_1\(0),
      R => '0'
    );
\data_sync_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(10),
      Q => \data_sync[1]_1\(10),
      R => '0'
    );
\data_sync_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(11),
      Q => \data_sync[1]_1\(11),
      R => '0'
    );
\data_sync_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(12),
      Q => \data_sync[1]_1\(12),
      R => '0'
    );
\data_sync_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(13),
      Q => \data_sync[1]_1\(13),
      R => '0'
    );
\data_sync_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(14),
      Q => \data_sync[1]_1\(14),
      R => '0'
    );
\data_sync_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(15),
      Q => \data_sync[1]_1\(15),
      R => '0'
    );
\data_sync_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(16),
      Q => \data_sync[1]_1\(16),
      R => '0'
    );
\data_sync_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(17),
      Q => \data_sync[1]_1\(17),
      R => '0'
    );
\data_sync_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(18),
      Q => \data_sync[1]_1\(18),
      R => '0'
    );
\data_sync_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(19),
      Q => \data_sync[1]_1\(19),
      R => '0'
    );
\data_sync_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(1),
      Q => \data_sync[1]_1\(1),
      R => '0'
    );
\data_sync_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(20),
      Q => \data_sync[1]_1\(20),
      R => '0'
    );
\data_sync_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(21),
      Q => \data_sync[1]_1\(21),
      R => '0'
    );
\data_sync_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(22),
      Q => \data_sync[1]_1\(22),
      R => '0'
    );
\data_sync_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(23),
      Q => \data_sync[1]_1\(23),
      R => '0'
    );
\data_sync_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(24),
      Q => \data_sync[1]_1\(24),
      R => '0'
    );
\data_sync_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(25),
      Q => \data_sync[1]_1\(25),
      R => '0'
    );
\data_sync_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(26),
      Q => \data_sync[1]_1\(26),
      R => '0'
    );
\data_sync_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(27),
      Q => \data_sync[1]_1\(27),
      R => '0'
    );
\data_sync_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(28),
      Q => \data_sync[1]_1\(28),
      R => '0'
    );
\data_sync_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(29),
      Q => \data_sync[1]_1\(29),
      R => '0'
    );
\data_sync_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(2),
      Q => \data_sync[1]_1\(2),
      R => '0'
    );
\data_sync_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(30),
      Q => \data_sync[1]_1\(30),
      R => '0'
    );
\data_sync_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(31),
      Q => \data_sync[1]_1\(31),
      R => '0'
    );
\data_sync_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(32),
      Q => \data_sync[1]_1\(32),
      R => '0'
    );
\data_sync_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(33),
      Q => \data_sync[1]_1\(33),
      R => '0'
    );
\data_sync_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(3),
      Q => \data_sync[1]_1\(3),
      R => '0'
    );
\data_sync_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(4),
      Q => \data_sync[1]_1\(4),
      R => '0'
    );
\data_sync_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(5),
      Q => \data_sync[1]_1\(5),
      R => '0'
    );
\data_sync_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(6),
      Q => \data_sync[1]_1\(6),
      R => '0'
    );
\data_sync_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(7),
      Q => \data_sync[1]_1\(7),
      R => '0'
    );
\data_sync_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(8),
      Q => \data_sync[1]_1\(8),
      R => '0'
    );
\data_sync_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(9),
      Q => \data_sync[1]_1\(9),
      R => '0'
    );
\data_sync_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(0),
      Q => \data_sync[2]_2\(0),
      R => '0'
    );
\data_sync_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(10),
      Q => \data_sync[2]_2\(10),
      R => '0'
    );
\data_sync_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(11),
      Q => \data_sync[2]_2\(11),
      R => '0'
    );
\data_sync_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(12),
      Q => \data_sync[2]_2\(12),
      R => '0'
    );
\data_sync_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(13),
      Q => \data_sync[2]_2\(13),
      R => '0'
    );
\data_sync_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(14),
      Q => \data_sync[2]_2\(14),
      R => '0'
    );
\data_sync_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(15),
      Q => \data_sync[2]_2\(15),
      R => '0'
    );
\data_sync_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(16),
      Q => \data_sync[2]_2\(16),
      R => '0'
    );
\data_sync_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(17),
      Q => \data_sync[2]_2\(17),
      R => '0'
    );
\data_sync_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(18),
      Q => \data_sync[2]_2\(18),
      R => '0'
    );
\data_sync_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(19),
      Q => \data_sync[2]_2\(19),
      R => '0'
    );
\data_sync_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(1),
      Q => \data_sync[2]_2\(1),
      R => '0'
    );
\data_sync_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(20),
      Q => \data_sync[2]_2\(20),
      R => '0'
    );
\data_sync_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(21),
      Q => \data_sync[2]_2\(21),
      R => '0'
    );
\data_sync_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(22),
      Q => \data_sync[2]_2\(22),
      R => '0'
    );
\data_sync_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(23),
      Q => \data_sync[2]_2\(23),
      R => '0'
    );
\data_sync_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(24),
      Q => \data_sync[2]_2\(24),
      R => '0'
    );
\data_sync_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(25),
      Q => \data_sync[2]_2\(25),
      R => '0'
    );
\data_sync_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(26),
      Q => \data_sync[2]_2\(26),
      R => '0'
    );
\data_sync_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(27),
      Q => \data_sync[2]_2\(27),
      R => '0'
    );
\data_sync_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(28),
      Q => \data_sync[2]_2\(28),
      R => '0'
    );
\data_sync_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(29),
      Q => \data_sync[2]_2\(29),
      R => '0'
    );
\data_sync_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(2),
      Q => \data_sync[2]_2\(2),
      R => '0'
    );
\data_sync_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(30),
      Q => \data_sync[2]_2\(30),
      R => '0'
    );
\data_sync_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(31),
      Q => \data_sync[2]_2\(31),
      R => '0'
    );
\data_sync_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(32),
      Q => \data_sync[2]_2\(32),
      R => '0'
    );
\data_sync_reg[2][33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(33),
      Q => \data_sync[2]_2\(33),
      R => '0'
    );
\data_sync_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(3),
      Q => \data_sync[2]_2\(3),
      R => '0'
    );
\data_sync_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(4),
      Q => \data_sync[2]_2\(4),
      R => '0'
    );
\data_sync_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(5),
      Q => \data_sync[2]_2\(5),
      R => '0'
    );
\data_sync_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(6),
      Q => \data_sync[2]_2\(6),
      R => '0'
    );
\data_sync_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(7),
      Q => \data_sync[2]_2\(7),
      R => '0'
    );
\data_sync_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(8),
      Q => \data_sync[2]_2\(8),
      R => '0'
    );
\data_sync_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(9),
      Q => \data_sync[2]_2\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slave_attachment is
  port (
    s_axi_aresetn : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ipif_proc_CS : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.ipif_RdAck_reg\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.ipif_WrAck_reg\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    ipif_Error : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    out_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ipif_RdAck : in STD_LOGIC;
    ipif_WrAck : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slave_attachment;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slave_attachment is
  signal \^axi4_lite_interface.ipif_rdack_reg\ : STD_LOGIC;
  signal \^axi4_lite_interface.ipif_wrack_reg\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rst : STD_LOGIC;
  signal \^s_axi_aresetn\ : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axi_bresp_i : STD_LOGIC;
  signal \s_axi_bresp_i[1]_i_1_n_0\ : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state1__2\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[8]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair2";
begin
  \AXI4_LITE_INTERFACE.ipif_RdAck_reg\ <= \^axi4_lite_interface.ipif_rdack_reg\;
  \AXI4_LITE_INTERFACE.ipif_WrAck_reg\ <= \^axi4_lite_interface.ipif_wrack_reg\;
  D(9 downto 0) <= \^d\(9 downto 0);
  s_axi_aresetn <= \^s_axi_aresetn\;
  s_axi_bresp(0) <= \^s_axi_bresp\(0);
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF150015001500"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => \state1__2\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \^axi4_lite_interface.ipif_rdack_reg\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000800"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => \^axi4_lite_interface.ipif_wrack_reg\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \^axi4_lite_interface.ipif_wrack_reg\,
      I1 => s_axi_bresp_i,
      I2 => s_axi_rresp_i,
      I3 => \^axi4_lite_interface.ipif_rdack_reg\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \state1__2\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \^s_axi_bvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_rvalid_i_reg_0\,
      O => \state1__2\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(4),
      O => plusOp(4)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(4),
      I5 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(5),
      O => plusOp(5)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0\,
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(6),
      O => plusOp(6)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0\,
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(6),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(7),
      O => plusOp(7)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(6),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0\,
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(7),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(8),
      O => plusOp(8)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(7),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0\,
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(6),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(8),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(9),
      O => plusOp(9)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(5),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I5 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(4),
      O => \INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(4),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(5),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(6),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(7),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(7),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(8),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(8),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(9),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(9),
      R => clear
    );
I_DECODER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_decoder
     port map (
      \AXI4_LITE_INTERFACE.ipif_RdAck_reg\ => \^axi4_lite_interface.ipif_rdack_reg\,
      \AXI4_LITE_INTERFACE.ipif_WrAck_reg\ => \^axi4_lite_interface.ipif_wrack_reg\,
      D(2 downto 0) => \^d\(8 downto 6),
      Q => start2,
      aclk => aclk,
      aresetn => aresetn,
      ipif_RdAck => ipif_RdAck,
      ipif_WrAck => ipif_WrAck,
      ipif_proc_CS(1 downto 0) => ipif_proc_CS(1 downto 0),
      s_axi_arready => is_read_reg_n_0,
      s_axi_awready => is_write_reg_n_0,
      s_axi_awready_0(9 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(9 downto 0)
    );
\bus2ip_addr_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_awaddr(0),
      I2 => s_axi_arvalid,
      O => p_1_in(0)
    );
\bus2ip_addr_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_awaddr(1),
      I2 => s_axi_arvalid,
      O => p_1_in(1)
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_awaddr(2),
      I2 => s_axi_arvalid,
      O => p_1_in(2)
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_awaddr(3),
      I2 => s_axi_arvalid,
      O => p_1_in(3)
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_awaddr(4),
      I2 => s_axi_arvalid,
      O => p_1_in(4)
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_arvalid,
      O => p_1_in(5)
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_awaddr(6),
      I2 => s_axi_arvalid,
      O => p_1_in(6)
    );
\bus2ip_addr_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => s_axi_awaddr(7),
      I2 => s_axi_arvalid,
      O => p_1_in(7)
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => s_axi_wvalid,
      I3 => state(1),
      I4 => state(0),
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => s_axi_awaddr(8),
      I2 => s_axi_arvalid,
      O => p_1_in(8)
    );
\bus2ip_addr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => p_1_in(0),
      Q => \^d\(0),
      R => rst
    );
\bus2ip_addr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => p_1_in(1),
      Q => \^d\(1),
      R => rst
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => p_1_in(2),
      Q => \^d\(2),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => p_1_in(3),
      Q => \^d\(3),
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => p_1_in(4),
      Q => \^d\(4),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => p_1_in(5),
      Q => \^d\(5),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => p_1_in(6),
      Q => \^d\(6),
      R => rst
    );
\bus2ip_addr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => p_1_in(7),
      Q => \^d\(7),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => p_1_in(8),
      Q => \^d\(8),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => \^d\(9),
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \state1__2\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20000000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_bready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid_i_reg_0\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^s_axi_aresetn\
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^s_axi_aresetn\,
      Q => rst,
      R => '0'
    );
\s_axi_bresp_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ipif_Error,
      I1 => s_axi_bresp_i,
      I2 => \^s_axi_bresp\(0),
      O => \s_axi_bresp_i[1]_i_1_n_0\
    );
\s_axi_bresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \s_axi_bresp_i[1]_i_1_n_0\,
      Q => \^s_axi_bresp\(0),
      R => rst
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^axi4_lite_interface.ipif_wrack_reg\,
      I1 => state(1),
      I2 => state(0),
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(0),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(10),
      Q => s_axi_rdata(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(11),
      Q => s_axi_rdata(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(12),
      Q => s_axi_rdata(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(13),
      Q => s_axi_rdata(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(14),
      Q => s_axi_rdata(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(15),
      Q => s_axi_rdata(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(16),
      Q => s_axi_rdata(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(17),
      Q => s_axi_rdata(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(18),
      Q => s_axi_rdata(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(19),
      Q => s_axi_rdata(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(1),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(20),
      Q => s_axi_rdata(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(21),
      Q => s_axi_rdata(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(22),
      Q => s_axi_rdata(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(23),
      Q => s_axi_rdata(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(24),
      Q => s_axi_rdata(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(25),
      Q => s_axi_rdata(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(26),
      Q => s_axi_rdata(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(27),
      Q => s_axi_rdata(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(28),
      Q => s_axi_rdata(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(29),
      Q => s_axi_rdata(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(2),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(30),
      Q => s_axi_rdata(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(31),
      Q => s_axi_rdata(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(3),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(4),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(5),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(6),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(7),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(8),
      Q => s_axi_rdata(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => out_data(9),
      Q => s_axi_rdata(9),
      R => rst
    );
\s_axi_rresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rresp_i,
      D => ipif_Error,
      Q => s_axi_rresp(0),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^axi4_lite_interface.ipif_rdack_reg\,
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => state(1),
      I4 => state(0),
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FC44FC"
    )
        port map (
      I0 => \state1__2\,
      I1 => state(0),
      I2 => s_axi_arvalid,
      I3 => state(1),
      I4 => \^axi4_lite_interface.ipif_wrack_reg\,
      O => p_0_out(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FFFF0C5500FF0C"
    )
        port map (
      I0 => \state1__2\,
      I1 => p_5_in,
      I2 => s_axi_arvalid,
      I3 => state(1),
      I4 => state(0),
      I5 => \^axi4_lite_interface.ipif_rdack_reg\,
      O => p_0_out(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      O => p_5_in
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_0_out(0),
      Q => state(0),
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_0_out(1),
      Q => state(1),
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat is
  port (
    \needs_delay.shift_register_reg[1][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \core_control_regs[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \core_control_regs[2]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat is
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal \gtOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_8__1_n_0\ : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \needs_delay.shift_register[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][9]_i_1_n_0\ : STD_LOGIC;
  signal reg_n_0 : STD_LOGIC;
  signal reg_n_1 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][8]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][9]_i_1\ : label is "soft_lutpair43";
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3) => \gtOp_carry_i_1__1_n_0\,
      DI(2) => \gtOp_carry_i_2__1_n_0\,
      DI(1) => \gtOp_carry_i_3__1_n_0\,
      DI(0) => \gtOp_carry_i_4__1_n_0\,
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \gtOp_carry_i_5__1_n_0\,
      S(2) => \gtOp_carry_i_6__1_n_0\,
      S(1) => \gtOp_carry_i_7__1_n_0\,
      S(0) => \gtOp_carry_i_8__1_n_0\
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3 downto 1) => \NLW_gtOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => reg_n_0,
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => reg_n_1
    );
\gtOp_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p(6),
      I1 => \core_control_regs[2]\(6),
      I2 => \core_control_regs[2]\(7),
      I3 => p(7),
      O => \gtOp_carry_i_1__1_n_0\
    );
\gtOp_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p(4),
      I1 => \core_control_regs[2]\(4),
      I2 => \core_control_regs[2]\(5),
      I3 => p(5),
      O => \gtOp_carry_i_2__1_n_0\
    );
\gtOp_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p(2),
      I1 => \core_control_regs[2]\(2),
      I2 => \core_control_regs[2]\(3),
      I3 => p(3),
      O => \gtOp_carry_i_3__1_n_0\
    );
\gtOp_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p(0),
      I1 => \core_control_regs[2]\(0),
      I2 => \core_control_regs[2]\(1),
      I3 => p(1),
      O => \gtOp_carry_i_4__1_n_0\
    );
\gtOp_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p(6),
      I1 => \core_control_regs[2]\(6),
      I2 => p(7),
      I3 => \core_control_regs[2]\(7),
      O => \gtOp_carry_i_5__1_n_0\
    );
\gtOp_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p(4),
      I1 => \core_control_regs[2]\(4),
      I2 => p(5),
      I3 => \core_control_regs[2]\(5),
      O => \gtOp_carry_i_6__1_n_0\
    );
\gtOp_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p(2),
      I1 => \core_control_regs[2]\(2),
      I2 => p(3),
      I3 => \core_control_regs[2]\(3),
      O => \gtOp_carry_i_7__1_n_0\
    );
\gtOp_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p(0),
      I1 => \core_control_regs[2]\(0),
      I2 => p(1),
      I3 => \core_control_regs[2]\(1),
      O => \gtOp_carry_i_8__1_n_0\
    );
\needs_delay.shift_register[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[2]\(0),
      I1 => p(0),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][0]_i_1_n_0\
    );
\needs_delay.shift_register[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[2]\(1),
      I1 => p(1),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][1]_i_1_n_0\
    );
\needs_delay.shift_register[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[2]\(2),
      I1 => p(2),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][2]_i_1_n_0\
    );
\needs_delay.shift_register[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[2]\(3),
      I1 => p(3),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][3]_i_1_n_0\
    );
\needs_delay.shift_register[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[2]\(4),
      I1 => p(4),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][4]_i_1_n_0\
    );
\needs_delay.shift_register[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[2]\(5),
      I1 => p(5),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][5]_i_1_n_0\
    );
\needs_delay.shift_register[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[2]\(6),
      I1 => p(6),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][6]_i_1_n_0\
    );
\needs_delay.shift_register[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[2]\(7),
      I1 => p(7),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][7]_i_1_n_0\
    );
\needs_delay.shift_register[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p(8),
      I1 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][8]_i_1_n_0\
    );
\needs_delay.shift_register[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p(9),
      I1 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][9]_i_1_n_0\
    );
reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_13\
     port map (
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]\(3 downto 0) => S(3 downto 0),
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]_0\(3 downto 0) => DI(3 downto 0),
      D(9) => \needs_delay.shift_register[1][9]_i_1_n_0\,
      D(8) => \needs_delay.shift_register[1][8]_i_1_n_0\,
      D(7) => \needs_delay.shift_register[1][7]_i_1_n_0\,
      D(6) => \needs_delay.shift_register[1][6]_i_1_n_0\,
      D(5) => \needs_delay.shift_register[1][5]_i_1_n_0\,
      D(4) => \needs_delay.shift_register[1][4]_i_1_n_0\,
      D(3) => \needs_delay.shift_register[1][3]_i_1_n_0\,
      D(2) => \needs_delay.shift_register[1][2]_i_1_n_0\,
      D(1) => \needs_delay.shift_register[1][1]_i_1_n_0\,
      D(0) => \needs_delay.shift_register[1][0]_i_1_n_0\,
      DI(0) => reg_n_0,
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      S(0) => reg_n_1,
      aclk => aclk,
      \core_control_regs[3]\(7 downto 0) => \core_control_regs[3]\(7 downto 0),
      \needs_delay.shift_register_reg[1][8]_0\(0) => \needs_delay.shift_register_reg[1][8]\(0),
      p(1 downto 0) => p(9 downto 8),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat_2 is
  port (
    \needs_delay.shift_register_reg[1][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \core_control_regs[5]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \core_control_regs[4]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat_2 : entity is "max_sat";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat_2 is
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal \gtOp_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_8__2_n_0\ : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \needs_delay.shift_register[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][9]_i_1_n_0\ : STD_LOGIC;
  signal reg_n_0 : STD_LOGIC;
  signal reg_n_1 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][8]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][9]_i_1\ : label is "soft_lutpair48";
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3) => \gtOp_carry_i_1__2_n_0\,
      DI(2) => \gtOp_carry_i_2__2_n_0\,
      DI(1) => \gtOp_carry_i_3__2_n_0\,
      DI(0) => \gtOp_carry_i_4__2_n_0\,
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \gtOp_carry_i_5__2_n_0\,
      S(2) => \gtOp_carry_i_6__2_n_0\,
      S(1) => \gtOp_carry_i_7__2_n_0\,
      S(0) => \gtOp_carry_i_8__2_n_0\
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3 downto 1) => \NLW_gtOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => reg_n_0,
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => reg_n_1
    );
\gtOp_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p(6),
      I1 => \core_control_regs[4]\(6),
      I2 => \core_control_regs[4]\(7),
      I3 => p(7),
      O => \gtOp_carry_i_1__2_n_0\
    );
\gtOp_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p(4),
      I1 => \core_control_regs[4]\(4),
      I2 => \core_control_regs[4]\(5),
      I3 => p(5),
      O => \gtOp_carry_i_2__2_n_0\
    );
\gtOp_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p(2),
      I1 => \core_control_regs[4]\(2),
      I2 => \core_control_regs[4]\(3),
      I3 => p(3),
      O => \gtOp_carry_i_3__2_n_0\
    );
\gtOp_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p(0),
      I1 => \core_control_regs[4]\(0),
      I2 => \core_control_regs[4]\(1),
      I3 => p(1),
      O => \gtOp_carry_i_4__2_n_0\
    );
\gtOp_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p(6),
      I1 => \core_control_regs[4]\(6),
      I2 => p(7),
      I3 => \core_control_regs[4]\(7),
      O => \gtOp_carry_i_5__2_n_0\
    );
\gtOp_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p(4),
      I1 => \core_control_regs[4]\(4),
      I2 => p(5),
      I3 => \core_control_regs[4]\(5),
      O => \gtOp_carry_i_6__2_n_0\
    );
\gtOp_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p(2),
      I1 => \core_control_regs[4]\(2),
      I2 => p(3),
      I3 => \core_control_regs[4]\(3),
      O => \gtOp_carry_i_7__2_n_0\
    );
\gtOp_carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p(0),
      I1 => \core_control_regs[4]\(0),
      I2 => p(1),
      I3 => \core_control_regs[4]\(1),
      O => \gtOp_carry_i_8__2_n_0\
    );
\needs_delay.shift_register[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[4]\(0),
      I1 => p(0),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][0]_i_1_n_0\
    );
\needs_delay.shift_register[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[4]\(1),
      I1 => p(1),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][1]_i_1_n_0\
    );
\needs_delay.shift_register[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[4]\(2),
      I1 => p(2),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][2]_i_1_n_0\
    );
\needs_delay.shift_register[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[4]\(3),
      I1 => p(3),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][3]_i_1_n_0\
    );
\needs_delay.shift_register[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[4]\(4),
      I1 => p(4),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][4]_i_1_n_0\
    );
\needs_delay.shift_register[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[4]\(5),
      I1 => p(5),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][5]_i_1_n_0\
    );
\needs_delay.shift_register[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[4]\(6),
      I1 => p(6),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][6]_i_1_n_0\
    );
\needs_delay.shift_register[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[4]\(7),
      I1 => p(7),
      I2 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][7]_i_1_n_0\
    );
\needs_delay.shift_register[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p(8),
      I1 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][8]_i_1_n_0\
    );
\needs_delay.shift_register[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p(9),
      I1 => \gtOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][9]_i_1_n_0\
    );
reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_12\
     port map (
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]\(3 downto 0) => S(3 downto 0),
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]_0\(3 downto 0) => DI(3 downto 0),
      D(9) => \needs_delay.shift_register[1][9]_i_1_n_0\,
      D(8) => \needs_delay.shift_register[1][8]_i_1_n_0\,
      D(7) => \needs_delay.shift_register[1][7]_i_1_n_0\,
      D(6) => \needs_delay.shift_register[1][6]_i_1_n_0\,
      D(5) => \needs_delay.shift_register[1][5]_i_1_n_0\,
      D(4) => \needs_delay.shift_register[1][4]_i_1_n_0\,
      D(3) => \needs_delay.shift_register[1][3]_i_1_n_0\,
      D(2) => \needs_delay.shift_register[1][2]_i_1_n_0\,
      D(1) => \needs_delay.shift_register[1][1]_i_1_n_0\,
      D(0) => \needs_delay.shift_register[1][0]_i_1_n_0\,
      DI(0) => reg_n_0,
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      S(0) => reg_n_1,
      aclk => aclk,
      \core_control_regs[5]\(7 downto 0) => \core_control_regs[5]\(7 downto 0),
      \needs_delay.shift_register_reg[1][8]_0\(0) => \needs_delay.shift_register_reg[1][8]\(0),
      p(1 downto 0) => p(9 downto 8),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat_3 is
  port (
    \needs_delay.shift_register_reg[1][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \needs_delay.shift_register_reg[1][9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \core_control_regs[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][1]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][2]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][3]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][4]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][6]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][7]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][8]_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][9]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat_3 : entity is "max_sat";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat_3 is
  signal c : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gtOp : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][9]_i_1\ : label is "soft_lutpair53";
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3 downto 1) => \NLW_gtOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gtOp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \needs_delay.shift_register_reg[1][9]\(0),
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \needs_delay.shift_register_reg[1][9]_0\(0)
    );
\needs_delay.shift_register[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[0]\(0),
      I1 => \needs_delay.shift_register_reg[1][0]\,
      I2 => gtOp,
      O => c(0)
    );
\needs_delay.shift_register[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[0]\(1),
      I1 => \needs_delay.shift_register_reg[1][1]\,
      I2 => gtOp,
      O => c(1)
    );
\needs_delay.shift_register[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[0]\(2),
      I1 => \needs_delay.shift_register_reg[1][2]\,
      I2 => gtOp,
      O => c(2)
    );
\needs_delay.shift_register[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[0]\(3),
      I1 => \needs_delay.shift_register_reg[1][3]\,
      I2 => gtOp,
      O => c(3)
    );
\needs_delay.shift_register[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[0]\(4),
      I1 => \needs_delay.shift_register_reg[1][4]\,
      I2 => gtOp,
      O => c(4)
    );
\needs_delay.shift_register[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[0]\(5),
      I1 => \needs_delay.shift_register_reg[1][5]\,
      I2 => gtOp,
      O => c(5)
    );
\needs_delay.shift_register[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[0]\(6),
      I1 => \needs_delay.shift_register_reg[1][6]\,
      I2 => gtOp,
      O => c(6)
    );
\needs_delay.shift_register[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[0]\(7),
      I1 => \needs_delay.shift_register_reg[1][7]\,
      I2 => gtOp,
      O => c(7)
    );
\needs_delay.shift_register[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][8]_0\,
      I1 => gtOp,
      O => c(8)
    );
\needs_delay.shift_register[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][9]_1\,
      I1 => gtOp,
      O => c(9)
    );
reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1\
     port map (
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\(3 downto 0) => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\(3 downto 0),
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\(3 downto 0) => \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\(3 downto 0),
      D(9 downto 0) => c(9 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      aclk => aclk,
      \core_control_regs[1]\(7 downto 0) => \core_control_regs[1]\(7 downto 0),
      \needs_delay.shift_register_reg[1][8]_0\(0) => \needs_delay.shift_register_reg[1][8]\(0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat is
  port (
    da : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \core_control_regs[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat is
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \needs_delay.shift_register[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_1_n_0\ : STD_LOGIC;
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][7]_i_1\ : label is "soft_lutpair30";
begin
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 1) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(8),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \needs_delay.shift_register_reg[1][7]\(0)
    );
\needs_delay.shift_register[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[3]\(0),
      I1 => Q(0),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][0]_i_1_n_0\
    );
\needs_delay.shift_register[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[3]\(1),
      I1 => Q(1),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][1]_i_1_n_0\
    );
\needs_delay.shift_register[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[3]\(2),
      I1 => Q(2),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][2]_i_1_n_0\
    );
\needs_delay.shift_register[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[3]\(3),
      I1 => Q(3),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][3]_i_1_n_0\
    );
\needs_delay.shift_register[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[3]\(4),
      I1 => Q(4),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][4]_i_1_n_0\
    );
\needs_delay.shift_register[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[3]\(5),
      I1 => Q(5),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][5]_i_1_n_0\
    );
\needs_delay.shift_register[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[3]\(6),
      I1 => Q(6),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][6]_i_1_n_0\
    );
\needs_delay.shift_register[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[3]\(7),
      I1 => Q(7),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][7]_i_1_n_0\
    );
reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_16\
     port map (
      D(7) => \needs_delay.shift_register[1][7]_i_1_n_0\,
      D(6) => \needs_delay.shift_register[1][6]_i_1_n_0\,
      D(5) => \needs_delay.shift_register[1][5]_i_1_n_0\,
      D(4) => \needs_delay.shift_register[1][4]_i_1_n_0\,
      D(3) => \needs_delay.shift_register[1][3]_i_1_n_0\,
      D(2) => \needs_delay.shift_register[1][2]_i_1_n_0\,
      D(1) => \needs_delay.shift_register[1][1]_i_1_n_0\,
      D(0) => \needs_delay.shift_register[1][0]_i_1_n_0\,
      E(0) => E(0),
      aclk => aclk,
      da(7 downto 0) => da(7 downto 0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat_0 is
  port (
    da : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \core_control_regs[5]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat_0 : entity is "min_sat";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat_0 is
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \needs_delay.shift_register[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_1_n_0\ : STD_LOGIC;
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][7]_i_1\ : label is "soft_lutpair34";
begin
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 1) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(8),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \needs_delay.shift_register_reg[1][7]\(0)
    );
\needs_delay.shift_register[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[5]\(0),
      I1 => Q(0),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][0]_i_1_n_0\
    );
\needs_delay.shift_register[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[5]\(1),
      I1 => Q(1),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][1]_i_1_n_0\
    );
\needs_delay.shift_register[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[5]\(2),
      I1 => Q(2),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][2]_i_1_n_0\
    );
\needs_delay.shift_register[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[5]\(3),
      I1 => Q(3),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][3]_i_1_n_0\
    );
\needs_delay.shift_register[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[5]\(4),
      I1 => Q(4),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][4]_i_1_n_0\
    );
\needs_delay.shift_register[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[5]\(5),
      I1 => Q(5),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][5]_i_1_n_0\
    );
\needs_delay.shift_register[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[5]\(6),
      I1 => Q(6),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][6]_i_1_n_0\
    );
\needs_delay.shift_register[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[5]\(7),
      I1 => Q(7),
      I2 => \ltOp_carry__0_n_3\,
      O => \needs_delay.shift_register[1][7]_i_1_n_0\
    );
reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_15\
     port map (
      D(7) => \needs_delay.shift_register[1][7]_i_1_n_0\,
      D(6) => \needs_delay.shift_register[1][6]_i_1_n_0\,
      D(5) => \needs_delay.shift_register[1][5]_i_1_n_0\,
      D(4) => \needs_delay.shift_register[1][4]_i_1_n_0\,
      D(3) => \needs_delay.shift_register[1][3]_i_1_n_0\,
      D(2) => \needs_delay.shift_register[1][2]_i_1_n_0\,
      D(1) => \needs_delay.shift_register[1][1]_i_1_n_0\,
      D(0) => \needs_delay.shift_register[1][0]_i_1_n_0\,
      E(0) => E(0),
      aclk => aclk,
      da(7 downto 0) => da(7 downto 0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat_1 is
  port (
    da : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \core_control_regs[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat_1 : entity is "min_sat";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat_1 is
  signal ltOp : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \needs_delay.shift_register[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_1_n_0\ : STD_LOGIC;
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][7]_i_1\ : label is "soft_lutpair38";
begin
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 1) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ltOp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(8),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \needs_delay.shift_register_reg[1][7]\(0)
    );
\needs_delay.shift_register[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[1]\(0),
      I1 => Q(0),
      I2 => ltOp,
      O => \needs_delay.shift_register[1][0]_i_1_n_0\
    );
\needs_delay.shift_register[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[1]\(1),
      I1 => Q(1),
      I2 => ltOp,
      O => \needs_delay.shift_register[1][1]_i_1_n_0\
    );
\needs_delay.shift_register[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[1]\(2),
      I1 => Q(2),
      I2 => ltOp,
      O => \needs_delay.shift_register[1][2]_i_1_n_0\
    );
\needs_delay.shift_register[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[1]\(3),
      I1 => Q(3),
      I2 => ltOp,
      O => \needs_delay.shift_register[1][3]_i_1_n_0\
    );
\needs_delay.shift_register[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[1]\(4),
      I1 => Q(4),
      I2 => ltOp,
      O => \needs_delay.shift_register[1][4]_i_1_n_0\
    );
\needs_delay.shift_register[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[1]\(5),
      I1 => Q(5),
      I2 => ltOp,
      O => \needs_delay.shift_register[1][5]_i_1_n_0\
    );
\needs_delay.shift_register[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[1]\(6),
      I1 => Q(6),
      I2 => ltOp,
      O => \needs_delay.shift_register[1][6]_i_1_n_0\
    );
\needs_delay.shift_register[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \core_control_regs[1]\(7),
      I1 => Q(7),
      I2 => ltOp,
      O => \needs_delay.shift_register[1][7]_i_1_n_0\
    );
reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_14\
     port map (
      D(7) => \needs_delay.shift_register[1][7]_i_1_n_0\,
      D(6) => \needs_delay.shift_register[1][6]_i_1_n_0\,
      D(5) => \needs_delay.shift_register[1][5]_i_1_n_0\,
      D(4) => \needs_delay.shift_register[1][4]_i_1_n_0\,
      D(3) => \needs_delay.shift_register[1][3]_i_1_n_0\,
      D(2) => \needs_delay.shift_register[1][2]_i_1_n_0\,
      D(1) => \needs_delay.shift_register[1][1]_i_1_n_0\,
      D(0) => \needs_delay.shift_register[1][0]_i_1_n_0\,
      E(0) => E(0),
      aclk => aclk,
      da(7 downto 0) => da(7 downto 0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult is
  port (
    c : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    sclr : in STD_LOGIC;
    s : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \core_control_regs[9]\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult is
begin
reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized0\
     port map (
      E(0) => E(0),
      aclk => aclk,
      c(25 downto 0) => c(25 downto 0),
      \core_control_regs[9]\(16 downto 0) => \core_control_regs[9]\(16 downto 0),
      s(8 downto 0) => s(8 downto 0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no is
  port (
    s : out STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no is
  signal out_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of out_s : signal is "true";
  attribute USE_DSP : string;
  attribute USE_DSP of out_s : signal is "no";
begin
  s(8 downto 0) <= out_s(8 downto 0);
reg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr
     port map (
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      aclk => aclk,
      out_s(8 downto 0) => out_s(8 downto 0),
      p_0_in(0) => p_0_in(0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no_10 is
  port (
    s : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no_10 : entity is "radd_sub_sclr_no";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no_10 is
  signal out_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of out_s : signal is "true";
  attribute USE_DSP : string;
  attribute USE_DSP of out_s : signal is "no";
begin
  s(8 downto 0) <= out_s(8 downto 0);
reg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr_11
     port map (
      E(0) => E(0),
      Q(14 downto 0) => Q(14 downto 0),
      aclk => aclk,
      out_s(8 downto 0) => out_s(8 downto 0),
      p_0_in(0) => p_0_in(0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized0\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \needs_delay.shift_register_reg[5][7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \needs_delay.shift_register_reg[1][0]\ : out STD_LOGIC;
    \^s\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \core_control_regs[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y_intb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized0\ : entity is "radd_sub_sclr_no";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized0\ is
  signal \needs_delay.shift_register[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][9]_i_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][9]_i_1_n_3\ : STD_LOGIC;
  signal out_s : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of out_s : signal is "true";
  attribute USE_DSP : string;
  attribute USE_DSP of out_s : signal is "no";
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  \^s\(8 downto 0) <= out_s(8 downto 0);
\needs_delay.shift_register[1][10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_s(9),
      O => DI(0)
    );
\needs_delay.shift_register[1][10]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_s(9),
      I1 => \core_control_regs[6]\(0),
      O => S(0)
    );
\needs_delay.shift_register[1][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(3),
      I1 => y_intb(3),
      O => \needs_delay.shift_register[1][3]_i_2_n_0\
    );
\needs_delay.shift_register[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(2),
      I1 => y_intb(2),
      O => \needs_delay.shift_register[1][3]_i_3_n_0\
    );
\needs_delay.shift_register[1][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(1),
      I1 => y_intb(1),
      O => \needs_delay.shift_register[1][3]_i_4_n_0\
    );
\needs_delay.shift_register[1][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(7),
      I1 => y_intb(7),
      O => \needs_delay.shift_register[1][7]_i_2_n_0\
    );
\needs_delay.shift_register[1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(6),
      I1 => y_intb(6),
      O => \needs_delay.shift_register[1][7]_i_3_n_0\
    );
\needs_delay.shift_register[1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(5),
      I1 => y_intb(5),
      O => \needs_delay.shift_register[1][7]_i_4_n_0\
    );
\needs_delay.shift_register[1][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(4),
      I1 => y_intb(4),
      O => \needs_delay.shift_register[1][7]_i_5_n_0\
    );
\needs_delay.shift_register[1][9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a(8),
      O => \needs_delay.shift_register[1][9]_i_2_n_0\
    );
\needs_delay.shift_register_reg[1][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \needs_delay.shift_register_reg[1][3]_i_1_n_0\,
      CO(2) => \needs_delay.shift_register_reg[1][3]_i_1_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][3]_i_1_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][3]_i_1_n_3\,
      CYINIT => y_intb(0),
      DI(3 downto 0) => a(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \needs_delay.shift_register[1][3]_i_2_n_0\,
      S(2) => \needs_delay.shift_register[1][3]_i_3_n_0\,
      S(1) => \needs_delay.shift_register[1][3]_i_4_n_0\,
      S(0) => a(0)
    );
\needs_delay.shift_register_reg[1][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \needs_delay.shift_register_reg[1][3]_i_1_n_0\,
      CO(3) => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CO(2) => \needs_delay.shift_register_reg[1][7]_i_1_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][7]_i_1_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \needs_delay.shift_register[1][7]_i_2_n_0\,
      S(2) => \needs_delay.shift_register[1][7]_i_3_n_0\,
      S(1) => \needs_delay.shift_register[1][7]_i_4_n_0\,
      S(0) => \needs_delay.shift_register[1][7]_i_5_n_0\
    );
\needs_delay.shift_register_reg[1][9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \needs_delay.shift_register_reg[1][9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \needs_delay.shift_register[1][9]_i_2_n_0\,
      O(3 downto 2) => \NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => a(8)
    );
reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized1_17\
     port map (
      CO(0) => CO(0),
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      Q(9 downto 0) => out_s(9 downto 0),
      aclk => aclk,
      \needs_delay.shift_register_reg[1][0]_0\ => \needs_delay.shift_register_reg[1][0]\,
      \needs_delay.shift_register_reg[1][10]\(0) => \needs_delay.shift_register_reg[1][10]\(0),
      \needs_delay.shift_register_reg[5][7]\(2 downto 0) => \needs_delay.shift_register_reg[5][7]\(2 downto 0),
      \out\(2 downto 1) => out_s(9 downto 8),
      \out\(0) => out_s(0),
      plusOp(9 downto 0) => plusOp(9 downto 0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetn_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized1\ : entity is "radd_sub_sclr_no";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized1\ is
  signal out_s : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of out_s : signal is "true";
  attribute USE_DSP : string;
  attribute USE_DSP of out_s : signal is "no";
begin
  \out\(10 downto 0) <= out_s(10 downto 0);
reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2_7\
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => out_s(10 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      resetn_out => resetn_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized1_8\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized1_8\ : entity is "radd_sub_sclr_no";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized1_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized1_8\ is
  signal out_s : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of out_s : signal is "true";
  attribute USE_DSP : string;
  attribute USE_DSP of out_s : signal is "no";
begin
  \out\(10 downto 0) <= out_s(10 downto 0);
reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2_9\
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => out_s(10 downto 0),
      aclk => aclk,
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized2\ is
  port (
    \^s\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \core_control_regs[6]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][10]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized2\ : entity is "radd_sub_sclr_no";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized2\ is
  signal \needs_delay.shift_register[1][10]_i_4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][10]_i_1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][10]_i_1_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][3]_i_1_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal out_s : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of out_s : signal is "true";
  attribute USE_DSP : string;
  attribute USE_DSP of out_s : signal is "no";
  signal plusOp : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \^s\(9 downto 0) <= out_s(9 downto 0);
\needs_delay.shift_register[1][10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][10]\(8),
      I1 => \core_control_regs[6]\(8),
      O => \needs_delay.shift_register[1][10]_i_4_n_0\
    );
\needs_delay.shift_register[1][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][10]\(3),
      I1 => \core_control_regs[6]\(3),
      O => \needs_delay.shift_register[1][3]_i_2_n_0\
    );
\needs_delay.shift_register[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][10]\(2),
      I1 => \core_control_regs[6]\(2),
      O => \needs_delay.shift_register[1][3]_i_3_n_0\
    );
\needs_delay.shift_register[1][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][10]\(1),
      I1 => \core_control_regs[6]\(1),
      O => \needs_delay.shift_register[1][3]_i_4_n_0\
    );
\needs_delay.shift_register[1][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][10]\(7),
      I1 => \core_control_regs[6]\(7),
      O => \needs_delay.shift_register[1][7]_i_2_n_0\
    );
\needs_delay.shift_register[1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][10]\(6),
      I1 => \core_control_regs[6]\(6),
      O => \needs_delay.shift_register[1][7]_i_3_n_0\
    );
\needs_delay.shift_register[1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][10]\(5),
      I1 => \core_control_regs[6]\(5),
      O => \needs_delay.shift_register[1][7]_i_4_n_0\
    );
\needs_delay.shift_register[1][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][10]\(4),
      I1 => \core_control_regs[6]\(4),
      O => \needs_delay.shift_register[1][7]_i_5_n_0\
    );
\needs_delay.shift_register_reg[1][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \needs_delay.shift_register_reg[1][10]_i_1_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => DI(0),
      DI(0) => \needs_delay.shift_register_reg[1][10]\(8),
      O(3) => \NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => S(0),
      S(0) => \needs_delay.shift_register[1][10]_i_4_n_0\
    );
\needs_delay.shift_register_reg[1][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \needs_delay.shift_register_reg[1][3]_i_1_n_0\,
      CO(2) => \needs_delay.shift_register_reg[1][3]_i_1_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][3]_i_1_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][3]_i_1_n_3\,
      CYINIT => \core_control_regs[6]\(0),
      DI(3 downto 0) => \needs_delay.shift_register_reg[1][10]\(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \needs_delay.shift_register[1][3]_i_2_n_0\,
      S(2) => \needs_delay.shift_register[1][3]_i_3_n_0\,
      S(1) => \needs_delay.shift_register[1][3]_i_4_n_0\,
      S(0) => \needs_delay.shift_register_reg[1][10]\(0)
    );
\needs_delay.shift_register_reg[1][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \needs_delay.shift_register_reg[1][3]_i_1_n_0\,
      CO(3) => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CO(2) => \needs_delay.shift_register_reg[1][7]_i_1_n_1\,
      CO(1) => \needs_delay.shift_register_reg[1][7]_i_1_n_2\,
      CO(0) => \needs_delay.shift_register_reg[1][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \needs_delay.shift_register_reg[1][10]\(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \needs_delay.shift_register[1][7]_i_2_n_0\,
      S(2) => \needs_delay.shift_register[1][7]_i_3_n_0\,
      S(1) => \needs_delay.shift_register[1][7]_i_4_n_0\,
      S(0) => \needs_delay.shift_register[1][7]_i_5_n_0\
    );
reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_sclr__parameterized2\
     port map (
      E(0) => E(0),
      Q(10 downto 0) => out_s(10 downto 0),
      aclk => aclk,
      plusOp(10 downto 0) => plusOp(10 downto 0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synch_fifo is
  port (
    \word_count_reg[4]_0\ : out STD_LOGIC;
    empty_match_reg_0 : out STD_LOGIC;
    reg_update : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    depth_match_reg_0 : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    s_axis_video_tvalid : in STD_LOGIC;
    s_axis_video_tready : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclken : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synch_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synch_fifo is
  signal addra : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal depth_match_i_1_n_0 : STD_LOGIC;
  signal depth_match_i_2_n_0 : STD_LOGIC;
  signal depth_match_reg_n_0 : STD_LOGIC;
  signal empty_match_i_1_n_0 : STD_LOGIC;
  signal empty_match_i_2_n_0 : STD_LOGIC;
  signal empty_match_i_3_n_0 : STD_LOGIC;
  signal mem1_n_5 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal vid_empty : STD_LOGIC;
  signal \word_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \word_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \word_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \word_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \word_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \word_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \word_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \word_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \word_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \word_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \word_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \word_count_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of depth_match_i_2 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of empty_match_i_3 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \word_count[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \word_count[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \write_ptr[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1\ : label is "soft_lutpair20";
begin
\col_cnt[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => vid_empty,
      I1 => depth_match_reg_0,
      I2 => \word_count_reg_n_0_[4]\,
      I3 => \word_count_reg_n_0_[1]\,
      I4 => \word_count_reg_n_0_[3]\,
      I5 => \word_count_reg_n_0_[2]\,
      O => empty_match_reg_0
    );
depth_match_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3020000000000"
    )
        port map (
      I0 => empty_match_i_2_n_0,
      I1 => \word_count_reg_n_0_[0]\,
      I2 => depth_match_i_2_n_0,
      I3 => depth_match_reg_0,
      I4 => depth_match_reg_n_0,
      I5 => resetn_out,
      O => depth_match_i_1_n_0
    );
depth_match_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \word_count_reg_n_0_[4]\,
      I1 => \word_count_reg_n_0_[2]\,
      I2 => \word_count_reg_n_0_[3]\,
      I3 => \word_count_reg_n_0_[1]\,
      O => depth_match_i_2_n_0
    );
depth_match_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => depth_match_i_1_n_0,
      Q => depth_match_reg_n_0,
      R => '0'
    );
empty_match_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF0400"
    )
        port map (
      I0 => depth_match_reg_0,
      I1 => \word_count_reg_n_0_[0]\,
      I2 => empty_match_i_2_n_0,
      I3 => empty_match_i_3_n_0,
      I4 => vid_empty,
      O => empty_match_i_1_n_0
    );
empty_match_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => aclken,
      I1 => \genr_control_regs[0]\(0),
      I2 => resetn_out,
      I3 => s_axis_video_tready,
      I4 => s_axis_video_tvalid,
      O => empty_match_i_2_n_0
    );
empty_match_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \word_count_reg_n_0_[4]\,
      I1 => \word_count_reg_n_0_[1]\,
      I2 => \word_count_reg_n_0_[3]\,
      I3 => \word_count_reg_n_0_[2]\,
      O => empty_match_i_3_n_0
    );
empty_match_reg: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => empty_match_i_1_n_0,
      Q => vid_empty,
      S => SR(0)
    );
mem1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_ram_18
     port map (
      D(3 downto 0) => addrb(3 downto 0),
      \GenerateDoutWriteFirstB.t_qb_reg[25]_0\(25 downto 0) => Q(25 downto 0),
      \GenerateDoutWriteFirstB.t_qb_reg[25]_1\(3 downto 0) => addra(3 downto 0),
      Q(3 downto 0) => read_ptr_reg(3 downto 0),
      aclk => aclk,
      aclken => aclken,
      da(25 downto 0) => da(25 downto 0),
      empty_match_reg => mem1_n_5,
      \genr_control_regs[0]\(1 downto 0) => \genr_control_regs[0]\(1 downto 0),
      p_0_in => p_0_in,
      \read_ptr_reg[0]\ => depth_match_reg_0,
      reg_update => reg_update,
      resetn_out => resetn_out,
      s_axis_video_tready => s_axis_video_tready,
      s_axis_video_tvalid => s_axis_video_tvalid,
      vid_empty => vid_empty,
      \write_ptr_reg[3]\ => depth_match_reg_n_0
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => addrb(0),
      Q => read_ptr_reg(0),
      S => SR(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => addrb(1),
      Q => read_ptr_reg(1),
      S => SR(0)
    );
\read_ptr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => addrb(2),
      Q => read_ptr_reg(2),
      S => SR(0)
    );
\read_ptr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => addrb(3),
      Q => read_ptr_reg(3),
      S => SR(0)
    );
s_axis_tready_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => \word_count_reg_n_0_[4]\,
      I1 => \word_count_reg_n_0_[2]\,
      I2 => \word_count_reg_n_0_[3]\,
      I3 => \word_count_reg_n_0_[1]\,
      O => \word_count_reg[4]_0\
    );
\word_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \word_count_reg_n_0_[0]\,
      O => \word_count[0]_i_1_n_0\
    );
\word_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => \word_count_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => mem1_n_5,
      I3 => \word_count_reg_n_0_[1]\,
      O => \word_count[1]_i_1_n_0\
    );
\word_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40F40B"
    )
        port map (
      I0 => mem1_n_5,
      I1 => p_0_in,
      I2 => \word_count_reg_n_0_[0]\,
      I3 => \word_count_reg_n_0_[2]\,
      I4 => \word_count_reg_n_0_[1]\,
      O => \word_count[2]_i_1_n_0\
    );
\word_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080EEFE1101"
    )
        port map (
      I0 => \word_count_reg_n_0_[0]\,
      I1 => \word_count_reg_n_0_[1]\,
      I2 => p_0_in,
      I3 => mem1_n_5,
      I4 => \word_count_reg_n_0_[3]\,
      I5 => \word_count_reg_n_0_[2]\,
      O => \word_count[3]_i_1_n_0\
    );
\word_count[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in,
      I1 => mem1_n_5,
      O => \word_count[4]_i_1_n_0\
    );
\word_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \word_count_reg_n_0_[4]\,
      I1 => \word_count_reg_n_0_[3]\,
      I2 => \word_count_reg_n_0_[0]\,
      I3 => \word_count_reg_n_0_[1]\,
      I4 => \word_count[4]_i_3_n_0\,
      I5 => \word_count_reg_n_0_[2]\,
      O => \word_count[4]_i_2_n_0\
    );
\word_count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => mem1_n_5,
      O => \word_count[4]_i_3_n_0\
    );
\word_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \word_count[4]_i_1_n_0\,
      D => \word_count[0]_i_1_n_0\,
      Q => \word_count_reg_n_0_[0]\,
      R => SR(0)
    );
\word_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \word_count[4]_i_1_n_0\,
      D => \word_count[1]_i_1_n_0\,
      Q => \word_count_reg_n_0_[1]\,
      R => SR(0)
    );
\word_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \word_count[4]_i_1_n_0\,
      D => \word_count[2]_i_1_n_0\,
      Q => \word_count_reg_n_0_[2]\,
      R => SR(0)
    );
\word_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \word_count[4]_i_1_n_0\,
      D => \word_count[3]_i_1_n_0\,
      Q => \word_count_reg_n_0_[3]\,
      R => SR(0)
    );
\word_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \word_count[4]_i_1_n_0\,
      D => \word_count[4]_i_2_n_0\,
      Q => \word_count_reg_n_0_[4]\,
      R => SR(0)
    );
\write_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(0),
      O => \plusOp__0\(0)
    );
\write_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addra(0),
      I1 => addra(1),
      O => \plusOp__0\(1)
    );
\write_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => addra(2),
      I1 => addra(1),
      I2 => addra(0),
      O => \plusOp__0\(2)
    );
\write_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => addra(3),
      I1 => addra(0),
      I2 => addra(1),
      I3 => addra(2),
      O => \plusOp__0\(3)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => \plusOp__0\(0),
      Q => addra(0),
      R => SR(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => \plusOp__0\(1),
      Q => addra(1),
      R => SR(0)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => \plusOp__0\(2),
      Q => addra(2),
      R => SR(0)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => \plusOp__0\(3),
      Q => addra(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synch_fifo_fallthru is
  port (
    full_int_reg_0 : out STD_LOGIC;
    \write_ptr_int_reg[3]_0\ : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    aclken : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wen : in STD_LOGIC;
    \read_ptr_int_reg[2]_0\ : in STD_LOGIC;
    fifo_wr_i : in STD_LOGIC;
    core_d_out : in STD_LOGIC;
    \write_ptr_int_reg[0]_0\ : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synch_fifo_fallthru;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synch_fifo_fallthru is
  signal L : STD_LOGIC_VECTOR ( 1 to 4 );
  signal axi_fifo_empty : STD_LOGIC;
  signal \col_cnt[12]_i_10_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_11_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_12_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_9_n_0\ : STD_LOGIC;
  signal empty_int_i_1_n_0 : STD_LOGIC;
  signal empty_int_i_2_n_0 : STD_LOGIC;
  signal empty_int_i_3_n_0 : STD_LOGIC;
  signal empty_int_i_4_n_0 : STD_LOGIC;
  signal empty_int_i_5_n_0 : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal full_int_i_2_n_0 : STD_LOGIC;
  signal full_int_i_3_n_0 : STD_LOGIC;
  signal full_int_i_4_n_0 : STD_LOGIC;
  signal \^full_int_reg_0\ : STD_LOGIC;
  signal mem1_n_0 : STD_LOGIC;
  signal mem1_n_1 : STD_LOGIC;
  signal mem1_n_2 : STD_LOGIC;
  signal mem1_n_3 : STD_LOGIC;
  signal mem1_n_4 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal \read_ptr_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_ptr_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \read_ptr_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \read_ptr_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_ptr_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_ptr_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_ptr_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \write_ptr_int[3]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \col_cnt[12]_i_10\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \col_cnt[12]_i_12\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of empty_int_i_4 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of empty_int_i_5 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of full_int_i_3 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of m_axis_video_tvalid_INST_0 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \read_ptr_int[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \write_ptr_int[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \write_ptr_int[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \write_ptr_int[3]_i_1\ : label is "soft_lutpair23";
begin
  full_int_reg_0 <= \^full_int_reg_0\;
\col_cnt[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in1_in,
      O => \col_cnt[12]_i_10_n_0\
    );
\col_cnt[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551100075555551"
    )
        port map (
      I0 => empty_int_i_4_n_0,
      I1 => \read_ptr_int_reg_n_0_[0]\,
      I2 => wen,
      I3 => L(4),
      I4 => L(3),
      I5 => \read_ptr_int_reg_n_0_[1]\,
      O => \col_cnt[12]_i_11_n_0\
    );
\col_cnt[12]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(2),
      I1 => \read_ptr_int_reg_n_0_[2]\,
      O => \col_cnt[12]_i_12_n_0\
    );
\col_cnt[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B20CCB20CB200CB2"
    )
        port map (
      I0 => \col_cnt[12]_i_9_n_0\,
      I1 => L(1),
      I2 => \read_ptr_int_reg_n_0_[3]\,
      I3 => \col_cnt[12]_i_10_n_0\,
      I4 => \col_cnt[12]_i_11_n_0\,
      I5 => \col_cnt[12]_i_12_n_0\,
      O => \write_ptr_int_reg[3]_0\
    );
\col_cnt[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD6FBDBDBDBDF6BD"
    )
        port map (
      I0 => \read_ptr_int_reg_n_0_[1]\,
      I1 => L(3),
      I2 => empty_int_i_4_n_0,
      I3 => \read_ptr_int_reg_n_0_[0]\,
      I4 => wen,
      I5 => L(4),
      O => \col_cnt[12]_i_9_n_0\
    );
empty_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009060009000009"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in1_in,
      I2 => empty_int_i_2_n_0,
      I3 => \read_ptr_int_reg_n_0_[3]\,
      I4 => L(1),
      I5 => empty_int_i_3_n_0,
      O => empty_int_i_1_n_0
    );
empty_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFBEFFFFBE"
    )
        port map (
      I0 => empty_int_i_4_n_0,
      I1 => L(4),
      I2 => mem1_n_3,
      I3 => \read_ptr_int_reg_n_0_[1]\,
      I4 => L(3),
      I5 => empty_int_i_5_n_0,
      O => empty_int_i_2_n_0
    );
empty_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \read_ptr_int_reg_n_0_[2]\,
      I1 => axi_fifo_empty,
      I2 => m_axis_video_tready,
      I3 => \read_ptr_int_reg[2]_0\,
      I4 => \read_ptr_int_reg_n_0_[0]\,
      I5 => \read_ptr_int_reg_n_0_[1]\,
      O => empty_int_i_3_n_0
    );
empty_int_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => L(2),
      I1 => \read_ptr_int_reg_n_0_[2]\,
      O => empty_int_i_4_n_0
    );
empty_int_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => axi_fifo_empty,
      I1 => m_axis_video_tready,
      I2 => aclken,
      I3 => \genr_control_regs[0]\(0),
      I4 => \read_ptr_int_reg_n_0_[0]\,
      O => empty_int_i_5_n_0
    );
empty_int_reg: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => empty_int_i_1_n_0,
      Q => axi_fifo_empty,
      S => SR(0)
    );
full_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009060006000006"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => p_0_in,
      I2 => full_int_i_2_n_0,
      I3 => \read_ptr_int_reg_n_0_[3]\,
      I4 => full_int_i_3_n_0,
      I5 => L(1),
      O => eqOp0_out
    );
full_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDEFFFFFFFFBDDE"
    )
        port map (
      I0 => \read_ptr_int_reg_n_0_[0]\,
      I1 => full_int_i_4_n_0,
      I2 => wen,
      I3 => L(4),
      I4 => \read_ptr_int_reg_n_0_[2]\,
      I5 => \write_ptr_int[2]_i_1_n_0\,
      O => full_int_i_2_n_0
    );
full_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => L(2),
      I1 => L(4),
      I2 => wen,
      I3 => L(3),
      O => full_int_i_3_n_0
    );
full_int_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => L(3),
      I1 => \read_ptr_int_reg_n_0_[1]\,
      O => full_int_i_4_n_0
    );
full_int_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => eqOp0_out,
      Q => \^full_int_reg_0\,
      R => SR(0)
    );
m_axis_video_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_fifo_empty,
      O => m_axis_video_tvalid
    );
mem1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_ram
     port map (
      ADDRA(3) => mem1_n_0,
      ADDRA(2) => mem1_n_1,
      ADDRA(1) => mem1_n_2,
      ADDRA(0) => mem1_n_3,
      \GenerateDoutWriteFirstB.t_qb_reg[25]_0\(3) => L(1),
      \GenerateDoutWriteFirstB.t_qb_reg[25]_0\(2) => L(2),
      \GenerateDoutWriteFirstB.t_qb_reg[25]_0\(1) => L(3),
      \GenerateDoutWriteFirstB.t_qb_reg[25]_0\(0) => L(4),
      O22(25 downto 0) => O22(25 downto 0),
      Q(3) => \read_ptr_int_reg_n_0_[3]\,
      Q(2) => \read_ptr_int_reg_n_0_[2]\,
      Q(1) => \read_ptr_int_reg_n_0_[1]\,
      Q(0) => \read_ptr_int_reg_n_0_[0]\,
      aclk => aclk,
      aclken => aclken,
      axi_fifo_empty => axi_fifo_empty,
      da(25 downto 0) => da(25 downto 0),
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      m_axis_video_tready => m_axis_video_tready,
      \read_ptr_int_reg[1]\ => mem1_n_4,
      \read_ptr_int_reg[2]\ => \read_ptr_int_reg[2]_0\,
      wen => wen
    );
\read_ptr_int[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_0_in,
      I1 => \read_ptr_int_reg_n_0_[2]\,
      I2 => mem1_n_4,
      I3 => \read_ptr_int_reg_n_0_[3]\,
      O => p_0_in0_in
    );
\read_ptr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => mem1_n_3,
      Q => \read_ptr_int_reg_n_0_[0]\,
      R => SR(0)
    );
\read_ptr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => mem1_n_2,
      Q => \read_ptr_int_reg_n_0_[1]\,
      R => SR(0)
    );
\read_ptr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => mem1_n_1,
      Q => \read_ptr_int_reg_n_0_[2]\,
      R => SR(0)
    );
\read_ptr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => mem1_n_0,
      Q => \read_ptr_int_reg_n_0_[3]\,
      R => SR(0)
    );
\read_ptr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_0_in0_in,
      Q => p_0_in,
      R => SR(0)
    );
\write_ptr_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA6"
    )
        port map (
      I0 => L(4),
      I1 => fifo_wr_i,
      I2 => core_d_out,
      I3 => \^full_int_reg_0\,
      I4 => \write_ptr_int_reg[0]_0\,
      I5 => \read_ptr_int_reg[2]_0\,
      O => \write_ptr_int[0]_i_1_n_0\
    );
\write_ptr_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => L(3),
      I1 => wen,
      I2 => L(4),
      O => \write_ptr_int[1]_i_1_n_0\
    );
\write_ptr_int[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => L(2),
      I1 => L(4),
      I2 => wen,
      I3 => L(3),
      O => \write_ptr_int[2]_i_1_n_0\
    );
\write_ptr_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => L(1),
      I1 => L(3),
      I2 => wen,
      I3 => L(4),
      I4 => L(2),
      O => \write_ptr_int[3]_i_1_n_0\
    );
\write_ptr_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => L(2),
      I2 => L(4),
      I3 => wen,
      I4 => L(3),
      I5 => L(1),
      O => p_1_in
    );
\write_ptr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \write_ptr_int[0]_i_1_n_0\,
      Q => L(4),
      R => SR(0)
    );
\write_ptr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \write_ptr_int[1]_i_1_n_0\,
      Q => L(3),
      R => SR(0)
    );
\write_ptr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \write_ptr_int[2]_i_1_n_0\,
      Q => L(2),
      R => SR(0)
    );
\write_ptr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \write_ptr_int[3]_i_1_n_0\,
      Q => L(1),
      R => SR(0)
    );
\write_ptr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_1_in,
      Q => p_1_in1_in,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_ipif is
  port (
    s_axi_aresetn : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ipif_proc_CS : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.ipif_RdAck_reg\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.ipif_WrAck_reg\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    ipif_Error : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    out_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ipif_RdAck : in STD_LOGIC;
    ipif_WrAck : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_ipif;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slave_attachment
     port map (
      \AXI4_LITE_INTERFACE.ipif_RdAck_reg\ => \AXI4_LITE_INTERFACE.ipif_RdAck_reg\,
      \AXI4_LITE_INTERFACE.ipif_WrAck_reg\ => \AXI4_LITE_INTERFACE.ipif_WrAck_reg\,
      D(9 downto 0) => D(9 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      ipif_Error => ipif_Error,
      ipif_RdAck => ipif_RdAck,
      ipif_WrAck => ipif_WrAck,
      ipif_proc_CS(1 downto 0) => ipif_proc_CS(1 downto 0),
      out_data(31 downto 0) => out_data(31 downto 0),
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(0) => s_axi_bresp(0),
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(0) => s_axi_rresp(0),
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_input_buffer is
  port (
    s_axis_video_tready : out STD_LOGIC;
    empty_match_reg : out STD_LOGIC;
    reg_update : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    master_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    depth_match_reg : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    s_axis_video_tvalid : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclken : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_input_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_input_buffer is
  signal U_AXIS_SYNC_FIFO_n_0 : STD_LOGIC;
  signal \^s_axis_video_tready\ : STD_LOGIC;
begin
  s_axis_video_tready <= \^s_axis_video_tready\;
U_AXIS_SYNC_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synch_fifo
     port map (
      Q(25 downto 0) => Q(25 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      aclken => aclken,
      da(25 downto 0) => da(25 downto 0),
      depth_match_reg_0 => depth_match_reg,
      empty_match_reg_0 => empty_match_reg,
      \genr_control_regs[0]\(1 downto 0) => \genr_control_regs[0]\(1 downto 0),
      reg_update => reg_update,
      resetn_out => resetn_out,
      s_axis_video_tready => \^s_axis_video_tready\,
      s_axis_video_tvalid => s_axis_video_tvalid,
      \word_count_reg[4]_0\ => U_AXIS_SYNC_FIFO_n_0
    );
s_axis_tready_int_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => master_en,
      D => U_AXIS_SYNC_FIFO_n_0,
      Q => \^s_axis_video_tready\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_output_buffer is
  port (
    full_int_reg : out STD_LOGIC;
    \write_ptr_int_reg[3]\ : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    aclken : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wen : in STD_LOGIC;
    \read_ptr_int_reg[2]\ : in STD_LOGIC;
    fifo_wr_i : in STD_LOGIC;
    core_d_out : in STD_LOGIC;
    \write_ptr_int_reg[0]\ : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_output_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_output_buffer is
begin
UOSD_AXIS_SYNC_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synch_fifo_fallthru
     port map (
      O22(25 downto 0) => O22(25 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      aclken => aclken,
      core_d_out => core_d_out,
      da(25 downto 0) => da(25 downto 0),
      fifo_wr_i => fifo_wr_i,
      full_int_reg_0 => full_int_reg,
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tvalid => m_axis_video_tvalid,
      \read_ptr_int_reg[2]_0\ => \read_ptr_int_reg[2]\,
      wen => wen,
      \write_ptr_int_reg[0]_0\ => \write_ptr_int_reg[0]\,
      \write_ptr_int_reg[3]_0\ => \write_ptr_int_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr is
  port (
    s : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr is
begin
\use_fabric.adder\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no_10
     port map (
      E(0) => E(0),
      Q(14 downto 0) => Q(14 downto 0),
      aclk => aclk,
      p_0_in(0) => p_0_in(0),
      s(8 downto 0) => s(8 downto 0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_5 is
  port (
    s : out STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_5 : entity is "radd_sub_sclr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_5 is
begin
\use_fabric.adder\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no
     port map (
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      aclk => aclk,
      p_0_in(0) => p_0_in(0),
      s(8 downto 0) => s(8 downto 0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized0\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^s\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \needs_delay.shift_register_reg[5][7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \needs_delay.shift_register_reg[1][0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \core_control_regs[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y_intb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized0\ : entity is "radd_sub_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized0\ is
begin
\use_fabric.adder\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized0\
     port map (
      CO(0) => CO(0),
      D(2 downto 0) => D(2 downto 0),
      DI(0) => DI(0),
      E(0) => E(0),
      S(0) => S(0),
      a(8 downto 0) => a(8 downto 0),
      aclk => aclk,
      \core_control_regs[6]\(0) => \core_control_regs[6]\(0),
      \needs_delay.shift_register_reg[1][0]\ => \needs_delay.shift_register_reg[1][0]\,
      \needs_delay.shift_register_reg[1][10]\(0) => \needs_delay.shift_register_reg[1][10]\(0),
      \needs_delay.shift_register_reg[5][7]\(2 downto 0) => \needs_delay.shift_register_reg[5][7]\(2 downto 0),
      \^s\(8 downto 0) => \^s\(8 downto 0),
      sclr => sclr,
      y_intb(7 downto 0) => y_intb(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized1\ : entity is "radd_sub_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized1\ is
begin
\use_fabric.adder\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized1_8\
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      aclk => aclk,
      \out\(10 downto 0) => \out\(10 downto 0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized1_6\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sclr : out STD_LOGIC;
    resetn_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized1_6\ : entity is "radd_sub_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized1_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized1_6\ is
begin
\use_fabric.adder\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized1\
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      SR(0) => sclr,
      aclk => aclk,
      \out\(10 downto 0) => \out\(10 downto 0),
      resetn_out => resetn_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized2\ is
  port (
    \^s\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \core_control_regs[6]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][10]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized2\ : entity is "radd_sub_sclr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized2\ is
begin
\use_fabric.adder\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_no__parameterized2\
     port map (
      DI(0) => DI(0),
      E(0) => E(0),
      S(0) => S(0),
      aclk => aclk,
      \core_control_regs[6]\(8 downto 0) => \core_control_regs[6]\(8 downto 0),
      \needs_delay.shift_register_reg[1][10]\(8 downto 0) => \needs_delay.shift_register_reg[1][10]\(8 downto 0),
      \^s\(9 downto 0) => \^s\(9 downto 0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_round is
  port (
    \^s\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \core_control_regs[6]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][10]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sclr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_round;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_round is
begin
adder: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized2\
     port map (
      DI(0) => DI(0),
      E(0) => E(0),
      S(0) => S(0),
      aclk => aclk,
      \core_control_regs[6]\(8 downto 0) => \core_control_regs[6]\(8 downto 0),
      \needs_delay.shift_register_reg[1][10]\(8 downto 0) => \needs_delay.shift_register_reg[1][10]\(8 downto 0),
      \^s\(9 downto 0) => \^s\(9 downto 0),
      sclr => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl is
  port (
    aclk : in STD_LOGIC;
    aclk_en : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    vid_aclk : in STD_LOGIC;
    vid_aclk_en : in STD_LOGIC;
    vid_aresetn : in STD_LOGIC;
    reg_update : in STD_LOGIC;
    irq : out STD_LOGIC;
    resetn_out : out STD_LOGIC;
    core_d_out : out STD_LOGIC;
    ipif_addr_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ipif_rnw_out : out STD_LOGIC;
    ipif_cs_out : out STD_LOGIC;
    ipif_data_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[2]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[3]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[4]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[5]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[6]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[7]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[2]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[3]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[4]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[5]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[6]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[7]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[8]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[9]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[10]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[11]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[12]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[8]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[9]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[10]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[11]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[12]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute C_COREGEN_PATCH : integer;
  attribute C_COREGEN_PATCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 0;
  attribute C_CORE_AXI_WRITE : string;
  attribute C_CORE_AXI_WRITE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "416'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000111111111111111111000000000000001111111111111111110000000000000011111111111111111100000000000000111111111111111111";
  attribute C_CORE_DBUFFER : string;
  attribute C_CORE_DBUFFER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "416'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000011111111111111111";
  attribute C_CORE_DEFAULT : string;
  attribute C_CORE_DEFAULT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "416'b00000000000000000000000011110000000000000000000000000000000100000000000000000000000000001111000000000000000000000000000000010000000000000000000000000000111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000001000000000000000000000000100110010001011000000000000000000011101001011110000000000000000111000001001010100000000000000000111110111111010";
  attribute C_CORE_NUM_REGS : integer;
  attribute C_CORE_NUM_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 13;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "spartan7";
  attribute C_GENR_AXI_WRITE : string;
  attribute C_GENR_AXI_WRITE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "256'b1100000000000000000000000011111100000000000000010000000000001111000000000000000000000000000011110000000000000001000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_DBUFFER : string;
  attribute C_GENR_DBUFFER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "256'b0000000000000000000000000010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_DEFAULT : string;
  attribute C_GENR_DEFAULT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_NUM_REGS : integer;
  attribute C_GENR_NUM_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 8;
  attribute C_GENR_SELFCLR : string;
  attribute C_GENR_SELFCLR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_HAS_AXI4_LITE : integer;
  attribute C_HAS_AXI4_LITE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 1;
  attribute C_HAS_IRQ : integer;
  attribute C_HAS_IRQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 1;
  attribute C_IS_EVAL : string;
  attribute C_IS_EVAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "FALSE";
  attribute C_REVISION_NUMBER : integer;
  attribute C_REVISION_NUMBER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 1;
  attribute C_SRESET_LENGTH : integer;
  attribute C_SRESET_LENGTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 32;
  attribute C_TIMEOUT_HOURS : integer;
  attribute C_TIMEOUT_HOURS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 8;
  attribute C_TIMEOUT_MINS : integer;
  attribute C_TIMEOUT_MINS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 0;
  attribute C_TIME_AXI_WRITE : string;
  attribute C_TIME_AXI_WRITE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "64'b1111111111111111111111111111111100000000000000000000000000000111";
  attribute C_TIME_DBUFFER : string;
  attribute C_TIME_DBUFFER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "64'b1111111111111111111111111111111100000000000000000000000000000111";
  attribute C_TIME_DEFAULT : string;
  attribute C_TIME_DEFAULT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "64'b0000010000111000000001111000000000000000000000000000000000000000";
  attribute C_TIME_NUM_REGS : integer;
  attribute C_TIME_NUM_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 2;
  attribute C_VERSION_MAJOR : integer;
  attribute C_VERSION_MAJOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 7;
  attribute C_VERSION_MINOR : integer;
  attribute C_VERSION_MINOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 1;
  attribute C_VERSION_REVISION : integer;
  attribute C_VERSION_REVISION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl is
  signal \<const0>\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_1\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_100\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_101\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_102\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_103\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_104\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_105\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_106\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_107\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_108\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_109\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_110\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_111\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_112\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_113\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_114\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_115\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_116\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_117\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_118\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_119\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_120\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_121\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_122\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_123\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_124\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_125\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_126\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_127\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_128\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_129\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_130\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_2\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_35\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_36\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_37\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_38\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_39\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_40\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_41\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_42\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_43\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_44\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_45\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_46\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_47\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_48\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_49\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_50\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_51\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_52\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_53\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_54\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_55\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_56\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_57\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_58\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_59\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_60\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_61\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_62\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_63\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_64\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_65\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_66\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_67\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_68\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_69\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_70\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_71\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_72\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_73\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_74\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_75\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_76\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_77\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_78\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_79\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_80\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_81\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_82\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_83\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_84\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_85\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_86\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_87\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_88\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_89\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_90\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_91\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_92\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_93\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_94\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_95\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_96\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_97\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_98\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_99\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_38\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_102\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_103\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_104\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_105\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_106\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_107\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_108\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_109\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_110\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_111\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_112\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_113\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_114\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_115\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_116\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_117\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_118\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_119\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_120\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_121\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_122\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_123\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_124\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_125\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_126\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_127\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_128\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_129\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_130\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_131\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_132\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_133\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_134\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_135\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_46\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_47\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_48\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_49\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_50\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[17]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[24]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[26]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[27]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[28]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[17]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[24]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[26]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[27]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[28]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_3_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_4_n_0\ : STD_LOGIC;
  signal \^core_control_regs[0]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^core_control_regs[10]\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^core_control_regs[11]\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^core_control_regs[12]\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^core_control_regs[1]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^core_control_regs[2]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^core_control_regs[3]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^core_control_regs[4]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^core_control_regs[5]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^core_control_regs[6]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^core_control_regs[7]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^core_control_regs[8]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^core_control_regs[9]\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal core_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal core_regs : STD_LOGIC_VECTOR ( 400 downto 0 );
  signal \data_out_reg[11]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genr_control_regs2_int[0]\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^genr_control_regs[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^genr_control_regs[1]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^genr_control_regs[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^genr_control_regs[3]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genr_control_regs_int[0]\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \genr_control_regs_int[3]\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal genr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal genr_regs : STD_LOGIC_VECTOR ( 272 downto 256 );
  signal \genr_status_regs_int_reg[1]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal intr_err : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intr_err0248_out : STD_LOGIC;
  signal intr_err0251_out : STD_LOGIC;
  signal intr_err0254_out : STD_LOGIC;
  signal intr_err_clr_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal intr_err_set_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intr_stat0343_out : STD_LOGIC;
  signal intr_stat0346_out : STD_LOGIC;
  signal intr_stat0349_out : STD_LOGIC;
  signal intr_stat0388_out : STD_LOGIC;
  signal intr_stat_clr_d : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal intr_stat_set_d : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ipif_Error : STD_LOGIC;
  signal ipif_RdAck : STD_LOGIC;
  signal ipif_RdAck0 : STD_LOGIC;
  signal ipif_RdData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ipif_WrAck : STD_LOGIC;
  signal ipif_WrAck0 : STD_LOGIC;
  signal \^ipif_addr_out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ipif_data_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ipif_proc_Addr_int : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ipif_proc_CS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ipif_proc_RNW : STD_LOGIC;
  signal ipif_proc_Req : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ipif_proc_Req_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal proc_sync1 : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal proc_sync2 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal read_ack : STD_LOGIC;
  signal read_ack0 : STD_LOGIC;
  signal read_ack_d : STD_LOGIC_VECTOR ( 3 to 3 );
  signal read_ack_d1 : STD_LOGIC;
  signal read_ack_d2 : STD_LOGIC;
  signal \read_ack_d__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^resetn_out\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_rresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal soft_resetn0 : STD_LOGIC;
  signal \^time_control_regs[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \time_control_regs_int[0]\ : STD_LOGIC;
  signal write_ack : STD_LOGIC;
  signal write_ack0 : STD_LOGIC;
  signal write_ack_d1 : STD_LOGIC;
  signal write_ack_d2 : STD_LOGIC;
  signal write_ack_e1 : STD_LOGIC;
  signal write_ack_e10 : STD_LOGIC;
  signal write_ack_e2 : STD_LOGIC;
  signal write_ack_int : STD_LOGIC;
  signal write_ack_int0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.write_ack_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.write_ack_int_i_1\ : label is "soft_lutpair10";
begin
  \core_control_regs[0]\(31) <= \<const0>\;
  \core_control_regs[0]\(30) <= \<const0>\;
  \core_control_regs[0]\(29) <= \<const0>\;
  \core_control_regs[0]\(28) <= \<const0>\;
  \core_control_regs[0]\(27) <= \<const0>\;
  \core_control_regs[0]\(26) <= \<const0>\;
  \core_control_regs[0]\(25) <= \<const0>\;
  \core_control_regs[0]\(24) <= \<const0>\;
  \core_control_regs[0]\(23) <= \<const0>\;
  \core_control_regs[0]\(22) <= \<const0>\;
  \core_control_regs[0]\(21) <= \<const0>\;
  \core_control_regs[0]\(20) <= \<const0>\;
  \core_control_regs[0]\(19) <= \<const0>\;
  \core_control_regs[0]\(18) <= \<const0>\;
  \core_control_regs[0]\(17) <= \<const0>\;
  \core_control_regs[0]\(16) <= \<const0>\;
  \core_control_regs[0]\(15 downto 0) <= \^core_control_regs[0]\(15 downto 0);
  \core_control_regs[10]\(31) <= \<const0>\;
  \core_control_regs[10]\(30) <= \<const0>\;
  \core_control_regs[10]\(29) <= \<const0>\;
  \core_control_regs[10]\(28) <= \<const0>\;
  \core_control_regs[10]\(27) <= \<const0>\;
  \core_control_regs[10]\(26) <= \<const0>\;
  \core_control_regs[10]\(25) <= \<const0>\;
  \core_control_regs[10]\(24) <= \<const0>\;
  \core_control_regs[10]\(23) <= \<const0>\;
  \core_control_regs[10]\(22) <= \<const0>\;
  \core_control_regs[10]\(21) <= \<const0>\;
  \core_control_regs[10]\(20) <= \<const0>\;
  \core_control_regs[10]\(19) <= \<const0>\;
  \core_control_regs[10]\(18) <= \<const0>\;
  \core_control_regs[10]\(17 downto 0) <= \^core_control_regs[10]\(17 downto 0);
  \core_control_regs[11]\(31) <= \<const0>\;
  \core_control_regs[11]\(30) <= \<const0>\;
  \core_control_regs[11]\(29) <= \<const0>\;
  \core_control_regs[11]\(28) <= \<const0>\;
  \core_control_regs[11]\(27) <= \<const0>\;
  \core_control_regs[11]\(26) <= \<const0>\;
  \core_control_regs[11]\(25) <= \<const0>\;
  \core_control_regs[11]\(24) <= \<const0>\;
  \core_control_regs[11]\(23) <= \<const0>\;
  \core_control_regs[11]\(22) <= \<const0>\;
  \core_control_regs[11]\(21) <= \<const0>\;
  \core_control_regs[11]\(20) <= \<const0>\;
  \core_control_regs[11]\(19) <= \<const0>\;
  \core_control_regs[11]\(18) <= \<const0>\;
  \core_control_regs[11]\(17 downto 0) <= \^core_control_regs[11]\(17 downto 0);
  \core_control_regs[12]\(31) <= \<const0>\;
  \core_control_regs[12]\(30) <= \<const0>\;
  \core_control_regs[12]\(29) <= \<const0>\;
  \core_control_regs[12]\(28) <= \<const0>\;
  \core_control_regs[12]\(27) <= \<const0>\;
  \core_control_regs[12]\(26) <= \<const0>\;
  \core_control_regs[12]\(25) <= \<const0>\;
  \core_control_regs[12]\(24) <= \<const0>\;
  \core_control_regs[12]\(23) <= \<const0>\;
  \core_control_regs[12]\(22) <= \<const0>\;
  \core_control_regs[12]\(21) <= \<const0>\;
  \core_control_regs[12]\(20) <= \<const0>\;
  \core_control_regs[12]\(19) <= \<const0>\;
  \core_control_regs[12]\(18) <= \<const0>\;
  \core_control_regs[12]\(17 downto 0) <= \^core_control_regs[12]\(17 downto 0);
  \core_control_regs[1]\(31) <= \<const0>\;
  \core_control_regs[1]\(30) <= \<const0>\;
  \core_control_regs[1]\(29) <= \<const0>\;
  \core_control_regs[1]\(28) <= \<const0>\;
  \core_control_regs[1]\(27) <= \<const0>\;
  \core_control_regs[1]\(26) <= \<const0>\;
  \core_control_regs[1]\(25) <= \<const0>\;
  \core_control_regs[1]\(24) <= \<const0>\;
  \core_control_regs[1]\(23) <= \<const0>\;
  \core_control_regs[1]\(22) <= \<const0>\;
  \core_control_regs[1]\(21) <= \<const0>\;
  \core_control_regs[1]\(20) <= \<const0>\;
  \core_control_regs[1]\(19) <= \<const0>\;
  \core_control_regs[1]\(18) <= \<const0>\;
  \core_control_regs[1]\(17) <= \<const0>\;
  \core_control_regs[1]\(16) <= \<const0>\;
  \core_control_regs[1]\(15 downto 0) <= \^core_control_regs[1]\(15 downto 0);
  \core_control_regs[2]\(31) <= \<const0>\;
  \core_control_regs[2]\(30) <= \<const0>\;
  \core_control_regs[2]\(29) <= \<const0>\;
  \core_control_regs[2]\(28) <= \<const0>\;
  \core_control_regs[2]\(27) <= \<const0>\;
  \core_control_regs[2]\(26) <= \<const0>\;
  \core_control_regs[2]\(25) <= \<const0>\;
  \core_control_regs[2]\(24) <= \<const0>\;
  \core_control_regs[2]\(23) <= \<const0>\;
  \core_control_regs[2]\(22) <= \<const0>\;
  \core_control_regs[2]\(21) <= \<const0>\;
  \core_control_regs[2]\(20) <= \<const0>\;
  \core_control_regs[2]\(19) <= \<const0>\;
  \core_control_regs[2]\(18) <= \<const0>\;
  \core_control_regs[2]\(17) <= \<const0>\;
  \core_control_regs[2]\(16) <= \<const0>\;
  \core_control_regs[2]\(15 downto 0) <= \^core_control_regs[2]\(15 downto 0);
  \core_control_regs[3]\(31) <= \<const0>\;
  \core_control_regs[3]\(30) <= \<const0>\;
  \core_control_regs[3]\(29) <= \<const0>\;
  \core_control_regs[3]\(28) <= \<const0>\;
  \core_control_regs[3]\(27) <= \<const0>\;
  \core_control_regs[3]\(26) <= \<const0>\;
  \core_control_regs[3]\(25) <= \<const0>\;
  \core_control_regs[3]\(24) <= \<const0>\;
  \core_control_regs[3]\(23) <= \<const0>\;
  \core_control_regs[3]\(22) <= \<const0>\;
  \core_control_regs[3]\(21) <= \<const0>\;
  \core_control_regs[3]\(20) <= \<const0>\;
  \core_control_regs[3]\(19) <= \<const0>\;
  \core_control_regs[3]\(18) <= \<const0>\;
  \core_control_regs[3]\(17) <= \<const0>\;
  \core_control_regs[3]\(16) <= \<const0>\;
  \core_control_regs[3]\(15 downto 0) <= \^core_control_regs[3]\(15 downto 0);
  \core_control_regs[4]\(31) <= \<const0>\;
  \core_control_regs[4]\(30) <= \<const0>\;
  \core_control_regs[4]\(29) <= \<const0>\;
  \core_control_regs[4]\(28) <= \<const0>\;
  \core_control_regs[4]\(27) <= \<const0>\;
  \core_control_regs[4]\(26) <= \<const0>\;
  \core_control_regs[4]\(25) <= \<const0>\;
  \core_control_regs[4]\(24) <= \<const0>\;
  \core_control_regs[4]\(23) <= \<const0>\;
  \core_control_regs[4]\(22) <= \<const0>\;
  \core_control_regs[4]\(21) <= \<const0>\;
  \core_control_regs[4]\(20) <= \<const0>\;
  \core_control_regs[4]\(19) <= \<const0>\;
  \core_control_regs[4]\(18) <= \<const0>\;
  \core_control_regs[4]\(17) <= \<const0>\;
  \core_control_regs[4]\(16) <= \<const0>\;
  \core_control_regs[4]\(15 downto 0) <= \^core_control_regs[4]\(15 downto 0);
  \core_control_regs[5]\(31) <= \<const0>\;
  \core_control_regs[5]\(30) <= \<const0>\;
  \core_control_regs[5]\(29) <= \<const0>\;
  \core_control_regs[5]\(28) <= \<const0>\;
  \core_control_regs[5]\(27) <= \<const0>\;
  \core_control_regs[5]\(26) <= \<const0>\;
  \core_control_regs[5]\(25) <= \<const0>\;
  \core_control_regs[5]\(24) <= \<const0>\;
  \core_control_regs[5]\(23) <= \<const0>\;
  \core_control_regs[5]\(22) <= \<const0>\;
  \core_control_regs[5]\(21) <= \<const0>\;
  \core_control_regs[5]\(20) <= \<const0>\;
  \core_control_regs[5]\(19) <= \<const0>\;
  \core_control_regs[5]\(18) <= \<const0>\;
  \core_control_regs[5]\(17) <= \<const0>\;
  \core_control_regs[5]\(16) <= \<const0>\;
  \core_control_regs[5]\(15 downto 0) <= \^core_control_regs[5]\(15 downto 0);
  \core_control_regs[6]\(31) <= \<const0>\;
  \core_control_regs[6]\(30) <= \<const0>\;
  \core_control_regs[6]\(29) <= \<const0>\;
  \core_control_regs[6]\(28) <= \<const0>\;
  \core_control_regs[6]\(27) <= \<const0>\;
  \core_control_regs[6]\(26) <= \<const0>\;
  \core_control_regs[6]\(25) <= \<const0>\;
  \core_control_regs[6]\(24) <= \<const0>\;
  \core_control_regs[6]\(23) <= \<const0>\;
  \core_control_regs[6]\(22) <= \<const0>\;
  \core_control_regs[6]\(21) <= \<const0>\;
  \core_control_regs[6]\(20) <= \<const0>\;
  \core_control_regs[6]\(19) <= \<const0>\;
  \core_control_regs[6]\(18) <= \<const0>\;
  \core_control_regs[6]\(17) <= \<const0>\;
  \core_control_regs[6]\(16 downto 0) <= \^core_control_regs[6]\(16 downto 0);
  \core_control_regs[7]\(31) <= \<const0>\;
  \core_control_regs[7]\(30) <= \<const0>\;
  \core_control_regs[7]\(29) <= \<const0>\;
  \core_control_regs[7]\(28) <= \<const0>\;
  \core_control_regs[7]\(27) <= \<const0>\;
  \core_control_regs[7]\(26) <= \<const0>\;
  \core_control_regs[7]\(25) <= \<const0>\;
  \core_control_regs[7]\(24) <= \<const0>\;
  \core_control_regs[7]\(23) <= \<const0>\;
  \core_control_regs[7]\(22) <= \<const0>\;
  \core_control_regs[7]\(21) <= \<const0>\;
  \core_control_regs[7]\(20) <= \<const0>\;
  \core_control_regs[7]\(19) <= \<const0>\;
  \core_control_regs[7]\(18) <= \<const0>\;
  \core_control_regs[7]\(17) <= \<const0>\;
  \core_control_regs[7]\(16 downto 0) <= \^core_control_regs[7]\(16 downto 0);
  \core_control_regs[8]\(31) <= \<const0>\;
  \core_control_regs[8]\(30) <= \<const0>\;
  \core_control_regs[8]\(29) <= \<const0>\;
  \core_control_regs[8]\(28) <= \<const0>\;
  \core_control_regs[8]\(27) <= \<const0>\;
  \core_control_regs[8]\(26) <= \<const0>\;
  \core_control_regs[8]\(25) <= \<const0>\;
  \core_control_regs[8]\(24) <= \<const0>\;
  \core_control_regs[8]\(23) <= \<const0>\;
  \core_control_regs[8]\(22) <= \<const0>\;
  \core_control_regs[8]\(21) <= \<const0>\;
  \core_control_regs[8]\(20) <= \<const0>\;
  \core_control_regs[8]\(19) <= \<const0>\;
  \core_control_regs[8]\(18) <= \<const0>\;
  \core_control_regs[8]\(17) <= \<const0>\;
  \core_control_regs[8]\(16 downto 0) <= \^core_control_regs[8]\(16 downto 0);
  \core_control_regs[9]\(31) <= \<const0>\;
  \core_control_regs[9]\(30) <= \<const0>\;
  \core_control_regs[9]\(29) <= \<const0>\;
  \core_control_regs[9]\(28) <= \<const0>\;
  \core_control_regs[9]\(27) <= \<const0>\;
  \core_control_regs[9]\(26) <= \<const0>\;
  \core_control_regs[9]\(25) <= \<const0>\;
  \core_control_regs[9]\(24) <= \<const0>\;
  \core_control_regs[9]\(23) <= \<const0>\;
  \core_control_regs[9]\(22) <= \<const0>\;
  \core_control_regs[9]\(21) <= \<const0>\;
  \core_control_regs[9]\(20) <= \<const0>\;
  \core_control_regs[9]\(19) <= \<const0>\;
  \core_control_regs[9]\(18) <= \<const0>\;
  \core_control_regs[9]\(17 downto 0) <= \^core_control_regs[9]\(17 downto 0);
  core_d_out <= \<const0>\;
  \genr_control_regs[0]\(31 downto 30) <= \^genr_control_regs[0]\(31 downto 30);
  \genr_control_regs[0]\(29) <= \<const0>\;
  \genr_control_regs[0]\(28) <= \<const0>\;
  \genr_control_regs[0]\(27) <= \<const0>\;
  \genr_control_regs[0]\(26) <= \<const0>\;
  \genr_control_regs[0]\(25) <= \<const0>\;
  \genr_control_regs[0]\(24) <= \<const0>\;
  \genr_control_regs[0]\(23) <= \<const0>\;
  \genr_control_regs[0]\(22) <= \<const0>\;
  \genr_control_regs[0]\(21) <= \<const0>\;
  \genr_control_regs[0]\(20) <= \<const0>\;
  \genr_control_regs[0]\(19) <= \<const0>\;
  \genr_control_regs[0]\(18) <= \<const0>\;
  \genr_control_regs[0]\(17) <= \<const0>\;
  \genr_control_regs[0]\(16) <= \<const0>\;
  \genr_control_regs[0]\(15) <= \<const0>\;
  \genr_control_regs[0]\(14) <= \<const0>\;
  \genr_control_regs[0]\(13) <= \<const0>\;
  \genr_control_regs[0]\(12) <= \<const0>\;
  \genr_control_regs[0]\(11) <= \<const0>\;
  \genr_control_regs[0]\(10) <= \<const0>\;
  \genr_control_regs[0]\(9) <= \<const0>\;
  \genr_control_regs[0]\(8) <= \<const0>\;
  \genr_control_regs[0]\(7) <= \<const0>\;
  \genr_control_regs[0]\(6) <= \<const0>\;
  \genr_control_regs[0]\(5 downto 0) <= \^genr_control_regs[0]\(5 downto 0);
  \genr_control_regs[1]\(31) <= \<const0>\;
  \genr_control_regs[1]\(30) <= \<const0>\;
  \genr_control_regs[1]\(29) <= \<const0>\;
  \genr_control_regs[1]\(28) <= \<const0>\;
  \genr_control_regs[1]\(27) <= \<const0>\;
  \genr_control_regs[1]\(26) <= \<const0>\;
  \genr_control_regs[1]\(25) <= \<const0>\;
  \genr_control_regs[1]\(24) <= \<const0>\;
  \genr_control_regs[1]\(23) <= \<const0>\;
  \genr_control_regs[1]\(22) <= \<const0>\;
  \genr_control_regs[1]\(21) <= \<const0>\;
  \genr_control_regs[1]\(20) <= \<const0>\;
  \genr_control_regs[1]\(19) <= \<const0>\;
  \genr_control_regs[1]\(18) <= \<const0>\;
  \genr_control_regs[1]\(17) <= \<const0>\;
  \genr_control_regs[1]\(16) <= \^genr_control_regs[1]\(16);
  \genr_control_regs[1]\(15) <= \<const0>\;
  \genr_control_regs[1]\(14) <= \<const0>\;
  \genr_control_regs[1]\(13) <= \<const0>\;
  \genr_control_regs[1]\(12) <= \<const0>\;
  \genr_control_regs[1]\(11) <= \<const0>\;
  \genr_control_regs[1]\(10) <= \<const0>\;
  \genr_control_regs[1]\(9) <= \<const0>\;
  \genr_control_regs[1]\(8) <= \<const0>\;
  \genr_control_regs[1]\(7) <= \<const0>\;
  \genr_control_regs[1]\(6) <= \<const0>\;
  \genr_control_regs[1]\(5) <= \<const0>\;
  \genr_control_regs[1]\(4) <= \<const0>\;
  \genr_control_regs[1]\(3 downto 0) <= \^genr_control_regs[1]\(3 downto 0);
  \genr_control_regs[2]\(31) <= \<const0>\;
  \genr_control_regs[2]\(30) <= \<const0>\;
  \genr_control_regs[2]\(29) <= \<const0>\;
  \genr_control_regs[2]\(28) <= \<const0>\;
  \genr_control_regs[2]\(27) <= \<const0>\;
  \genr_control_regs[2]\(26) <= \<const0>\;
  \genr_control_regs[2]\(25) <= \<const0>\;
  \genr_control_regs[2]\(24) <= \<const0>\;
  \genr_control_regs[2]\(23) <= \<const0>\;
  \genr_control_regs[2]\(22) <= \<const0>\;
  \genr_control_regs[2]\(21) <= \<const0>\;
  \genr_control_regs[2]\(20) <= \<const0>\;
  \genr_control_regs[2]\(19) <= \<const0>\;
  \genr_control_regs[2]\(18) <= \<const0>\;
  \genr_control_regs[2]\(17) <= \<const0>\;
  \genr_control_regs[2]\(16) <= \<const0>\;
  \genr_control_regs[2]\(15) <= \<const0>\;
  \genr_control_regs[2]\(14) <= \<const0>\;
  \genr_control_regs[2]\(13) <= \<const0>\;
  \genr_control_regs[2]\(12) <= \<const0>\;
  \genr_control_regs[2]\(11) <= \<const0>\;
  \genr_control_regs[2]\(10) <= \<const0>\;
  \genr_control_regs[2]\(9) <= \<const0>\;
  \genr_control_regs[2]\(8) <= \<const0>\;
  \genr_control_regs[2]\(7) <= \<const0>\;
  \genr_control_regs[2]\(6) <= \<const0>\;
  \genr_control_regs[2]\(5) <= \<const0>\;
  \genr_control_regs[2]\(4) <= \<const0>\;
  \genr_control_regs[2]\(3 downto 0) <= \^genr_control_regs[2]\(3 downto 0);
  \genr_control_regs[3]\(31) <= \<const0>\;
  \genr_control_regs[3]\(30) <= \<const0>\;
  \genr_control_regs[3]\(29) <= \<const0>\;
  \genr_control_regs[3]\(28) <= \<const0>\;
  \genr_control_regs[3]\(27) <= \<const0>\;
  \genr_control_regs[3]\(26) <= \<const0>\;
  \genr_control_regs[3]\(25) <= \<const0>\;
  \genr_control_regs[3]\(24) <= \<const0>\;
  \genr_control_regs[3]\(23) <= \<const0>\;
  \genr_control_regs[3]\(22) <= \<const0>\;
  \genr_control_regs[3]\(21) <= \<const0>\;
  \genr_control_regs[3]\(20) <= \<const0>\;
  \genr_control_regs[3]\(19) <= \<const0>\;
  \genr_control_regs[3]\(18) <= \<const0>\;
  \genr_control_regs[3]\(17) <= \<const0>\;
  \genr_control_regs[3]\(16) <= \^genr_control_regs[3]\(16);
  \genr_control_regs[3]\(15) <= \<const0>\;
  \genr_control_regs[3]\(14) <= \<const0>\;
  \genr_control_regs[3]\(13) <= \<const0>\;
  \genr_control_regs[3]\(12) <= \<const0>\;
  \genr_control_regs[3]\(11) <= \<const0>\;
  \genr_control_regs[3]\(10) <= \<const0>\;
  \genr_control_regs[3]\(9) <= \<const0>\;
  \genr_control_regs[3]\(8) <= \<const0>\;
  \genr_control_regs[3]\(7) <= \<const0>\;
  \genr_control_regs[3]\(6) <= \<const0>\;
  \genr_control_regs[3]\(5) <= \<const0>\;
  \genr_control_regs[3]\(4) <= \<const0>\;
  \genr_control_regs[3]\(3 downto 0) <= \^genr_control_regs[3]\(3 downto 0);
  \genr_control_regs[4]\(31) <= \<const0>\;
  \genr_control_regs[4]\(30) <= \<const0>\;
  \genr_control_regs[4]\(29) <= \<const0>\;
  \genr_control_regs[4]\(28) <= \<const0>\;
  \genr_control_regs[4]\(27) <= \<const0>\;
  \genr_control_regs[4]\(26) <= \<const0>\;
  \genr_control_regs[4]\(25) <= \<const0>\;
  \genr_control_regs[4]\(24) <= \<const0>\;
  \genr_control_regs[4]\(23) <= \<const0>\;
  \genr_control_regs[4]\(22) <= \<const0>\;
  \genr_control_regs[4]\(21) <= \<const0>\;
  \genr_control_regs[4]\(20) <= \<const0>\;
  \genr_control_regs[4]\(19) <= \<const0>\;
  \genr_control_regs[4]\(18) <= \<const0>\;
  \genr_control_regs[4]\(17) <= \<const0>\;
  \genr_control_regs[4]\(16) <= \<const0>\;
  \genr_control_regs[4]\(15) <= \<const0>\;
  \genr_control_regs[4]\(14) <= \<const0>\;
  \genr_control_regs[4]\(13) <= \<const0>\;
  \genr_control_regs[4]\(12) <= \<const0>\;
  \genr_control_regs[4]\(11) <= \<const0>\;
  \genr_control_regs[4]\(10) <= \<const0>\;
  \genr_control_regs[4]\(9) <= \<const0>\;
  \genr_control_regs[4]\(8) <= \<const0>\;
  \genr_control_regs[4]\(7) <= \<const0>\;
  \genr_control_regs[4]\(6) <= \<const0>\;
  \genr_control_regs[4]\(5) <= \<const0>\;
  \genr_control_regs[4]\(4) <= \<const0>\;
  \genr_control_regs[4]\(3) <= \<const0>\;
  \genr_control_regs[4]\(2) <= \<const0>\;
  \genr_control_regs[4]\(1) <= \<const0>\;
  \genr_control_regs[4]\(0) <= \<const0>\;
  \genr_control_regs[5]\(31) <= \<const0>\;
  \genr_control_regs[5]\(30) <= \<const0>\;
  \genr_control_regs[5]\(29) <= \<const0>\;
  \genr_control_regs[5]\(28) <= \<const0>\;
  \genr_control_regs[5]\(27) <= \<const0>\;
  \genr_control_regs[5]\(26) <= \<const0>\;
  \genr_control_regs[5]\(25) <= \<const0>\;
  \genr_control_regs[5]\(24) <= \<const0>\;
  \genr_control_regs[5]\(23) <= \<const0>\;
  \genr_control_regs[5]\(22) <= \<const0>\;
  \genr_control_regs[5]\(21) <= \<const0>\;
  \genr_control_regs[5]\(20) <= \<const0>\;
  \genr_control_regs[5]\(19) <= \<const0>\;
  \genr_control_regs[5]\(18) <= \<const0>\;
  \genr_control_regs[5]\(17) <= \<const0>\;
  \genr_control_regs[5]\(16) <= \<const0>\;
  \genr_control_regs[5]\(15) <= \<const0>\;
  \genr_control_regs[5]\(14) <= \<const0>\;
  \genr_control_regs[5]\(13) <= \<const0>\;
  \genr_control_regs[5]\(12) <= \<const0>\;
  \genr_control_regs[5]\(11) <= \<const0>\;
  \genr_control_regs[5]\(10) <= \<const0>\;
  \genr_control_regs[5]\(9) <= \<const0>\;
  \genr_control_regs[5]\(8) <= \<const0>\;
  \genr_control_regs[5]\(7) <= \<const0>\;
  \genr_control_regs[5]\(6) <= \<const0>\;
  \genr_control_regs[5]\(5) <= \<const0>\;
  \genr_control_regs[5]\(4) <= \<const0>\;
  \genr_control_regs[5]\(3) <= \<const0>\;
  \genr_control_regs[5]\(2) <= \<const0>\;
  \genr_control_regs[5]\(1) <= \<const0>\;
  \genr_control_regs[5]\(0) <= \<const0>\;
  \genr_control_regs[6]\(31) <= \<const0>\;
  \genr_control_regs[6]\(30) <= \<const0>\;
  \genr_control_regs[6]\(29) <= \<const0>\;
  \genr_control_regs[6]\(28) <= \<const0>\;
  \genr_control_regs[6]\(27) <= \<const0>\;
  \genr_control_regs[6]\(26) <= \<const0>\;
  \genr_control_regs[6]\(25) <= \<const0>\;
  \genr_control_regs[6]\(24) <= \<const0>\;
  \genr_control_regs[6]\(23) <= \<const0>\;
  \genr_control_regs[6]\(22) <= \<const0>\;
  \genr_control_regs[6]\(21) <= \<const0>\;
  \genr_control_regs[6]\(20) <= \<const0>\;
  \genr_control_regs[6]\(19) <= \<const0>\;
  \genr_control_regs[6]\(18) <= \<const0>\;
  \genr_control_regs[6]\(17) <= \<const0>\;
  \genr_control_regs[6]\(16) <= \<const0>\;
  \genr_control_regs[6]\(15) <= \<const0>\;
  \genr_control_regs[6]\(14) <= \<const0>\;
  \genr_control_regs[6]\(13) <= \<const0>\;
  \genr_control_regs[6]\(12) <= \<const0>\;
  \genr_control_regs[6]\(11) <= \<const0>\;
  \genr_control_regs[6]\(10) <= \<const0>\;
  \genr_control_regs[6]\(9) <= \<const0>\;
  \genr_control_regs[6]\(8) <= \<const0>\;
  \genr_control_regs[6]\(7) <= \<const0>\;
  \genr_control_regs[6]\(6) <= \<const0>\;
  \genr_control_regs[6]\(5) <= \<const0>\;
  \genr_control_regs[6]\(4) <= \<const0>\;
  \genr_control_regs[6]\(3) <= \<const0>\;
  \genr_control_regs[6]\(2) <= \<const0>\;
  \genr_control_regs[6]\(1) <= \<const0>\;
  \genr_control_regs[6]\(0) <= \<const0>\;
  \genr_control_regs[7]\(31) <= \<const0>\;
  \genr_control_regs[7]\(30) <= \<const0>\;
  \genr_control_regs[7]\(29) <= \<const0>\;
  \genr_control_regs[7]\(28) <= \<const0>\;
  \genr_control_regs[7]\(27) <= \<const0>\;
  \genr_control_regs[7]\(26) <= \<const0>\;
  \genr_control_regs[7]\(25) <= \<const0>\;
  \genr_control_regs[7]\(24) <= \<const0>\;
  \genr_control_regs[7]\(23) <= \<const0>\;
  \genr_control_regs[7]\(22) <= \<const0>\;
  \genr_control_regs[7]\(21) <= \<const0>\;
  \genr_control_regs[7]\(20) <= \<const0>\;
  \genr_control_regs[7]\(19) <= \<const0>\;
  \genr_control_regs[7]\(18) <= \<const0>\;
  \genr_control_regs[7]\(17) <= \<const0>\;
  \genr_control_regs[7]\(16) <= \<const0>\;
  \genr_control_regs[7]\(15) <= \<const0>\;
  \genr_control_regs[7]\(14) <= \<const0>\;
  \genr_control_regs[7]\(13) <= \<const0>\;
  \genr_control_regs[7]\(12) <= \<const0>\;
  \genr_control_regs[7]\(11) <= \<const0>\;
  \genr_control_regs[7]\(10) <= \<const0>\;
  \genr_control_regs[7]\(9) <= \<const0>\;
  \genr_control_regs[7]\(8) <= \<const0>\;
  \genr_control_regs[7]\(7) <= \<const0>\;
  \genr_control_regs[7]\(6) <= \<const0>\;
  \genr_control_regs[7]\(5) <= \<const0>\;
  \genr_control_regs[7]\(4) <= \<const0>\;
  \genr_control_regs[7]\(3) <= \<const0>\;
  \genr_control_regs[7]\(2) <= \<const0>\;
  \genr_control_regs[7]\(1) <= \<const0>\;
  \genr_control_regs[7]\(0) <= \<const0>\;
  ipif_addr_out(8 downto 0) <= \^ipif_addr_out\(8 downto 0);
  ipif_data_out(31 downto 0) <= \^ipif_data_out\(31 downto 0);
  resetn_out <= \^resetn_out\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bresp(1) <= \^s_axi_bresp\(1);
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \^s_axi_rresp\(1);
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_awready\;
  \time_control_regs[1]\(31) <= \<const0>\;
  \time_control_regs[1]\(30) <= \<const0>\;
  \time_control_regs[1]\(29) <= \<const0>\;
  \time_control_regs[1]\(28) <= \<const0>\;
  \time_control_regs[1]\(27) <= \<const0>\;
  \time_control_regs[1]\(26) <= \<const0>\;
  \time_control_regs[1]\(25) <= \<const0>\;
  \time_control_regs[1]\(24) <= \<const0>\;
  \time_control_regs[1]\(23) <= \<const0>\;
  \time_control_regs[1]\(22) <= \<const0>\;
  \time_control_regs[1]\(21) <= \<const0>\;
  \time_control_regs[1]\(20) <= \<const0>\;
  \time_control_regs[1]\(19) <= \<const0>\;
  \time_control_regs[1]\(18) <= \<const0>\;
  \time_control_regs[1]\(17) <= \<const0>\;
  \time_control_regs[1]\(16) <= \<const0>\;
  \time_control_regs[1]\(15) <= \<const0>\;
  \time_control_regs[1]\(14) <= \<const0>\;
  \time_control_regs[1]\(13) <= \<const0>\;
  \time_control_regs[1]\(12) <= \<const0>\;
  \time_control_regs[1]\(11) <= \<const0>\;
  \time_control_regs[1]\(10) <= \<const0>\;
  \time_control_regs[1]\(9) <= \<const0>\;
  \time_control_regs[1]\(8) <= \<const0>\;
  \time_control_regs[1]\(7) <= \<const0>\;
  \time_control_regs[1]\(6) <= \<const0>\;
  \time_control_regs[1]\(5) <= \<const0>\;
  \time_control_regs[1]\(4) <= \<const0>\;
  \time_control_regs[1]\(3) <= \<const0>\;
  \time_control_regs[1]\(2 downto 0) <= \^time_control_regs[1]\(2 downto 0);
\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_ipif
     port map (
      \AXI4_LITE_INTERFACE.ipif_RdAck_reg\ => s_axi_arready,
      \AXI4_LITE_INTERFACE.ipif_WrAck_reg\ => \^s_axi_awready\,
      D(9) => ipif_proc_RNW,
      D(8 downto 0) => ipif_proc_Addr_int(8 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      ipif_Error => ipif_Error,
      ipif_RdAck => ipif_RdAck,
      ipif_WrAck => ipif_WrAck,
      ipif_proc_CS(1 downto 0) => ipif_proc_CS(1 downto 0),
      out_data(31 downto 0) => proc_sync2(31 downto 0),
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_aresetn => \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0\,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(0) => \^s_axi_bresp\(1),
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(0) => \^s_axi_rresp\(1),
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wvalid => s_axi_wvalid
    );
\AXI4_LITE_INTERFACE.CORE_MUX0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_tree__parameterized0\
     port map (
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_2\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_1\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_99\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_109\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_110\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_111\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_112\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_113\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_114\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_115\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_116\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_117\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_118\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_100\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_119\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_120\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_121\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_122\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_123\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_124\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_125\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_126\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_127\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_128\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_101\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_129\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_130\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_102\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_103\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_104\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_105\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_106\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_107\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_108\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_67\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_77\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_78\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_79\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_80\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_81\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_82\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_83\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_84\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_85\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_86\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_68\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_87\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_88\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_89\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_90\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_91\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_92\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_93\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_94\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_95\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_96\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_69\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_97\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_98\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_70\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_71\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_72\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_73\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_74\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_75\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_76\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_35\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_45\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_46\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_47\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_48\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_49\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_50\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_51\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_52\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_53\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_54\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_36\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_55\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_56\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_57\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_58\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_59\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_60\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_61\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_62\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_63\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_64\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_37\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_65\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_66\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_38\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_39\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_40\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_41\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_42\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_43\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_44\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_0\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_1\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_135\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_134\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_133\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156\,
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155\,
      core_data(31 downto 0) => core_data(31 downto 0),
      vid_aclk => vid_aclk
    );
\AXI4_LITE_INTERFACE.GENR_MUX0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_tree
     port map (
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_35\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_45\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_46\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_47\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_48\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_49\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_50\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_51\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_52\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_36\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_37\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_38\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_39\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_40\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_41\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_42\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_43\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_44\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_99\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_109\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_110\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][12]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_111\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][13]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_112\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][14]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_113\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_114\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_100\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_101\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_102\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_103\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_104\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_105\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_106\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_107\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_108\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_67\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_77\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_78\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_79\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_80\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_81\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_82\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_83\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_68\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_69\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_70\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_71\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_72\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_73\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_74\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_75\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_76\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_0\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_1\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_53\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_10\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_62\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_11\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_63\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_12\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_64\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_13\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_65\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_14\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_66\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_15\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_84\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_16\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_85\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_17\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_86\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_18\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_87\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_19\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_88\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_2\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_54\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_20\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_89\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_21\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_90\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_22\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_91\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_23\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_92\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_24\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_93\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_25\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_94\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_26\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_95\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_27\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_96\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_28\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_97\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_29\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_98\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_3\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_55\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_30\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_115\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_31\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_116\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_32\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_117\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_33\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_118\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_34\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_119\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_35\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_120\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_36\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_121\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_37\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_122\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_38\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_123\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_39\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_124\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_4\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_56\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_40\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_125\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_41\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_126\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_42\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_127\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_43\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_128\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_44\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_129\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_45\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_130\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_5\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_57\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_6\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_58\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_7\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_59\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_8\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_60\,
      \GEN_SEL_DELAY[1].sel_int_reg[1][0]_9\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_61\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_1\,
      \GEN_SEL_DELAY[3].sel_int_reg[3][0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_2\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(12) => p_15_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(11) => p_14_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(10) => p_13_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(9) => p_12_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(8) => p_11_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(7) => p_10_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(6) => p_9_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(5) => p_8_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(4) => p_7_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(3) => p_6_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(2) => p_5_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(1) => p_4_in,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\(0) => p_3_in,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0\(0) => p_16_in,
      Q(7 downto 6) => \^genr_control_regs[0]\(31 downto 30),
      Q(5) => p_2_in,
      Q(4) => \^genr_control_regs[0]\(4),
      Q(3) => p_1_in,
      Q(2) => p_0_in,
      Q(1 downto 0) => \^genr_control_regs[0]\(1 downto 0),
      \core_control_regs[10]\(0) => \^core_control_regs[10]\(17),
      \core_control_regs[11]\(0) => \^core_control_regs[11]\(17),
      \core_control_regs[9]\(0) => \^core_control_regs[9]\(17),
      core_regs(183 downto 167) => core_regs(368 downto 352),
      core_regs(166 downto 150) => core_regs(336 downto 320),
      core_regs(149 downto 133) => core_regs(304 downto 288),
      core_regs(132 downto 116) => core_regs(272 downto 256),
      core_regs(115 downto 99) => core_regs(240 downto 224),
      core_regs(98 downto 83) => core_regs(207 downto 192),
      core_regs(82 downto 67) => core_regs(175 downto 160),
      core_regs(66 downto 51) => core_regs(143 downto 128),
      core_regs(50 downto 35) => core_regs(111 downto 96),
      core_regs(34 downto 19) => core_regs(79 downto 64),
      core_regs(18 downto 3) => core_regs(47 downto 32),
      core_regs(2 downto 0) => core_regs(2 downto 0),
      \core_status_regs[0]\(15 downto 0) => \core_status_regs[0]\(31 downto 16),
      \core_status_regs[10]\(13 downto 0) => \core_status_regs[10]\(31 downto 18),
      \core_status_regs[11]\(13 downto 0) => \core_status_regs[11]\(31 downto 18),
      \core_status_regs[1]\(15 downto 0) => \core_status_regs[1]\(31 downto 16),
      \core_status_regs[2]\(15 downto 0) => \core_status_regs[2]\(31 downto 16),
      \core_status_regs[3]\(15 downto 0) => \core_status_regs[3]\(31 downto 16),
      \core_status_regs[4]\(15 downto 0) => \core_status_regs[4]\(31 downto 16),
      \core_status_regs[5]\(15 downto 0) => \core_status_regs[5]\(31 downto 16),
      \core_status_regs[6]\(14 downto 0) => \core_status_regs[6]\(31 downto 17),
      \core_status_regs[7]\(14 downto 0) => \core_status_regs[7]\(31 downto 17),
      \core_status_regs[8]\(14 downto 0) => \core_status_regs[8]\(31 downto 17),
      \core_status_regs[9]\(13 downto 0) => \core_status_regs[9]\(31 downto 18),
      \data_out_reg[11]\(31 downto 0) => \data_out_reg[11]\(31 downto 0),
      \genr_control_regs[3]\(4) => \^genr_control_regs[3]\(16),
      \genr_control_regs[3]\(3 downto 0) => \^genr_control_regs[3]\(3 downto 0),
      genr_data(31 downto 0) => genr_data(31 downto 0),
      \genr_status_regs[0]\(23 downto 0) => \genr_status_regs[0]\(29 downto 6),
      \genr_status_regs[3]\(26 downto 12) => \genr_status_regs[3]\(31 downto 17),
      \genr_status_regs[3]\(11 downto 0) => \genr_status_regs[3]\(15 downto 4),
      \genr_status_regs[5]\(31 downto 0) => \genr_status_regs[5]\(31 downto 0),
      \genr_status_regs[6]\(31 downto 0) => \genr_status_regs[6]\(31 downto 0),
      \genr_status_regs[7]\(31 downto 0) => \genr_status_regs[7]\(31 downto 0),
      \genr_status_regs_int_reg[1]\(30 downto 0) => \genr_status_regs_int_reg[1]\(30 downto 0),
      intr_err(31 downto 0) => intr_err(31 downto 0),
      ipif_addr_out(3 downto 0) => \^ipif_addr_out\(5 downto 2),
      vid_aclk => vid_aclk
    );
\AXI4_LITE_INTERFACE.SYNC2PROCCLK_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_clock_cross__parameterized0\
     port map (
      \AXI4_LITE_INTERFACE.read_ack_d1_reg\ => \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_38\,
      D(1 downto 0) => ipif_proc_Req(1 downto 0),
      aclk => aclk,
      in_data(33) => write_ack,
      in_data(32) => read_ack_d(3),
      in_data(31 downto 0) => ipif_RdData(31 downto 0),
      ipif_RdAck0 => ipif_RdAck0,
      ipif_WrAck0 => ipif_WrAck0,
      ipif_proc_CS(1 downto 0) => ipif_proc_CS(1 downto 0),
      out_data(33 downto 0) => proc_sync2(33 downto 0),
      read_ack_d1 => read_ack_d1,
      read_ack_d2 => read_ack_d2,
      write_ack_d1 => write_ack_d1,
      write_ack_d2 => write_ack_d2
    );
\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_clock_cross
     port map (
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156\,
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\ => \^resetn_out\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\(3 downto 0) => \^genr_control_regs[2]\(3 downto 0),
      D(4) => \^genr_control_regs[1]\(16),
      D(3 downto 0) => \^genr_control_regs[1]\(3 downto 0),
      E(0) => \genr_control_regs_int[3]\(16),
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\(2 downto 0) => p_5_out(2 downto 0),
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(17) => \^core_control_regs[12]\(17),
      \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]\(16 downto 0) => core_regs(400 downto 384),
      Q(31) => p_31_in,
      Q(30) => p_30_in,
      Q(29) => p_29_in,
      Q(28) => p_28_in,
      Q(27) => p_27_in,
      Q(26) => p_26_in,
      Q(25) => p_25_in,
      Q(24) => p_24_in,
      Q(23) => p_23_in,
      Q(22) => p_22_in,
      Q(21) => p_21_in,
      Q(20) => p_20_in,
      Q(19) => p_19_in,
      Q(18) => p_18_in,
      Q(17) => p_17_in,
      Q(16 downto 0) => genr_regs(272 downto 256),
      aclken(0) => \genr_control_regs_int[0]\(31),
      aclken_0(0) => \time_control_regs_int[0]\,
      aclken_1(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      aclken_10(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      aclken_11(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      aclken_12(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      aclken_13(0) => p_1_out(15),
      aclken_14 => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166\,
      aclken_15 => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167\,
      aclken_16 => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168\,
      aclken_2(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      aclken_3(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      aclken_4(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      aclken_5(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      aclken_6(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      aclken_7(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      aclken_8(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      aclken_9(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      core_data(31 downto 0) => core_data(31 downto 0),
      \core_status_regs[12]\(13 downto 0) => \core_status_regs[12]\(31 downto 18),
      \data_out_reg[11]\(31 downto 0) => \data_out_reg[11]\(31 downto 0),
      \data_sync_reg[0][44]_0\(44 downto 0) => proc_sync1(44 downto 0),
      \data_sync_reg[2][0]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_46\,
      \data_sync_reg[2][0]_1\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_50\,
      \data_sync_reg[2][16]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0\,
      \data_sync_reg[2][1]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45\,
      \data_sync_reg[2][1]_1\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_49\,
      \data_sync_reg[2][2]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44\,
      \data_sync_reg[2][2]_1\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_48\,
      \data_sync_reg[2][34]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_133\,
      \data_sync_reg[2][34]_1\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_134\,
      \data_sync_reg[2][34]_10\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143\,
      \data_sync_reg[2][34]_11\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144\,
      \data_sync_reg[2][34]_12\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145\,
      \data_sync_reg[2][34]_13\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146\,
      \data_sync_reg[2][34]_2\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_135\,
      \data_sync_reg[2][34]_3\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136\,
      \data_sync_reg[2][34]_4\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137\,
      \data_sync_reg[2][34]_5\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138\,
      \data_sync_reg[2][34]_6\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139\,
      \data_sync_reg[2][34]_7\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140\,
      \data_sync_reg[2][34]_8\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141\,
      \data_sync_reg[2][34]_9\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142\,
      \data_sync_reg[2][3]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43\,
      \data_sync_reg[2][3]_1\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_47\,
      \data_sync_reg[2][42]_0\(31) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101\,
      \data_sync_reg[2][42]_0\(30) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_102\,
      \data_sync_reg[2][42]_0\(29) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_103\,
      \data_sync_reg[2][42]_0\(28) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_104\,
      \data_sync_reg[2][42]_0\(27) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_105\,
      \data_sync_reg[2][42]_0\(26) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_106\,
      \data_sync_reg[2][42]_0\(25) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_107\,
      \data_sync_reg[2][42]_0\(24) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_108\,
      \data_sync_reg[2][42]_0\(23) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_109\,
      \data_sync_reg[2][42]_0\(22) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_110\,
      \data_sync_reg[2][42]_0\(21) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_111\,
      \data_sync_reg[2][42]_0\(20) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_112\,
      \data_sync_reg[2][42]_0\(19) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_113\,
      \data_sync_reg[2][42]_0\(18) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_114\,
      \data_sync_reg[2][42]_0\(17) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_115\,
      \data_sync_reg[2][42]_0\(16) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_116\,
      \data_sync_reg[2][42]_0\(15) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_117\,
      \data_sync_reg[2][42]_0\(14) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_118\,
      \data_sync_reg[2][42]_0\(13) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_119\,
      \data_sync_reg[2][42]_0\(12) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_120\,
      \data_sync_reg[2][42]_0\(11) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_121\,
      \data_sync_reg[2][42]_0\(10) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_122\,
      \data_sync_reg[2][42]_0\(9) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_123\,
      \data_sync_reg[2][42]_0\(8) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_124\,
      \data_sync_reg[2][42]_0\(7) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_125\,
      \data_sync_reg[2][42]_0\(6) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_126\,
      \data_sync_reg[2][42]_0\(5) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_127\,
      \data_sync_reg[2][42]_0\(4) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_128\,
      \data_sync_reg[2][42]_0\(3) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_129\,
      \data_sync_reg[2][42]_0\(2) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_130\,
      \data_sync_reg[2][42]_0\(1) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_131\,
      \data_sync_reg[2][42]_0\(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_132\,
      \genr_control_regs[0]\(1 downto 0) => \^genr_control_regs[0]\(31 downto 30),
      genr_data(31 downto 0) => genr_data(31 downto 0),
      out_data(41) => ipif_cs_out,
      out_data(40 downto 32) => \^ipif_addr_out\(8 downto 0),
      out_data(31 downto 0) => \^ipif_data_out\(31 downto 0),
      read_ack0 => read_ack0,
      reg_update => reg_update,
      soft_resetn0 => soft_resetn0,
      \time_status_regs[1]\(28 downto 0) => \time_status_regs[1]\(31 downto 3),
      vid_aclk => vid_aclk,
      vid_aclk_en => vid_aclk_en,
      vid_aresetn => vid_aresetn,
      write_ack_e10 => write_ack_e10,
      write_ack_int => write_ack_int
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(0),
      Q => \^core_control_regs[0]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_10_in,
      Q => \^core_control_regs[0]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_11_in,
      Q => \^core_control_regs[0]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_12_in,
      Q => \^core_control_regs[0]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_13_in,
      Q => \^core_control_regs[0]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_14_in,
      Q => \^core_control_regs[0]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_15_in,
      Q => \^core_control_regs[0]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(1),
      Q => \^core_control_regs[0]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(2),
      Q => \^core_control_regs[0]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_3_in,
      Q => \^core_control_regs[0]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_4_in,
      Q => \^core_control_regs[0]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_5_in,
      Q => \^core_control_regs[0]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_6_in,
      Q => \^core_control_regs[0]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_7_in,
      Q => \^core_control_regs[0]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_8_in,
      Q => \^core_control_regs[0]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_9_in,
      Q => \^core_control_regs[0]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(320),
      Q => \^core_control_regs[10]\(0),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(330),
      Q => \^core_control_regs[10]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(331),
      Q => \^core_control_regs[10]\(11),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(332),
      Q => \^core_control_regs[10]\(12),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(333),
      Q => \^core_control_regs[10]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(334),
      Q => \^core_control_regs[10]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(335),
      Q => \^core_control_regs[10]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(336),
      Q => \^core_control_regs[10]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(321),
      Q => \^core_control_regs[10]\(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(322),
      Q => \^core_control_regs[10]\(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(323),
      Q => \^core_control_regs[10]\(3),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(324),
      Q => \^core_control_regs[10]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(325),
      Q => \^core_control_regs[10]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(326),
      Q => \^core_control_regs[10]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(327),
      Q => \^core_control_regs[10]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(328),
      Q => \^core_control_regs[10]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(329),
      Q => \^core_control_regs[10]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(352),
      Q => \^core_control_regs[11]\(0),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(362),
      Q => \^core_control_regs[11]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(363),
      Q => \^core_control_regs[11]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(364),
      Q => \^core_control_regs[11]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(365),
      Q => \^core_control_regs[11]\(13),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(366),
      Q => \^core_control_regs[11]\(14),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(367),
      Q => \^core_control_regs[11]\(15),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(368),
      Q => \^core_control_regs[11]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(353),
      Q => \^core_control_regs[11]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(354),
      Q => \^core_control_regs[11]\(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(355),
      Q => \^core_control_regs[11]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(356),
      Q => \^core_control_regs[11]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(357),
      Q => \^core_control_regs[11]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(358),
      Q => \^core_control_regs[11]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(359),
      Q => \^core_control_regs[11]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(360),
      Q => \^core_control_regs[11]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(361),
      Q => \^core_control_regs[11]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(384),
      Q => \^core_control_regs[12]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(394),
      Q => \^core_control_regs[12]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(395),
      Q => \^core_control_regs[12]\(11),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(396),
      Q => \^core_control_regs[12]\(12),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(397),
      Q => \^core_control_regs[12]\(13),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(398),
      Q => \^core_control_regs[12]\(14),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(399),
      Q => \^core_control_regs[12]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(400),
      Q => \^core_control_regs[12]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(385),
      Q => \^core_control_regs[12]\(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(386),
      Q => \^core_control_regs[12]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(387),
      Q => \^core_control_regs[12]\(3),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(388),
      Q => \^core_control_regs[12]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(389),
      Q => \^core_control_regs[12]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(390),
      Q => \^core_control_regs[12]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(391),
      Q => \^core_control_regs[12]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(392),
      Q => \^core_control_regs[12]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(393),
      Q => \^core_control_regs[12]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(32),
      Q => \^core_control_regs[1]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(42),
      Q => \^core_control_regs[1]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(43),
      Q => \^core_control_regs[1]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(44),
      Q => \^core_control_regs[1]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(45),
      Q => \^core_control_regs[1]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(46),
      Q => \^core_control_regs[1]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(47),
      Q => \^core_control_regs[1]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(33),
      Q => \^core_control_regs[1]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(34),
      Q => \^core_control_regs[1]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(35),
      Q => \^core_control_regs[1]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(36),
      Q => \^core_control_regs[1]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(37),
      Q => \^core_control_regs[1]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(38),
      Q => \^core_control_regs[1]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(39),
      Q => \^core_control_regs[1]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(40),
      Q => \^core_control_regs[1]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(41),
      Q => \^core_control_regs[1]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(64),
      Q => \^core_control_regs[2]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(74),
      Q => \^core_control_regs[2]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(75),
      Q => \^core_control_regs[2]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(76),
      Q => \^core_control_regs[2]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(77),
      Q => \^core_control_regs[2]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(78),
      Q => \^core_control_regs[2]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(79),
      Q => \^core_control_regs[2]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(65),
      Q => \^core_control_regs[2]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(66),
      Q => \^core_control_regs[2]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(67),
      Q => \^core_control_regs[2]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(68),
      Q => \^core_control_regs[2]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(69),
      Q => \^core_control_regs[2]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(70),
      Q => \^core_control_regs[2]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(71),
      Q => \^core_control_regs[2]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(72),
      Q => \^core_control_regs[2]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(73),
      Q => \^core_control_regs[2]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(96),
      Q => \^core_control_regs[3]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(106),
      Q => \^core_control_regs[3]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(107),
      Q => \^core_control_regs[3]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(108),
      Q => \^core_control_regs[3]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(109),
      Q => \^core_control_regs[3]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(110),
      Q => \^core_control_regs[3]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(111),
      Q => \^core_control_regs[3]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(97),
      Q => \^core_control_regs[3]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(98),
      Q => \^core_control_regs[3]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(99),
      Q => \^core_control_regs[3]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(100),
      Q => \^core_control_regs[3]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(101),
      Q => \^core_control_regs[3]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(102),
      Q => \^core_control_regs[3]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(103),
      Q => \^core_control_regs[3]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(104),
      Q => \^core_control_regs[3]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(105),
      Q => \^core_control_regs[3]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(128),
      Q => \^core_control_regs[4]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(138),
      Q => \^core_control_regs[4]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(139),
      Q => \^core_control_regs[4]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(140),
      Q => \^core_control_regs[4]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(141),
      Q => \^core_control_regs[4]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(142),
      Q => \^core_control_regs[4]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(143),
      Q => \^core_control_regs[4]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(129),
      Q => \^core_control_regs[4]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(130),
      Q => \^core_control_regs[4]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(131),
      Q => \^core_control_regs[4]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(132),
      Q => \^core_control_regs[4]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(133),
      Q => \^core_control_regs[4]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(134),
      Q => \^core_control_regs[4]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(135),
      Q => \^core_control_regs[4]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(136),
      Q => \^core_control_regs[4]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(137),
      Q => \^core_control_regs[4]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(160),
      Q => \^core_control_regs[5]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(170),
      Q => \^core_control_regs[5]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(171),
      Q => \^core_control_regs[5]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(172),
      Q => \^core_control_regs[5]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(173),
      Q => \^core_control_regs[5]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(174),
      Q => \^core_control_regs[5]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(175),
      Q => \^core_control_regs[5]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(161),
      Q => \^core_control_regs[5]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(162),
      Q => \^core_control_regs[5]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(163),
      Q => \^core_control_regs[5]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(164),
      Q => \^core_control_regs[5]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(165),
      Q => \^core_control_regs[5]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(166),
      Q => \^core_control_regs[5]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(167),
      Q => \^core_control_regs[5]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(168),
      Q => \^core_control_regs[5]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(169),
      Q => \^core_control_regs[5]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(192),
      Q => \^core_control_regs[6]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(202),
      Q => \^core_control_regs[6]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(203),
      Q => \^core_control_regs[6]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(204),
      Q => \^core_control_regs[6]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(205),
      Q => \^core_control_regs[6]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(206),
      Q => \^core_control_regs[6]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(207),
      Q => \^core_control_regs[6]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_16_in,
      Q => \^core_control_regs[6]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(193),
      Q => \^core_control_regs[6]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(194),
      Q => \^core_control_regs[6]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(195),
      Q => \^core_control_regs[6]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(196),
      Q => \^core_control_regs[6]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(197),
      Q => \^core_control_regs[6]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(198),
      Q => \^core_control_regs[6]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(199),
      Q => \^core_control_regs[6]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(200),
      Q => \^core_control_regs[6]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(201),
      Q => \^core_control_regs[6]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(224),
      Q => \^core_control_regs[7]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(234),
      Q => \^core_control_regs[7]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(235),
      Q => \^core_control_regs[7]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(236),
      Q => \^core_control_regs[7]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(237),
      Q => \^core_control_regs[7]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(238),
      Q => \^core_control_regs[7]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(239),
      Q => \^core_control_regs[7]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(240),
      Q => \^core_control_regs[7]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(225),
      Q => \^core_control_regs[7]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(226),
      Q => \^core_control_regs[7]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(227),
      Q => \^core_control_regs[7]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(228),
      Q => \^core_control_regs[7]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(229),
      Q => \^core_control_regs[7]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(230),
      Q => \^core_control_regs[7]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(231),
      Q => \^core_control_regs[7]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(232),
      Q => \^core_control_regs[7]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(233),
      Q => \^core_control_regs[7]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(256),
      Q => \^core_control_regs[8]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(266),
      Q => \^core_control_regs[8]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(267),
      Q => \^core_control_regs[8]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(268),
      Q => \^core_control_regs[8]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(269),
      Q => \^core_control_regs[8]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(270),
      Q => \^core_control_regs[8]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(271),
      Q => \^core_control_regs[8]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(272),
      Q => \^core_control_regs[8]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(257),
      Q => \^core_control_regs[8]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(258),
      Q => \^core_control_regs[8]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(259),
      Q => \^core_control_regs[8]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(260),
      Q => \^core_control_regs[8]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(261),
      Q => \^core_control_regs[8]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(262),
      Q => \^core_control_regs[8]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(263),
      Q => \^core_control_regs[8]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(264),
      Q => \^core_control_regs[8]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(265),
      Q => \^core_control_regs[8]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(288),
      Q => \^core_control_regs[9]\(0),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(298),
      Q => \^core_control_regs[9]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(299),
      Q => \^core_control_regs[9]\(11),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(300),
      Q => \^core_control_regs[9]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(301),
      Q => \^core_control_regs[9]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(302),
      Q => \^core_control_regs[9]\(14),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(303),
      Q => \^core_control_regs[9]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(304),
      Q => \^core_control_regs[9]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(289),
      Q => \^core_control_regs[9]\(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(290),
      Q => \^core_control_regs[9]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(291),
      Q => \^core_control_regs[9]\(3),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(292),
      Q => \^core_control_regs[9]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(293),
      Q => \^core_control_regs[9]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(294),
      Q => \^core_control_regs[9]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(295),
      Q => \^core_control_regs[9]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(296),
      Q => \^core_control_regs[9]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => core_regs(297),
      Q => \^core_control_regs[9]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(0),
      Q => core_regs(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(10),
      Q => p_10_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(11),
      Q => p_11_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(12),
      Q => p_12_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(13),
      Q => p_13_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(14),
      Q => p_14_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(15),
      Q => p_15_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(1),
      Q => core_regs(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(2),
      Q => core_regs(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(3),
      Q => p_3_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(4),
      Q => p_4_in,
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(5),
      Q => p_5_in,
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(6),
      Q => p_6_in,
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(7),
      Q => p_7_in,
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(8),
      Q => p_8_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => p_1_out(15),
      D => \^ipif_data_out\(9),
      Q => p_9_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(0),
      Q => core_regs(320),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(10),
      Q => core_regs(330),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(11),
      Q => core_regs(331),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(12),
      Q => core_regs(332),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(13),
      Q => core_regs(333),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(14),
      Q => core_regs(334),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(15),
      Q => core_regs(335),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(16),
      Q => core_regs(336),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(17),
      Q => \^core_control_regs[10]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(1),
      Q => core_regs(321),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(2),
      Q => core_regs(322),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(3),
      Q => core_regs(323),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(4),
      Q => core_regs(324),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(5),
      Q => core_regs(325),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(6),
      Q => core_regs(326),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(7),
      Q => core_regs(327),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(8),
      Q => core_regs(328),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      D => \^ipif_data_out\(9),
      Q => core_regs(329),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(0),
      Q => core_regs(352),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(10),
      Q => core_regs(362),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(11),
      Q => core_regs(363),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(12),
      Q => core_regs(364),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(13),
      Q => core_regs(365),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(14),
      Q => core_regs(366),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(15),
      Q => core_regs(367),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(16),
      Q => core_regs(368),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(17),
      Q => \^core_control_regs[11]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(1),
      Q => core_regs(353),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(2),
      Q => core_regs(354),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(3),
      Q => core_regs(355),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(4),
      Q => core_regs(356),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(5),
      Q => core_regs(357),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(6),
      Q => core_regs(358),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(7),
      Q => core_regs(359),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(8),
      Q => core_regs(360),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      D => \^ipif_data_out\(9),
      Q => core_regs(361),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(0),
      Q => core_regs(384),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(10),
      Q => core_regs(394),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(11),
      Q => core_regs(395),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(12),
      Q => core_regs(396),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(13),
      Q => core_regs(397),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(14),
      Q => core_regs(398),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(15),
      Q => core_regs(399),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(16),
      Q => core_regs(400),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(17),
      Q => \^core_control_regs[12]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(1),
      Q => core_regs(385),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(2),
      Q => core_regs(386),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(3),
      Q => core_regs(387),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(4),
      Q => core_regs(388),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(5),
      Q => core_regs(389),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(6),
      Q => core_regs(390),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(7),
      Q => core_regs(391),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(8),
      Q => core_regs(392),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      D => \^ipif_data_out\(9),
      Q => core_regs(393),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(0),
      Q => core_regs(32),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(10),
      Q => core_regs(42),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(11),
      Q => core_regs(43),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(12),
      Q => core_regs(44),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(13),
      Q => core_regs(45),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(14),
      Q => core_regs(46),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(15),
      Q => core_regs(47),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(1),
      Q => core_regs(33),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(2),
      Q => core_regs(34),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(3),
      Q => core_regs(35),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(4),
      Q => core_regs(36),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(5),
      Q => core_regs(37),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(6),
      Q => core_regs(38),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(7),
      Q => core_regs(39),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(8),
      Q => core_regs(40),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      D => \^ipif_data_out\(9),
      Q => core_regs(41),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(0),
      Q => core_regs(64),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(10),
      Q => core_regs(74),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(11),
      Q => core_regs(75),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(12),
      Q => core_regs(76),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(13),
      Q => core_regs(77),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(14),
      Q => core_regs(78),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(15),
      Q => core_regs(79),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(1),
      Q => core_regs(65),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(2),
      Q => core_regs(66),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(3),
      Q => core_regs(67),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(4),
      Q => core_regs(68),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(5),
      Q => core_regs(69),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(6),
      Q => core_regs(70),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(7),
      Q => core_regs(71),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(8),
      Q => core_regs(72),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      D => \^ipif_data_out\(9),
      Q => core_regs(73),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(0),
      Q => core_regs(96),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(10),
      Q => core_regs(106),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(11),
      Q => core_regs(107),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(12),
      Q => core_regs(108),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(13),
      Q => core_regs(109),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(14),
      Q => core_regs(110),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(15),
      Q => core_regs(111),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(1),
      Q => core_regs(97),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(2),
      Q => core_regs(98),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(3),
      Q => core_regs(99),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(4),
      Q => core_regs(100),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(5),
      Q => core_regs(101),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(6),
      Q => core_regs(102),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(7),
      Q => core_regs(103),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(8),
      Q => core_regs(104),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      D => \^ipif_data_out\(9),
      Q => core_regs(105),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(0),
      Q => core_regs(128),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(10),
      Q => core_regs(138),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(11),
      Q => core_regs(139),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(12),
      Q => core_regs(140),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(13),
      Q => core_regs(141),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(14),
      Q => core_regs(142),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(15),
      Q => core_regs(143),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(1),
      Q => core_regs(129),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(2),
      Q => core_regs(130),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(3),
      Q => core_regs(131),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(4),
      Q => core_regs(132),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(5),
      Q => core_regs(133),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(6),
      Q => core_regs(134),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(7),
      Q => core_regs(135),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(8),
      Q => core_regs(136),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      D => \^ipif_data_out\(9),
      Q => core_regs(137),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(0),
      Q => core_regs(160),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(10),
      Q => core_regs(170),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(11),
      Q => core_regs(171),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(12),
      Q => core_regs(172),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(13),
      Q => core_regs(173),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(14),
      Q => core_regs(174),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(15),
      Q => core_regs(175),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(1),
      Q => core_regs(161),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(2),
      Q => core_regs(162),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(3),
      Q => core_regs(163),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(4),
      Q => core_regs(164),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(5),
      Q => core_regs(165),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(6),
      Q => core_regs(166),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(7),
      Q => core_regs(167),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(8),
      Q => core_regs(168),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      D => \^ipif_data_out\(9),
      Q => core_regs(169),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(0),
      Q => core_regs(192),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(10),
      Q => core_regs(202),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(11),
      Q => core_regs(203),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(12),
      Q => core_regs(204),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(13),
      Q => core_regs(205),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(14),
      Q => core_regs(206),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(15),
      Q => core_regs(207),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(16),
      Q => p_16_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(1),
      Q => core_regs(193),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(2),
      Q => core_regs(194),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(3),
      Q => core_regs(195),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(4),
      Q => core_regs(196),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(5),
      Q => core_regs(197),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(6),
      Q => core_regs(198),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(7),
      Q => core_regs(199),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(8),
      Q => core_regs(200),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      D => \^ipif_data_out\(9),
      Q => core_regs(201),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(0),
      Q => core_regs(224),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(10),
      Q => core_regs(234),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(11),
      Q => core_regs(235),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(12),
      Q => core_regs(236),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(13),
      Q => core_regs(237),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(14),
      Q => core_regs(238),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(15),
      Q => core_regs(239),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(16),
      Q => core_regs(240),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(1),
      Q => core_regs(225),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(2),
      Q => core_regs(226),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(3),
      Q => core_regs(227),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(4),
      Q => core_regs(228),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(5),
      Q => core_regs(229),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(6),
      Q => core_regs(230),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(7),
      Q => core_regs(231),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(8),
      Q => core_regs(232),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      D => \^ipif_data_out\(9),
      Q => core_regs(233),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(0),
      Q => core_regs(256),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(10),
      Q => core_regs(266),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(11),
      Q => core_regs(267),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(12),
      Q => core_regs(268),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(13),
      Q => core_regs(269),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(14),
      Q => core_regs(270),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(15),
      Q => core_regs(271),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(16),
      Q => core_regs(272),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(1),
      Q => core_regs(257),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(2),
      Q => core_regs(258),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(3),
      Q => core_regs(259),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(4),
      Q => core_regs(260),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(5),
      Q => core_regs(261),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(6),
      Q => core_regs(262),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(7),
      Q => core_regs(263),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(8),
      Q => core_regs(264),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      D => \^ipif_data_out\(9),
      Q => core_regs(265),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(0),
      Q => core_regs(288),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(10),
      Q => core_regs(298),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(11),
      Q => core_regs(299),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(12),
      Q => core_regs(300),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(13),
      Q => core_regs(301),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(14),
      Q => core_regs(302),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(15),
      Q => core_regs(303),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(16),
      Q => core_regs(304),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(17),
      Q => \^core_control_regs[9]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(1),
      Q => core_regs(289),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(2),
      Q => core_regs(290),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(3),
      Q => core_regs(291),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(4),
      Q => core_regs(292),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(5),
      Q => core_regs(293),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(6),
      Q => core_regs(294),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(7),
      Q => core_regs(295),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(8),
      Q => core_regs(296),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      D => \^ipif_data_out\(9),
      Q => core_regs(297),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \^genr_control_regs[0]\(1),
      I2 => reg_update,
      O => \genr_control_regs2_int[0]\(5)
    );
\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_0_in,
      Q => \^genr_control_regs[0]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_1_in,
      Q => \^genr_control_regs[0]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_2_in,
      Q => \^genr_control_regs[0]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(0),
      Q => \^genr_control_regs[0]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(1),
      Q => \^genr_control_regs[0]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(2),
      Q => p_0_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(30),
      Q => \^genr_control_regs[0]\(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(31),
      Q => \^genr_control_regs[0]\(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(3),
      Q => p_1_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(4),
      Q => \^genr_control_regs[0]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(5),
      Q => p_2_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_46\,
      Q => \^genr_control_regs[1]\(0),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0\,
      Q => \^genr_control_regs[1]\(16),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45\,
      Q => \^genr_control_regs[1]\(1),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44\,
      Q => \^genr_control_regs[1]\(2),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43\,
      Q => \^genr_control_regs[1]\(3),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_50\,
      Q => \^genr_control_regs[2]\(0),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_49\,
      Q => \^genr_control_regs[2]\(1),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_48\,
      Q => \^genr_control_regs[2]\(2),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_47\,
      Q => \^genr_control_regs[2]\(3),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(16),
      D => \^ipif_data_out\(0),
      Q => \^genr_control_regs[3]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(16),
      D => \^ipif_data_out\(16),
      Q => \^genr_control_regs[3]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(16),
      D => \^ipif_data_out\(1),
      Q => \^genr_control_regs[3]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(16),
      D => \^ipif_data_out\(2),
      Q => \^genr_control_regs[3]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(16),
      D => \^ipif_data_out\(3),
      Q => \^genr_control_regs[3]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_Error_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_38\,
      Q => ipif_Error,
      S => \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdAck_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => ipif_RdAck0,
      Q => ipif_RdAck,
      R => \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_132\,
      Q => ipif_RdData(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_122\,
      Q => ipif_RdData(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_121\,
      Q => ipif_RdData(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_120\,
      Q => ipif_RdData(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_119\,
      Q => ipif_RdData(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_118\,
      Q => ipif_RdData(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_117\,
      Q => ipif_RdData(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_116\,
      Q => ipif_RdData(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_115\,
      Q => ipif_RdData(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_114\,
      Q => ipif_RdData(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_113\,
      Q => ipif_RdData(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_131\,
      Q => ipif_RdData(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_112\,
      Q => ipif_RdData(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_111\,
      Q => ipif_RdData(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_110\,
      Q => ipif_RdData(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_109\,
      Q => ipif_RdData(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_108\,
      Q => ipif_RdData(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_107\,
      Q => ipif_RdData(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_106\,
      Q => ipif_RdData(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_105\,
      Q => ipif_RdData(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_104\,
      Q => ipif_RdData(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_103\,
      Q => ipif_RdData(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_130\,
      Q => ipif_RdData(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_102\,
      Q => ipif_RdData(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101\,
      Q => ipif_RdData(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_129\,
      Q => ipif_RdData(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_128\,
      Q => ipif_RdData(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_127\,
      Q => ipif_RdData(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_126\,
      Q => ipif_RdData(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_125\,
      Q => ipif_RdData(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_124\,
      Q => ipif_RdData(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_123\,
      Q => ipif_RdData(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_WrAck_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => ipif_WrAck0,
      Q => ipif_WrAck,
      R => \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_proc_Req_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Req(0),
      Q => ipif_proc_Req_d1(0),
      R => '0'
    );
\AXI4_LITE_INTERFACE.ipif_proc_Req_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Req(1),
      Q => ipif_proc_Req_d1(1),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(0),
      Q => proc_sync1(0),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(10),
      Q => proc_sync1(10),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(11),
      Q => proc_sync1(11),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(12),
      Q => proc_sync1(12),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(13),
      Q => proc_sync1(13),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(14),
      Q => proc_sync1(14),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(15),
      Q => proc_sync1(15),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(16),
      Q => proc_sync1(16),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(17),
      Q => proc_sync1(17),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(18),
      Q => proc_sync1(18),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(19),
      Q => proc_sync1(19),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(1),
      Q => proc_sync1(1),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(20),
      Q => proc_sync1(20),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(21),
      Q => proc_sync1(21),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(22),
      Q => proc_sync1(22),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(23),
      Q => proc_sync1(23),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(24),
      Q => proc_sync1(24),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(25),
      Q => proc_sync1(25),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(26),
      Q => proc_sync1(26),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(27),
      Q => proc_sync1(27),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(28),
      Q => proc_sync1(28),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(29),
      Q => proc_sync1(29),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(2),
      Q => proc_sync1(2),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(30),
      Q => proc_sync1(30),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(31),
      Q => proc_sync1(31),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(0),
      Q => proc_sync1(32),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(1),
      Q => proc_sync1(33),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(2),
      Q => proc_sync1(34),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(3),
      Q => proc_sync1(35),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(4),
      Q => proc_sync1(36),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(5),
      Q => proc_sync1(37),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(6),
      Q => proc_sync1(38),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(7),
      Q => proc_sync1(39),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(3),
      Q => proc_sync1(3),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(8),
      Q => proc_sync1(40),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Req_d1(0),
      Q => proc_sync1(41),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Req_d1(1),
      Q => proc_sync1(42),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_RNW,
      Q => proc_sync1(43),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aresetn,
      Q => proc_sync1(44),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(4),
      Q => proc_sync1(4),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(5),
      Q => proc_sync1(5),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(6),
      Q => proc_sync1(6),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(7),
      Q => proc_sync1(7),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(8),
      Q => proc_sync1(8),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(9),
      Q => proc_sync1(9),
      R => '0'
    );
\AXI4_LITE_INTERFACE.read_ack_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => proc_sync2(32),
      Q => read_ack_d1,
      R => \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => read_ack_d1,
      Q => read_ack_d2,
      R => \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => read_ack,
      Q => \read_ack_d__0\(0),
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \read_ack_d__0\(0),
      Q => \read_ack_d__0\(1),
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \read_ack_d__0\(1),
      Q => \read_ack_d__0\(2),
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \read_ack_d__0\(2),
      Q => read_ack_d(3),
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => read_ack0,
      Q => read_ack,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.soft_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => soft_resetn0,
      Q => \^resetn_out\,
      R => '0'
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(256),
      Q => \time_control_regs[0]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(266),
      Q => \time_control_regs[0]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(267),
      Q => \time_control_regs[0]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(268),
      Q => \time_control_regs[0]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(269),
      Q => \time_control_regs[0]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(270),
      Q => \time_control_regs[0]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(271),
      Q => \time_control_regs[0]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(272),
      Q => \time_control_regs[0]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_17_in,
      Q => \time_control_regs[0]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_18_in,
      Q => \time_control_regs[0]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_19_in,
      Q => \time_control_regs[0]\(19),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(257),
      Q => \time_control_regs[0]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_20_in,
      Q => \time_control_regs[0]\(20),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_21_in,
      Q => \time_control_regs[0]\(21),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_22_in,
      Q => \time_control_regs[0]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_23_in,
      Q => \time_control_regs[0]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_24_in,
      Q => \time_control_regs[0]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_25_in,
      Q => \time_control_regs[0]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_26_in,
      Q => \time_control_regs[0]\(26),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_27_in,
      Q => \time_control_regs[0]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_28_in,
      Q => \time_control_regs[0]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_29_in,
      Q => \time_control_regs[0]\(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(258),
      Q => \time_control_regs[0]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_30_in,
      Q => \time_control_regs[0]\(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_31_in,
      Q => \time_control_regs[0]\(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(259),
      Q => \time_control_regs[0]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(260),
      Q => \time_control_regs[0]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(261),
      Q => \time_control_regs[0]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(262),
      Q => \time_control_regs[0]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(263),
      Q => \time_control_regs[0]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(264),
      Q => \time_control_regs[0]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => genr_regs(265),
      Q => \time_control_regs[0]\(9),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_5_out(0),
      Q => \^time_control_regs[1]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_5_out(1),
      Q => \^time_control_regs[1]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs2_int[0]\(5),
      D => p_5_out(2),
      Q => \^time_control_regs[1]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(0),
      Q => genr_regs(256),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(10),
      Q => genr_regs(266),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(11),
      Q => genr_regs(267),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(12),
      Q => genr_regs(268),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(13),
      Q => genr_regs(269),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(14),
      Q => genr_regs(270),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(15),
      Q => genr_regs(271),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(16),
      Q => genr_regs(272),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(17),
      Q => p_17_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(18),
      Q => p_18_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(19),
      Q => p_19_in,
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(1),
      Q => genr_regs(257),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(20),
      Q => p_20_in,
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(21),
      Q => p_21_in,
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(22),
      Q => p_22_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(23),
      Q => p_23_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(24),
      Q => p_24_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(25),
      Q => p_25_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(26),
      Q => p_26_in,
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(27),
      Q => p_27_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(28),
      Q => p_28_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(29),
      Q => p_29_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(2),
      Q => genr_regs(258),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(30),
      Q => p_30_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(31),
      Q => p_31_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(3),
      Q => genr_regs(259),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(4),
      Q => genr_regs(260),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(5),
      Q => genr_regs(261),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(6),
      Q => genr_regs(262),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(7),
      Q => genr_regs(263),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(8),
      Q => genr_regs(264),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[0]\,
      D => \^ipif_data_out\(9),
      Q => genr_regs(265),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166\,
      Q => p_5_out(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167\,
      Q => p_5_out(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168\,
      Q => p_5_out(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => proc_sync2(33),
      Q => write_ack_d1,
      R => \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => write_ack_d1,
      Q => write_ack_d2,
      R => \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_e1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vid_aresetn,
      O => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_e1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => write_ack_e10,
      Q => write_ack_e1,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_e2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => write_ack_e1,
      Q => write_ack_e2,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => write_ack_e1,
      I1 => write_ack_e2,
      O => write_ack0
    );
\AXI4_LITE_INTERFACE.write_ack_int_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => write_ack_e2,
      I1 => write_ack_e1,
      I2 => write_ack,
      O => write_ack_int0
    );
\AXI4_LITE_INTERFACE.write_ack_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => write_ack_int0,
      Q => write_ack_int,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => write_ack0,
      Q => write_ack,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEAA"
    )
        port map (
      I0 => intr_err(0),
      I1 => vid_aclk_en,
      I2 => intr_err_set_d(0),
      I3 => \genr_status_regs[2]\(0),
      I4 => \GEN_HAS_IRQ.intr_err[0]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_err[0]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^genr_control_regs[2]\(0),
      I1 => intr_err_clr_d(0),
      I2 => vid_aclk_en,
      I3 => \^resetn_out\,
      O => \GEN_HAS_IRQ.intr_err[0]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_err[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(10),
      I1 => intr_err_set_d(10),
      I2 => vid_aclk_en,
      I3 => intr_err(10),
      O => \GEN_HAS_IRQ.intr_err[10]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(11),
      I1 => intr_err_set_d(11),
      I2 => vid_aclk_en,
      I3 => intr_err(11),
      O => \GEN_HAS_IRQ.intr_err[11]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(12),
      I1 => intr_err_set_d(12),
      I2 => vid_aclk_en,
      I3 => intr_err(12),
      O => \GEN_HAS_IRQ.intr_err[12]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(13),
      I1 => intr_err_set_d(13),
      I2 => vid_aclk_en,
      I3 => intr_err(13),
      O => \GEN_HAS_IRQ.intr_err[13]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(14),
      I1 => intr_err_set_d(14),
      I2 => vid_aclk_en,
      I3 => intr_err(14),
      O => \GEN_HAS_IRQ.intr_err[14]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(15),
      I1 => intr_err_set_d(15),
      I2 => vid_aclk_en,
      I3 => intr_err(15),
      O => \GEN_HAS_IRQ.intr_err[15]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(16),
      I1 => intr_err_set_d(16),
      I2 => vid_aclk_en,
      I3 => intr_err(16),
      O => \GEN_HAS_IRQ.intr_err[16]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(17),
      I1 => intr_err_set_d(17),
      I2 => vid_aclk_en,
      I3 => intr_err(17),
      O => \GEN_HAS_IRQ.intr_err[17]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(18),
      I1 => intr_err_set_d(18),
      I2 => vid_aclk_en,
      I3 => intr_err(18),
      O => \GEN_HAS_IRQ.intr_err[18]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(19),
      I1 => intr_err_set_d(19),
      I2 => vid_aclk_en,
      I3 => intr_err(19),
      O => \GEN_HAS_IRQ.intr_err[19]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00AE00AA00"
    )
        port map (
      I0 => intr_err(1),
      I1 => \genr_status_regs[2]\(1),
      I2 => intr_err_set_d(1),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => intr_err0248_out,
      O => \GEN_HAS_IRQ.intr_err[1]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^genr_control_regs[2]\(1),
      I1 => intr_err_clr_d(1),
      O => intr_err0248_out
    );
\GEN_HAS_IRQ.intr_err[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(20),
      I1 => intr_err_set_d(20),
      I2 => vid_aclk_en,
      I3 => intr_err(20),
      O => \GEN_HAS_IRQ.intr_err[20]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(21),
      I1 => intr_err_set_d(21),
      I2 => vid_aclk_en,
      I3 => intr_err(21),
      O => \GEN_HAS_IRQ.intr_err[21]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(22),
      I1 => intr_err_set_d(22),
      I2 => vid_aclk_en,
      I3 => intr_err(22),
      O => \GEN_HAS_IRQ.intr_err[22]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(23),
      I1 => intr_err_set_d(23),
      I2 => vid_aclk_en,
      I3 => intr_err(23),
      O => \GEN_HAS_IRQ.intr_err[23]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(24),
      I1 => intr_err_set_d(24),
      I2 => vid_aclk_en,
      I3 => intr_err(24),
      O => \GEN_HAS_IRQ.intr_err[24]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(25),
      I1 => intr_err_set_d(25),
      I2 => vid_aclk_en,
      I3 => intr_err(25),
      O => \GEN_HAS_IRQ.intr_err[25]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(26),
      I1 => intr_err_set_d(26),
      I2 => vid_aclk_en,
      I3 => intr_err(26),
      O => \GEN_HAS_IRQ.intr_err[26]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(27),
      I1 => intr_err_set_d(27),
      I2 => vid_aclk_en,
      I3 => intr_err(27),
      O => \GEN_HAS_IRQ.intr_err[27]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(28),
      I1 => intr_err_set_d(28),
      I2 => vid_aclk_en,
      I3 => intr_err(28),
      O => \GEN_HAS_IRQ.intr_err[28]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(29),
      I1 => intr_err_set_d(29),
      I2 => vid_aclk_en,
      I3 => intr_err(29),
      O => \GEN_HAS_IRQ.intr_err[29]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00AE00AA00"
    )
        port map (
      I0 => intr_err(2),
      I1 => \genr_status_regs[2]\(2),
      I2 => intr_err_set_d(2),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => intr_err0251_out,
      O => \GEN_HAS_IRQ.intr_err[2]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^genr_control_regs[2]\(2),
      I1 => intr_err_clr_d(2),
      O => intr_err0251_out
    );
\GEN_HAS_IRQ.intr_err[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(30),
      I1 => intr_err_set_d(30),
      I2 => vid_aclk_en,
      I3 => intr_err(30),
      O => \GEN_HAS_IRQ.intr_err[30]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(31),
      I1 => intr_err_set_d(31),
      I2 => vid_aclk_en,
      I3 => intr_err(31),
      O => \GEN_HAS_IRQ.intr_err[31]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00AE00AA00"
    )
        port map (
      I0 => intr_err(3),
      I1 => \genr_status_regs[2]\(3),
      I2 => intr_err_set_d(3),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => intr_err0254_out,
      O => \GEN_HAS_IRQ.intr_err[3]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^genr_control_regs[2]\(3),
      I1 => intr_err_clr_d(3),
      O => intr_err0254_out
    );
\GEN_HAS_IRQ.intr_err[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(4),
      I1 => intr_err_set_d(4),
      I2 => vid_aclk_en,
      I3 => intr_err(4),
      O => \GEN_HAS_IRQ.intr_err[4]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(5),
      I1 => intr_err_set_d(5),
      I2 => vid_aclk_en,
      I3 => intr_err(5),
      O => \GEN_HAS_IRQ.intr_err[5]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(6),
      I1 => intr_err_set_d(6),
      I2 => vid_aclk_en,
      I3 => intr_err(6),
      O => \GEN_HAS_IRQ.intr_err[6]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(7),
      I1 => intr_err_set_d(7),
      I2 => vid_aclk_en,
      I3 => intr_err(7),
      O => \GEN_HAS_IRQ.intr_err[7]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(8),
      I1 => intr_err_set_d(8),
      I2 => vid_aclk_en,
      I3 => intr_err(8),
      O => \GEN_HAS_IRQ.intr_err[8]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[2]\(9),
      I1 => intr_err_set_d(9),
      I2 => vid_aclk_en,
      I3 => intr_err(9),
      O => \GEN_HAS_IRQ.intr_err[9]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[2]\(0),
      Q => intr_err_clr_d(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[2]\(1),
      Q => intr_err_clr_d(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[2]\(2),
      Q => intr_err_clr_d(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[2]\(3),
      Q => intr_err_clr_d(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[0]_i_1_n_0\,
      Q => intr_err(0),
      R => '0'
    );
\GEN_HAS_IRQ.intr_err_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[10]_i_1_n_0\,
      Q => intr_err(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[11]_i_1_n_0\,
      Q => intr_err(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[12]_i_1_n_0\,
      Q => intr_err(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[13]_i_1_n_0\,
      Q => intr_err(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[14]_i_1_n_0\,
      Q => intr_err(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[15]_i_1_n_0\,
      Q => intr_err(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[16]_i_1_n_0\,
      Q => intr_err(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[17]_i_1_n_0\,
      Q => intr_err(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[18]_i_1_n_0\,
      Q => intr_err(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[19]_i_1_n_0\,
      Q => intr_err(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[1]_i_1_n_0\,
      Q => intr_err(1),
      R => '0'
    );
\GEN_HAS_IRQ.intr_err_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[20]_i_1_n_0\,
      Q => intr_err(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[21]_i_1_n_0\,
      Q => intr_err(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[22]_i_1_n_0\,
      Q => intr_err(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[23]_i_1_n_0\,
      Q => intr_err(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[24]_i_1_n_0\,
      Q => intr_err(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[25]_i_1_n_0\,
      Q => intr_err(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[26]_i_1_n_0\,
      Q => intr_err(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[27]_i_1_n_0\,
      Q => intr_err(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[28]_i_1_n_0\,
      Q => intr_err(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[29]_i_1_n_0\,
      Q => intr_err(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[2]_i_1_n_0\,
      Q => intr_err(2),
      R => '0'
    );
\GEN_HAS_IRQ.intr_err_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[30]_i_1_n_0\,
      Q => intr_err(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[31]_i_1_n_0\,
      Q => intr_err(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[3]_i_1_n_0\,
      Q => intr_err(3),
      R => '0'
    );
\GEN_HAS_IRQ.intr_err_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[4]_i_1_n_0\,
      Q => intr_err(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[5]_i_1_n_0\,
      Q => intr_err(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[6]_i_1_n_0\,
      Q => intr_err(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[7]_i_1_n_0\,
      Q => intr_err(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[8]_i_1_n_0\,
      Q => intr_err(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[9]_i_1_n_0\,
      Q => intr_err(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(0),
      Q => intr_err_set_d(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(10),
      Q => intr_err_set_d(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(11),
      Q => intr_err_set_d(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(12),
      Q => intr_err_set_d(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(13),
      Q => intr_err_set_d(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(14),
      Q => intr_err_set_d(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(15),
      Q => intr_err_set_d(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(16),
      Q => intr_err_set_d(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(17),
      Q => intr_err_set_d(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(18),
      Q => intr_err_set_d(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(19),
      Q => intr_err_set_d(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(1),
      Q => intr_err_set_d(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(20),
      Q => intr_err_set_d(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(21),
      Q => intr_err_set_d(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(22),
      Q => intr_err_set_d(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(23),
      Q => intr_err_set_d(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(24),
      Q => intr_err_set_d(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(25),
      Q => intr_err_set_d(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(26),
      Q => intr_err_set_d(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(27),
      Q => intr_err_set_d(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(28),
      Q => intr_err_set_d(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(29),
      Q => intr_err_set_d(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(2),
      Q => intr_err_set_d(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(30),
      Q => intr_err_set_d(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(31),
      Q => intr_err_set_d(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(3),
      Q => intr_err_set_d(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(4),
      Q => intr_err_set_d(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(5),
      Q => intr_err_set_d(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(6),
      Q => intr_err_set_d(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(7),
      Q => intr_err_set_d(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(8),
      Q => intr_err_set_d(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(9),
      Q => intr_err_set_d(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEAA"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(0),
      I1 => vid_aclk_en,
      I2 => intr_stat_set_d(0),
      I3 => \genr_status_regs[1]\(0),
      I4 => \GEN_HAS_IRQ.intr_stat[0]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[0]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^genr_control_regs[1]\(0),
      I1 => intr_stat_clr_d(0),
      I2 => vid_aclk_en,
      I3 => \^resetn_out\,
      O => \GEN_HAS_IRQ.intr_stat[0]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(10),
      I1 => intr_stat_set_d(10),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(10),
      O => \GEN_HAS_IRQ.intr_stat[10]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(11),
      I1 => intr_stat_set_d(11),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(11),
      O => \GEN_HAS_IRQ.intr_stat[11]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(12),
      I1 => intr_stat_set_d(12),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(12),
      O => \GEN_HAS_IRQ.intr_stat[12]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(13),
      I1 => intr_stat_set_d(13),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(13),
      O => \GEN_HAS_IRQ.intr_stat[13]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(14),
      I1 => intr_stat_set_d(14),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(14),
      O => \GEN_HAS_IRQ.intr_stat[14]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(15),
      I1 => intr_stat_set_d(15),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(15),
      O => \GEN_HAS_IRQ.intr_stat[15]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00AE00AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(16),
      I1 => \genr_status_regs[1]\(16),
      I2 => intr_stat_set_d(16),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => intr_stat0388_out,
      O => \GEN_HAS_IRQ.intr_stat[16]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^genr_control_regs[1]\(16),
      I1 => intr_stat_clr_d(16),
      O => intr_stat0388_out
    );
\GEN_HAS_IRQ.intr_stat[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(17),
      I1 => intr_stat_set_d(17),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(17),
      O => \GEN_HAS_IRQ.intr_stat[17]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(18),
      I1 => intr_stat_set_d(18),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(18),
      O => \GEN_HAS_IRQ.intr_stat[18]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(19),
      I1 => intr_stat_set_d(19),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(19),
      O => \GEN_HAS_IRQ.intr_stat[19]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00AE00AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(1),
      I1 => \genr_status_regs[1]\(1),
      I2 => intr_stat_set_d(1),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => intr_stat0343_out,
      O => \GEN_HAS_IRQ.intr_stat[1]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^genr_control_regs[1]\(1),
      I1 => intr_stat_clr_d(1),
      O => intr_stat0343_out
    );
\GEN_HAS_IRQ.intr_stat[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(20),
      I1 => intr_stat_set_d(20),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(20),
      O => \GEN_HAS_IRQ.intr_stat[20]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(21),
      I1 => intr_stat_set_d(21),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(21),
      O => \GEN_HAS_IRQ.intr_stat[21]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(22),
      I1 => intr_stat_set_d(22),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(22),
      O => \GEN_HAS_IRQ.intr_stat[22]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(23),
      I1 => intr_stat_set_d(23),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(23),
      O => \GEN_HAS_IRQ.intr_stat[23]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(24),
      I1 => intr_stat_set_d(24),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(24),
      O => \GEN_HAS_IRQ.intr_stat[24]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(25),
      I1 => intr_stat_set_d(25),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(25),
      O => \GEN_HAS_IRQ.intr_stat[25]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(26),
      I1 => intr_stat_set_d(26),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(26),
      O => \GEN_HAS_IRQ.intr_stat[26]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(27),
      I1 => intr_stat_set_d(27),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(27),
      O => \GEN_HAS_IRQ.intr_stat[27]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(28),
      I1 => intr_stat_set_d(28),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(28),
      O => \GEN_HAS_IRQ.intr_stat[28]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(29),
      I1 => intr_stat_set_d(29),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(29),
      O => \GEN_HAS_IRQ.intr_stat[29]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00AE00AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(2),
      I1 => \genr_status_regs[1]\(2),
      I2 => intr_stat_set_d(2),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => intr_stat0346_out,
      O => \GEN_HAS_IRQ.intr_stat[2]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^genr_control_regs[1]\(2),
      I1 => intr_stat_clr_d(2),
      O => intr_stat0346_out
    );
\GEN_HAS_IRQ.intr_stat[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(30),
      I1 => intr_stat_set_d(30),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(30),
      O => \GEN_HAS_IRQ.intr_stat[30]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00AE00AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(3),
      I1 => \genr_status_regs[1]\(3),
      I2 => intr_stat_set_d(3),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => intr_stat0349_out,
      O => \GEN_HAS_IRQ.intr_stat[3]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^genr_control_regs[1]\(3),
      I1 => intr_stat_clr_d(3),
      O => intr_stat0349_out
    );
\GEN_HAS_IRQ.intr_stat[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(4),
      I1 => intr_stat_set_d(4),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(4),
      O => \GEN_HAS_IRQ.intr_stat[4]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(5),
      I1 => intr_stat_set_d(5),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(5),
      O => \GEN_HAS_IRQ.intr_stat[5]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(6),
      I1 => intr_stat_set_d(6),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(6),
      O => \GEN_HAS_IRQ.intr_stat[6]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(7),
      I1 => intr_stat_set_d(7),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(7),
      O => \GEN_HAS_IRQ.intr_stat[7]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(8),
      I1 => intr_stat_set_d(8),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(8),
      O => \GEN_HAS_IRQ.intr_stat[8]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \genr_status_regs[1]\(9),
      I1 => intr_stat_set_d(9),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(9),
      O => \GEN_HAS_IRQ.intr_stat[9]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(0),
      Q => intr_stat_clr_d(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(16),
      Q => intr_stat_clr_d(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(1),
      Q => intr_stat_clr_d(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(2),
      Q => intr_stat_clr_d(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(3),
      Q => intr_stat_clr_d(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[0]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(0),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[10]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[11]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[12]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[13]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[14]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[15]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[16]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(16),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[17]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[18]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[19]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[1]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(1),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[20]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[21]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[22]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[23]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[24]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[25]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[26]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[27]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[28]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[29]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[2]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(2),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[30]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[3]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(3),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[4]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[5]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[6]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[7]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[8]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[9]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(0),
      Q => intr_stat_set_d(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(10),
      Q => intr_stat_set_d(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(11),
      Q => intr_stat_set_d(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(12),
      Q => intr_stat_set_d(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(13),
      Q => intr_stat_set_d(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(14),
      Q => intr_stat_set_d(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(15),
      Q => intr_stat_set_d(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(16),
      Q => intr_stat_set_d(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(17),
      Q => intr_stat_set_d(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(18),
      Q => intr_stat_set_d(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(19),
      Q => intr_stat_set_d(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(1),
      Q => intr_stat_set_d(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(20),
      Q => intr_stat_set_d(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(21),
      Q => intr_stat_set_d(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(22),
      Q => intr_stat_set_d(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(23),
      Q => intr_stat_set_d(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(24),
      Q => intr_stat_set_d(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(25),
      Q => intr_stat_set_d(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(26),
      Q => intr_stat_set_d(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(27),
      Q => intr_stat_set_d(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(28),
      Q => intr_stat_set_d(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(29),
      Q => intr_stat_set_d(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(2),
      Q => intr_stat_set_d(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(30),
      Q => intr_stat_set_d(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(3),
      Q => intr_stat_set_d(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(4),
      Q => intr_stat_set_d(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(5),
      Q => intr_stat_set_d(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(6),
      Q => intr_stat_set_d(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(7),
      Q => intr_stat_set_d(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(8),
      Q => intr_stat_set_d(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(9),
      Q => intr_stat_set_d(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.irq_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^resetn_out\,
      O => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.irq_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \^genr_control_regs[3]\(16),
      I1 => \genr_status_regs_int_reg[1]\(16),
      I2 => \GEN_HAS_IRQ.irq_i_3_n_0\,
      I3 => \GEN_HAS_IRQ.irq_i_4_n_0\,
      O => \GEN_HAS_IRQ.irq_i_2_n_0\
    );
\GEN_HAS_IRQ.irq_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^genr_control_regs[3]\(0),
      I1 => \genr_status_regs_int_reg[1]\(0),
      I2 => \^genr_control_regs[3]\(1),
      I3 => \genr_status_regs_int_reg[1]\(1),
      O => \GEN_HAS_IRQ.irq_i_3_n_0\
    );
\GEN_HAS_IRQ.irq_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^genr_control_regs[3]\(2),
      I1 => \genr_status_regs_int_reg[1]\(2),
      I2 => \^genr_control_regs[3]\(3),
      I3 => \genr_status_regs_int_reg[1]\(3),
      O => \GEN_HAS_IRQ.irq_i_4_n_0\
    );
\GEN_HAS_IRQ.irq_reg\: unisim.vcomponents.FDRE
     port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \GEN_HAS_IRQ.irq_i_2_n_0\,
      Q => irq,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
ipif_rnw_out_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ack_int,
      O => ipif_rnw_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2ycrcb_core is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    da : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \core_control_regs[10]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \core_control_regs[12]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \core_control_regs[7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \core_control_regs[11]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \core_control_regs[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \core_control_regs[9]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \core_control_regs[6]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    resetn_out : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[2]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[4]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[5]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2ycrcb_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2ycrcb_core is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_aRG_bBG_G_n_0 : STD_LOGIC;
  signal add_aRG_bBG_G_n_10 : STD_LOGIC;
  signal add_aRG_bBG_G_n_11 : STD_LOGIC;
  signal add_aRG_bBG_G_n_12 : STD_LOGIC;
  signal add_aRG_bBG_G_n_13 : STD_LOGIC;
  signal add_aRG_bBG_G_n_14 : STD_LOGIC;
  signal add_aRG_bBG_G_n_15 : STD_LOGIC;
  signal add_aRG_bBG_G_n_16 : STD_LOGIC;
  signal add_aRG_bBG_G_n_17 : STD_LOGIC;
  signal bg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal by : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \clip.max_Cb_n_0\ : STD_LOGIC;
  signal \clip.max_Cb_n_1\ : STD_LOGIC;
  signal \clip.max_Cb_n_10\ : STD_LOGIC;
  signal \clip.max_Cb_n_11\ : STD_LOGIC;
  signal \clip.max_Cb_n_12\ : STD_LOGIC;
  signal \clip.max_Cb_n_13\ : STD_LOGIC;
  signal \clip.max_Cb_n_14\ : STD_LOGIC;
  signal \clip.max_Cb_n_15\ : STD_LOGIC;
  signal \clip.max_Cb_n_16\ : STD_LOGIC;
  signal \clip.max_Cb_n_17\ : STD_LOGIC;
  signal \clip.max_Cb_n_2\ : STD_LOGIC;
  signal \clip.max_Cb_n_3\ : STD_LOGIC;
  signal \clip.max_Cb_n_4\ : STD_LOGIC;
  signal \clip.max_Cb_n_5\ : STD_LOGIC;
  signal \clip.max_Cb_n_6\ : STD_LOGIC;
  signal \clip.max_Cb_n_7\ : STD_LOGIC;
  signal \clip.max_Cb_n_8\ : STD_LOGIC;
  signal \clip.max_Cb_n_9\ : STD_LOGIC;
  signal \clip.max_Cr_n_0\ : STD_LOGIC;
  signal \clip.max_Cr_n_1\ : STD_LOGIC;
  signal \clip.max_Cr_n_10\ : STD_LOGIC;
  signal \clip.max_Cr_n_11\ : STD_LOGIC;
  signal \clip.max_Cr_n_12\ : STD_LOGIC;
  signal \clip.max_Cr_n_13\ : STD_LOGIC;
  signal \clip.max_Cr_n_14\ : STD_LOGIC;
  signal \clip.max_Cr_n_15\ : STD_LOGIC;
  signal \clip.max_Cr_n_16\ : STD_LOGIC;
  signal \clip.max_Cr_n_17\ : STD_LOGIC;
  signal \clip.max_Cr_n_2\ : STD_LOGIC;
  signal \clip.max_Cr_n_3\ : STD_LOGIC;
  signal \clip.max_Cr_n_4\ : STD_LOGIC;
  signal \clip.max_Cr_n_5\ : STD_LOGIC;
  signal \clip.max_Cr_n_6\ : STD_LOGIC;
  signal \clip.max_Cr_n_7\ : STD_LOGIC;
  signal \clip.max_Cr_n_8\ : STD_LOGIC;
  signal \clip.max_Cr_n_9\ : STD_LOGIC;
  signal \clip.max_Y_n_0\ : STD_LOGIC;
  signal \clip.max_Y_n_1\ : STD_LOGIC;
  signal \clip.max_Y_n_10\ : STD_LOGIC;
  signal \clip.max_Y_n_11\ : STD_LOGIC;
  signal \clip.max_Y_n_12\ : STD_LOGIC;
  signal \clip.max_Y_n_13\ : STD_LOGIC;
  signal \clip.max_Y_n_14\ : STD_LOGIC;
  signal \clip.max_Y_n_15\ : STD_LOGIC;
  signal \clip.max_Y_n_16\ : STD_LOGIC;
  signal \clip.max_Y_n_17\ : STD_LOGIC;
  signal \clip.max_Y_n_2\ : STD_LOGIC;
  signal \clip.max_Y_n_3\ : STD_LOGIC;
  signal \clip.max_Y_n_4\ : STD_LOGIC;
  signal \clip.max_Y_n_5\ : STD_LOGIC;
  signal \clip.max_Y_n_6\ : STD_LOGIC;
  signal \clip.max_Y_n_7\ : STD_LOGIC;
  signal \clip.max_Y_n_8\ : STD_LOGIC;
  signal \clip.max_Y_n_9\ : STD_LOGIC;
  signal del_B_n_0 : STD_LOGIC;
  signal del_B_n_1 : STD_LOGIC;
  signal del_B_n_2 : STD_LOGIC;
  signal del_B_n_3 : STD_LOGIC;
  signal del_B_n_4 : STD_LOGIC;
  signal del_B_n_5 : STD_LOGIC;
  signal del_B_n_6 : STD_LOGIC;
  signal del_B_n_7 : STD_LOGIC;
  signal del_B_n_8 : STD_LOGIC;
  signal del_R_n_0 : STD_LOGIC;
  signal del_R_n_1 : STD_LOGIC;
  signal del_R_n_2 : STD_LOGIC;
  signal del_R_n_3 : STD_LOGIC;
  signal del_R_n_4 : STD_LOGIC;
  signal del_R_n_5 : STD_LOGIC;
  signal del_R_n_6 : STD_LOGIC;
  signal del_R_n_7 : STD_LOGIC;
  signal del_R_n_8 : STD_LOGIC;
  signal del_Y_n_0 : STD_LOGIC;
  signal del_Y_n_1 : STD_LOGIC;
  signal del_Y_n_10 : STD_LOGIC;
  signal del_Y_n_11 : STD_LOGIC;
  signal del_Y_n_12 : STD_LOGIC;
  signal del_Y_n_13 : STD_LOGIC;
  signal del_Y_n_14 : STD_LOGIC;
  signal del_Y_n_15 : STD_LOGIC;
  signal del_Y_n_16 : STD_LOGIC;
  signal del_Y_n_17 : STD_LOGIC;
  signal del_Y_n_18 : STD_LOGIC;
  signal del_Y_n_19 : STD_LOGIC;
  signal del_Y_n_2 : STD_LOGIC;
  signal del_Y_n_3 : STD_LOGIC;
  signal del_Y_n_4 : STD_LOGIC;
  signal del_Y_n_5 : STD_LOGIC;
  signal del_Y_n_6 : STD_LOGIC;
  signal del_Y_n_7 : STD_LOGIC;
  signal del_Y_n_8 : STD_LOGIC;
  signal del_Y_n_9 : STD_LOGIC;
  signal rg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rgm : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal ry : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \use_fabric.adder/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \v4_mac23.mac_cBY_n_10\ : STD_LOGIC;
  signal \v4_mac23.mac_cBY_n_11\ : STD_LOGIC;
  signal \v4_mac23.mac_cBY_n_2\ : STD_LOGIC;
  signal \v4_mac23.mac_cBY_n_3\ : STD_LOGIC;
  signal \v4_mac23.mac_cBY_n_4\ : STD_LOGIC;
  signal \v4_mac23.mac_cBY_n_5\ : STD_LOGIC;
  signal \v4_mac23.mac_cBY_n_6\ : STD_LOGIC;
  signal \v4_mac23.mac_cBY_n_7\ : STD_LOGIC;
  signal \v4_mac23.mac_cBY_n_8\ : STD_LOGIC;
  signal \v4_mac23.mac_cBY_n_9\ : STD_LOGIC;
  signal \v4_mac23.mac_cRY_n_10\ : STD_LOGIC;
  signal \v4_mac23.mac_cRY_n_11\ : STD_LOGIC;
  signal \v4_mac23.mac_cRY_n_2\ : STD_LOGIC;
  signal \v4_mac23.mac_cRY_n_3\ : STD_LOGIC;
  signal \v4_mac23.mac_cRY_n_4\ : STD_LOGIC;
  signal \v4_mac23.mac_cRY_n_5\ : STD_LOGIC;
  signal \v4_mac23.mac_cRY_n_6\ : STD_LOGIC;
  signal \v4_mac23.mac_cRY_n_7\ : STD_LOGIC;
  signal \v4_mac23.mac_cRY_n_8\ : STD_LOGIC;
  signal \v4_mac23.mac_cRY_n_9\ : STD_LOGIC;
  signal y_int : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal y_int_round : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal y_inta_raw : STD_LOGIC_VECTOR ( 24 downto 16 );
  signal y_intb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_v4_mac1.mult_aCr_p_UNCONNECTED\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \NLW_v4_mac23.mac_cBY_p_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal \NLW_v4_mac23.mac_cRY_p_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  attribute CREG : integer;
  attribute CREG of \v4_mac1.mult_aCr\ : label is 0;
  attribute HAS_C : integer;
  attribute HAS_C of \v4_mac1.mult_aCr\ : label is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of \v4_mac1.mult_aCr\ : label is 9;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of \v4_mac1.mult_aCr\ : label is 17;
  attribute OWIDTH : integer;
  attribute OWIDTH of \v4_mac1.mult_aCr\ : label is 26;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of \v4_mac1.mult_aCr\ : label is 0;
  attribute USE_DSP : string;
  attribute USE_DSP of \v4_mac1.mult_aCr\ : label is "yes";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \v4_mac1.mult_aCr\ : label is "yes";
  attribute mult_style : string;
  attribute mult_style of \v4_mac1.mult_aCr\ : label is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of \v4_mac1.mult_aCr\ : label is "yes";
  attribute CREG of \v4_mac23.mac_cBY\ : label is 0;
  attribute HAS_C of \v4_mac23.mac_cBY\ : label is 1;
  attribute IWIDTHA of \v4_mac23.mac_cBY\ : label is 11;
  attribute IWIDTHB of \v4_mac23.mac_cBY\ : label is 17;
  attribute OWIDTH of \v4_mac23.mac_cBY\ : label is 12;
  attribute ROUND_MODE of \v4_mac23.mac_cBY\ : label is 0;
  attribute USE_DSP of \v4_mac23.mac_cBY\ : label is "yes";
  attribute downgradeipidentifiedwarnings of \v4_mac23.mac_cBY\ : label is "yes";
  attribute mult_style of \v4_mac23.mac_cBY\ : label is "pipe_block";
  attribute register_balancing of \v4_mac23.mac_cBY\ : label is "yes";
  attribute CREG of \v4_mac23.mac_cRY\ : label is 0;
  attribute HAS_C of \v4_mac23.mac_cRY\ : label is 1;
  attribute IWIDTHA of \v4_mac23.mac_cRY\ : label is 11;
  attribute IWIDTHB of \v4_mac23.mac_cRY\ : label is 17;
  attribute OWIDTH of \v4_mac23.mac_cRY\ : label is 12;
  attribute ROUND_MODE of \v4_mac23.mac_cRY\ : label is 0;
  attribute USE_DSP of \v4_mac23.mac_cRY\ : label is "yes";
  attribute downgradeipidentifiedwarnings of \v4_mac23.mac_cRY\ : label is "yes";
  attribute mult_style of \v4_mac23.mac_cRY\ : label is "pipe_block";
  attribute register_balancing of \v4_mac23.mac_cRY\ : label is "yes";
begin
  SR(0) <= \^sr\(0);
add_aRG_bBG_G: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized0\
     port map (
      CO(0) => del_B_n_8,
      D(2) => add_aRG_bBG_G_n_10,
      D(1) => add_aRG_bBG_G_n_11,
      D(0) => add_aRG_bBG_G_n_12,
      DI(0) => add_aRG_bBG_G_n_17,
      E(0) => E(0),
      S(0) => add_aRG_bBG_G_n_0,
      a(8 downto 0) => y_inta_raw(24 downto 16),
      aclk => aclk,
      \core_control_regs[6]\(0) => \core_control_regs[6]\(8),
      \needs_delay.shift_register_reg[1][0]\ => add_aRG_bBG_G_n_16,
      \needs_delay.shift_register_reg[1][10]\(0) => del_R_n_8,
      \needs_delay.shift_register_reg[5][7]\(2) => add_aRG_bBG_G_n_13,
      \needs_delay.shift_register_reg[5][7]\(1) => add_aRG_bBG_G_n_14,
      \needs_delay.shift_register_reg[5][7]\(0) => add_aRG_bBG_G_n_15,
      \^s\(8 downto 0) => y_int(8 downto 0),
      sclr => \^sr\(0),
      y_intb(7 downto 0) => y_intb(7 downto 0)
    );
\clamp.min_Cb\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat
     port map (
      DI(3) => \clip.max_Cb_n_14\,
      DI(2) => \clip.max_Cb_n_15\,
      DI(1) => \clip.max_Cb_n_16\,
      DI(0) => \clip.max_Cb_n_17\,
      E(0) => E(0),
      Q(8) => \clip.max_Cb_n_1\,
      Q(7) => \clip.max_Cb_n_2\,
      Q(6) => \clip.max_Cb_n_3\,
      Q(5) => \clip.max_Cb_n_4\,
      Q(4) => \clip.max_Cb_n_5\,
      Q(3) => \clip.max_Cb_n_6\,
      Q(2) => \clip.max_Cb_n_7\,
      Q(1) => \clip.max_Cb_n_8\,
      Q(0) => \clip.max_Cb_n_9\,
      S(3) => \clip.max_Cb_n_10\,
      S(2) => \clip.max_Cb_n_11\,
      S(1) => \clip.max_Cb_n_12\,
      S(0) => \clip.max_Cb_n_13\,
      aclk => aclk,
      \core_control_regs[3]\(7 downto 0) => \core_control_regs[3]\(7 downto 0),
      da(7 downto 0) => da(15 downto 8),
      \needs_delay.shift_register_reg[1][7]\(0) => \clip.max_Cb_n_0\,
      sclr => \^sr\(0)
    );
\clamp.min_Cr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat_0
     port map (
      DI(3) => \clip.max_Cr_n_14\,
      DI(2) => \clip.max_Cr_n_15\,
      DI(1) => \clip.max_Cr_n_16\,
      DI(0) => \clip.max_Cr_n_17\,
      E(0) => E(0),
      Q(8) => \clip.max_Cr_n_1\,
      Q(7) => \clip.max_Cr_n_2\,
      Q(6) => \clip.max_Cr_n_3\,
      Q(5) => \clip.max_Cr_n_4\,
      Q(4) => \clip.max_Cr_n_5\,
      Q(3) => \clip.max_Cr_n_6\,
      Q(2) => \clip.max_Cr_n_7\,
      Q(1) => \clip.max_Cr_n_8\,
      Q(0) => \clip.max_Cr_n_9\,
      S(3) => \clip.max_Cr_n_10\,
      S(2) => \clip.max_Cr_n_11\,
      S(1) => \clip.max_Cr_n_12\,
      S(0) => \clip.max_Cr_n_13\,
      aclk => aclk,
      \core_control_regs[5]\(7 downto 0) => \core_control_regs[5]\(7 downto 0),
      da(7 downto 0) => da(23 downto 16),
      \needs_delay.shift_register_reg[1][7]\(0) => \clip.max_Cr_n_0\,
      sclr => \^sr\(0)
    );
\clamp.min_Y\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_sat_1
     port map (
      DI(3) => \clip.max_Y_n_14\,
      DI(2) => \clip.max_Y_n_15\,
      DI(1) => \clip.max_Y_n_16\,
      DI(0) => \clip.max_Y_n_17\,
      E(0) => E(0),
      Q(8) => \clip.max_Y_n_1\,
      Q(7) => \clip.max_Y_n_2\,
      Q(6) => \clip.max_Y_n_3\,
      Q(5) => \clip.max_Y_n_4\,
      Q(4) => \clip.max_Y_n_5\,
      Q(3) => \clip.max_Y_n_6\,
      Q(2) => \clip.max_Y_n_7\,
      Q(1) => \clip.max_Y_n_8\,
      Q(0) => \clip.max_Y_n_9\,
      S(3) => \clip.max_Y_n_10\,
      S(2) => \clip.max_Y_n_11\,
      S(1) => \clip.max_Y_n_12\,
      S(0) => \clip.max_Y_n_13\,
      aclk => aclk,
      \core_control_regs[1]\(7 downto 0) => \core_control_regs[1]\(7 downto 0),
      da(7 downto 0) => da(7 downto 0),
      \needs_delay.shift_register_reg[1][7]\(0) => \clip.max_Y_n_0\,
      sclr => \^sr\(0)
    );
\clip.max_Cb\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat
     port map (
      DI(3) => \clip.max_Cb_n_14\,
      DI(2) => \clip.max_Cb_n_15\,
      DI(1) => \clip.max_Cb_n_16\,
      DI(0) => \clip.max_Cb_n_17\,
      E(0) => E(0),
      Q(8) => \clip.max_Cb_n_1\,
      Q(7) => \clip.max_Cb_n_2\,
      Q(6) => \clip.max_Cb_n_3\,
      Q(5) => \clip.max_Cb_n_4\,
      Q(4) => \clip.max_Cb_n_5\,
      Q(3) => \clip.max_Cb_n_6\,
      Q(2) => \clip.max_Cb_n_7\,
      Q(1) => \clip.max_Cb_n_8\,
      Q(0) => \clip.max_Cb_n_9\,
      S(3) => \clip.max_Cb_n_10\,
      S(2) => \clip.max_Cb_n_11\,
      S(1) => \clip.max_Cb_n_12\,
      S(0) => \clip.max_Cb_n_13\,
      aclk => aclk,
      \core_control_regs[2]\(7 downto 0) => \core_control_regs[2]\(7 downto 0),
      \core_control_regs[3]\(7 downto 0) => \core_control_regs[3]\(7 downto 0),
      \needs_delay.shift_register_reg[1][8]\(0) => \clip.max_Cb_n_0\,
      p(9) => \v4_mac23.mac_cBY_n_2\,
      p(8) => \v4_mac23.mac_cBY_n_3\,
      p(7) => \v4_mac23.mac_cBY_n_4\,
      p(6) => \v4_mac23.mac_cBY_n_5\,
      p(5) => \v4_mac23.mac_cBY_n_6\,
      p(4) => \v4_mac23.mac_cBY_n_7\,
      p(3) => \v4_mac23.mac_cBY_n_8\,
      p(2) => \v4_mac23.mac_cBY_n_9\,
      p(1) => \v4_mac23.mac_cBY_n_10\,
      p(0) => \v4_mac23.mac_cBY_n_11\,
      sclr => \^sr\(0)
    );
\clip.max_Cr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat_2
     port map (
      DI(3) => \clip.max_Cr_n_14\,
      DI(2) => \clip.max_Cr_n_15\,
      DI(1) => \clip.max_Cr_n_16\,
      DI(0) => \clip.max_Cr_n_17\,
      E(0) => E(0),
      Q(8) => \clip.max_Cr_n_1\,
      Q(7) => \clip.max_Cr_n_2\,
      Q(6) => \clip.max_Cr_n_3\,
      Q(5) => \clip.max_Cr_n_4\,
      Q(4) => \clip.max_Cr_n_5\,
      Q(3) => \clip.max_Cr_n_6\,
      Q(2) => \clip.max_Cr_n_7\,
      Q(1) => \clip.max_Cr_n_8\,
      Q(0) => \clip.max_Cr_n_9\,
      S(3) => \clip.max_Cr_n_10\,
      S(2) => \clip.max_Cr_n_11\,
      S(1) => \clip.max_Cr_n_12\,
      S(0) => \clip.max_Cr_n_13\,
      aclk => aclk,
      \core_control_regs[4]\(7 downto 0) => \core_control_regs[4]\(7 downto 0),
      \core_control_regs[5]\(7 downto 0) => \core_control_regs[5]\(7 downto 0),
      \needs_delay.shift_register_reg[1][8]\(0) => \clip.max_Cr_n_0\,
      p(9) => \v4_mac23.mac_cRY_n_2\,
      p(8) => \v4_mac23.mac_cRY_n_3\,
      p(7) => \v4_mac23.mac_cRY_n_4\,
      p(6) => \v4_mac23.mac_cRY_n_5\,
      p(5) => \v4_mac23.mac_cRY_n_6\,
      p(4) => \v4_mac23.mac_cRY_n_7\,
      p(3) => \v4_mac23.mac_cRY_n_8\,
      p(2) => \v4_mac23.mac_cRY_n_9\,
      p(1) => \v4_mac23.mac_cRY_n_10\,
      p(0) => \v4_mac23.mac_cRY_n_11\,
      sclr => \^sr\(0)
    );
\clip.max_Y\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_sat_3
     port map (
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\(3) => \clip.max_Y_n_10\,
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\(2) => \clip.max_Y_n_11\,
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\(1) => \clip.max_Y_n_12\,
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\(0) => \clip.max_Y_n_13\,
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\(3) => \clip.max_Y_n_14\,
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\(2) => \clip.max_Y_n_15\,
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\(1) => \clip.max_Y_n_16\,
      \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]_0\(0) => \clip.max_Y_n_17\,
      DI(3) => del_Y_n_16,
      DI(2) => del_Y_n_17,
      DI(1) => del_Y_n_18,
      DI(0) => del_Y_n_19,
      E(0) => E(0),
      Q(8) => \clip.max_Y_n_1\,
      Q(7) => \clip.max_Y_n_2\,
      Q(6) => \clip.max_Y_n_3\,
      Q(5) => \clip.max_Y_n_4\,
      Q(4) => \clip.max_Y_n_5\,
      Q(3) => \clip.max_Y_n_6\,
      Q(2) => \clip.max_Y_n_7\,
      Q(1) => \clip.max_Y_n_8\,
      Q(0) => \clip.max_Y_n_9\,
      S(3) => del_Y_n_12,
      S(2) => del_Y_n_13,
      S(1) => del_Y_n_14,
      S(0) => del_Y_n_15,
      aclk => aclk,
      \core_control_regs[0]\(7 downto 0) => \core_control_regs[0]\(7 downto 0),
      \core_control_regs[1]\(7 downto 0) => \core_control_regs[1]\(7 downto 0),
      \needs_delay.shift_register_reg[1][0]\ => del_Y_n_9,
      \needs_delay.shift_register_reg[1][1]\ => del_Y_n_8,
      \needs_delay.shift_register_reg[1][2]\ => del_Y_n_7,
      \needs_delay.shift_register_reg[1][3]\ => del_Y_n_6,
      \needs_delay.shift_register_reg[1][4]\ => del_Y_n_5,
      \needs_delay.shift_register_reg[1][5]\ => del_Y_n_4,
      \needs_delay.shift_register_reg[1][6]\ => del_Y_n_3,
      \needs_delay.shift_register_reg[1][7]\ => del_Y_n_2,
      \needs_delay.shift_register_reg[1][8]\(0) => \clip.max_Y_n_0\,
      \needs_delay.shift_register_reg[1][8]_0\ => del_Y_n_1,
      \needs_delay.shift_register_reg[1][9]\(0) => del_Y_n_10,
      \needs_delay.shift_register_reg[1][9]_0\(0) => del_Y_n_11,
      \needs_delay.shift_register_reg[1][9]_1\ => del_Y_n_0,
      sclr => \^sr\(0)
    );
del_B: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized0\
     port map (
      CO(0) => del_B_n_8,
      D(7) => del_B_n_0,
      D(6) => del_B_n_1,
      D(5) => del_B_n_2,
      D(4) => del_B_n_3,
      D(3) => del_B_n_4,
      D(2) => del_B_n_5,
      D(1) => del_B_n_6,
      D(0) => del_B_n_7,
      E(0) => E(0),
      Q(7 downto 0) => Q(15 downto 8),
      aclk => aclk,
      \needs_delay.shift_register_reg[1][3]\ => add_aRG_bBG_G_n_16,
      s(6 downto 0) => y_int(7 downto 1)
    );
del_G: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      aclk => aclk,
      y_intb(7 downto 0) => y_intb(7 downto 0)
    );
del_R: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized0_4\
     port map (
      D(7) => del_R_n_0,
      D(6) => del_R_n_1,
      D(5) => del_R_n_2,
      D(4) => del_R_n_3,
      D(3) => del_R_n_4,
      D(2) => del_R_n_5,
      D(1) => del_R_n_6,
      D(0) => del_R_n_7,
      E(0) => E(0),
      Q(7 downto 0) => Q(23 downto 16),
      aclk => aclk,
      \needs_delay.shift_register_reg[1][3]\ => add_aRG_bBG_G_n_16,
      \needs_delay.shift_register_reg[5][7]_0\(0) => del_R_n_8,
      s(6 downto 0) => y_int(7 downto 1)
    );
del_Y: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized1\
     port map (
      DI(3) => del_Y_n_16,
      DI(2) => del_Y_n_17,
      DI(1) => del_Y_n_18,
      DI(0) => del_Y_n_19,
      E(0) => E(0),
      S(3) => del_Y_n_12,
      S(2) => del_Y_n_13,
      S(1) => del_Y_n_14,
      S(0) => del_Y_n_15,
      aclk => aclk,
      \core_control_regs[0]\(7 downto 0) => \core_control_regs[0]\(7 downto 0),
      \needs_delay.shift_register_reg[3][0]_0\ => del_Y_n_9,
      \needs_delay.shift_register_reg[3][1]_0\ => del_Y_n_8,
      \needs_delay.shift_register_reg[3][2]_0\ => del_Y_n_7,
      \needs_delay.shift_register_reg[3][3]_0\ => del_Y_n_6,
      \needs_delay.shift_register_reg[3][4]_0\ => del_Y_n_5,
      \needs_delay.shift_register_reg[3][5]_0\ => del_Y_n_4,
      \needs_delay.shift_register_reg[3][6]_0\ => del_Y_n_3,
      \needs_delay.shift_register_reg[3][7]_0\ => del_Y_n_2,
      \needs_delay.shift_register_reg[3][8]_0\ => del_Y_n_1,
      \needs_delay.shift_register_reg[3][8]_1\(0) => del_Y_n_10,
      \needs_delay.shift_register_reg[3][8]_2\(0) => del_Y_n_11,
      \needs_delay.shift_register_reg[3][9]_0\ => del_Y_n_0,
      \^s\(9 downto 0) => y_int_round(9 downto 0)
    );
mult_aRG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult
     port map (
      E(0) => E(0),
      aclk => aclk,
      c(25 downto 0) => rgm(25 downto 0),
      \core_control_regs[9]\(16 downto 0) => \core_control_regs[9]\(16 downto 0),
      s(8 downto 0) => rg(8 downto 0),
      sclr => \^sr\(0)
    );
sub_BG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr
     port map (
      E(0) => E(0),
      Q(14 downto 0) => Q(15 downto 1),
      aclk => aclk,
      p_0_in(0) => \use_fabric.adder/p_0_in\(0),
      s(8 downto 0) => bg(8 downto 0),
      sclr => \^sr\(0)
    );
sub_BY: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized1\
     port map (
      D(10) => add_aRG_bBG_G_n_10,
      D(9) => add_aRG_bBG_G_n_11,
      D(8) => add_aRG_bBG_G_n_12,
      D(7) => del_B_n_0,
      D(6) => del_B_n_1,
      D(5) => del_B_n_2,
      D(4) => del_B_n_3,
      D(3) => del_B_n_4,
      D(2) => del_B_n_5,
      D(1) => del_B_n_6,
      D(0) => del_B_n_7,
      E(0) => E(0),
      aclk => aclk,
      \out\(10 downto 0) => by(10 downto 0),
      sclr => \^sr\(0)
    );
sub_RG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr_5
     port map (
      E(0) => E(0),
      Q(15 downto 8) => Q(23 downto 16),
      Q(7 downto 0) => Q(7 downto 0),
      aclk => aclk,
      p_0_in(0) => \use_fabric.adder/p_0_in\(0),
      s(8 downto 0) => rg(8 downto 0),
      sclr => \^sr\(0)
    );
sub_RY: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radd_sub_sclr__parameterized1_6\
     port map (
      D(10) => add_aRG_bBG_G_n_13,
      D(9) => add_aRG_bBG_G_n_14,
      D(8) => add_aRG_bBG_G_n_15,
      D(7) => del_R_n_0,
      D(6) => del_R_n_1,
      D(5) => del_R_n_2,
      D(4) => del_R_n_3,
      D(3) => del_R_n_4,
      D(2) => del_R_n_5,
      D(1) => del_R_n_6,
      D(0) => del_R_n_7,
      E(0) => E(0),
      aclk => aclk,
      \out\(10 downto 0) => ry(10 downto 0),
      resetn_out => resetn_out,
      sclr => \^sr\(0)
    );
\v4_mac1.mult_aCr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac
     port map (
      a(8 downto 0) => bg(8 downto 0),
      b(16 downto 0) => \core_control_regs[10]\(16 downto 0),
      c(25 downto 0) => rgm(25 downto 0),
      ce => E(0),
      clk => aclk,
      p(25) => \NLW_v4_mac1.mult_aCr_p_UNCONNECTED\(25),
      p(24 downto 16) => y_inta_raw(24 downto 16),
      p(15 downto 0) => \NLW_v4_mac1.mult_aCr_p_UNCONNECTED\(15 downto 0),
      sclr => \^sr\(0)
    );
\v4_mac23.mac_cBY\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0__1\
     port map (
      a(10 downto 0) => by(10 downto 0),
      b(16 downto 0) => \core_control_regs[12]\(16 downto 0),
      c(11) => \core_control_regs[7]\(8),
      c(10) => \core_control_regs[7]\(8),
      c(9) => \core_control_regs[7]\(8),
      c(8 downto 0) => \core_control_regs[7]\(8 downto 0),
      ce => E(0),
      clk => aclk,
      p(11 downto 10) => \NLW_v4_mac23.mac_cBY_p_UNCONNECTED\(11 downto 10),
      p(9) => \v4_mac23.mac_cBY_n_2\,
      p(8) => \v4_mac23.mac_cBY_n_3\,
      p(7) => \v4_mac23.mac_cBY_n_4\,
      p(6) => \v4_mac23.mac_cBY_n_5\,
      p(5) => \v4_mac23.mac_cBY_n_6\,
      p(4) => \v4_mac23.mac_cBY_n_7\,
      p(3) => \v4_mac23.mac_cBY_n_8\,
      p(2) => \v4_mac23.mac_cBY_n_9\,
      p(1) => \v4_mac23.mac_cBY_n_10\,
      p(0) => \v4_mac23.mac_cBY_n_11\,
      sclr => \^sr\(0)
    );
\v4_mac23.mac_cRY\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mac__parameterized0\
     port map (
      a(10 downto 0) => ry(10 downto 0),
      b(16 downto 0) => \core_control_regs[11]\(16 downto 0),
      c(11) => \core_control_regs[8]\(8),
      c(10) => \core_control_regs[8]\(8),
      c(9) => \core_control_regs[8]\(8),
      c(8 downto 0) => \core_control_regs[8]\(8 downto 0),
      ce => E(0),
      clk => aclk,
      p(11 downto 10) => \NLW_v4_mac23.mac_cRY_p_UNCONNECTED\(11 downto 10),
      p(9) => \v4_mac23.mac_cRY_n_2\,
      p(8) => \v4_mac23.mac_cRY_n_3\,
      p(7) => \v4_mac23.mac_cRY_n_4\,
      p(6) => \v4_mac23.mac_cRY_n_5\,
      p(5) => \v4_mac23.mac_cRY_n_6\,
      p(4) => \v4_mac23.mac_cRY_n_7\,
      p(3) => \v4_mac23.mac_cRY_n_8\,
      p(2) => \v4_mac23.mac_cRY_n_9\,
      p(1) => \v4_mac23.mac_cRY_n_10\,
      p(0) => \v4_mac23.mac_cRY_n_11\,
      sclr => \^sr\(0)
    );
\y_needs_round.round_Y\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_round
     port map (
      DI(0) => add_aRG_bBG_G_n_17,
      E(0) => E(0),
      S(0) => add_aRG_bBG_G_n_0,
      aclk => aclk,
      \core_control_regs[6]\(8 downto 0) => \core_control_regs[6]\(8 downto 0),
      \needs_delay.shift_register_reg[1][10]\(8 downto 0) => y_int(8 downto 0),
      \^s\(9 downto 0) => y_int_round(9 downto 0),
      sclr => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2ycrcb_top is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_tready : out STD_LOGIC;
    eol_late_i_reg : out STD_LOGIC;
    sof_early_i_reg : out STD_LOGIC;
    sof_late_i_reg : out STD_LOGIC;
    intc_if : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    reg_update : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    \core_control_regs[10]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    aclk : in STD_LOGIC;
    \core_control_regs[12]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \core_control_regs[7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \core_control_regs[11]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \core_control_regs[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \core_control_regs[9]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclken : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    \core_control_regs[6]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[2]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[4]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[5]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    da : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axis_video_tvalid : in STD_LOGIC;
    core_d_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2ycrcb_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2ycrcb_top is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \UOSD_AXIS_SYNC_FIFO/wen\ : STD_LOGIC;
  signal axi_control_n_12 : STD_LOGIC;
  signal axi_control_n_13 : STD_LOGIC;
  signal axi_in_fifo_n_1 : STD_LOGIC;
  signal axi_in_fifo_n_10 : STD_LOGIC;
  signal axi_in_fifo_n_11 : STD_LOGIC;
  signal axi_in_fifo_n_12 : STD_LOGIC;
  signal axi_in_fifo_n_13 : STD_LOGIC;
  signal axi_in_fifo_n_14 : STD_LOGIC;
  signal axi_in_fifo_n_15 : STD_LOGIC;
  signal axi_in_fifo_n_16 : STD_LOGIC;
  signal axi_in_fifo_n_17 : STD_LOGIC;
  signal axi_in_fifo_n_18 : STD_LOGIC;
  signal axi_in_fifo_n_19 : STD_LOGIC;
  signal axi_in_fifo_n_20 : STD_LOGIC;
  signal axi_in_fifo_n_21 : STD_LOGIC;
  signal axi_in_fifo_n_22 : STD_LOGIC;
  signal axi_in_fifo_n_23 : STD_LOGIC;
  signal axi_in_fifo_n_24 : STD_LOGIC;
  signal axi_in_fifo_n_25 : STD_LOGIC;
  signal axi_in_fifo_n_26 : STD_LOGIC;
  signal axi_in_fifo_n_27 : STD_LOGIC;
  signal axi_in_fifo_n_28 : STD_LOGIC;
  signal axi_in_fifo_n_5 : STD_LOGIC;
  signal axi_in_fifo_n_6 : STD_LOGIC;
  signal axi_in_fifo_n_7 : STD_LOGIC;
  signal axi_in_fifo_n_8 : STD_LOGIC;
  signal axi_in_fifo_n_9 : STD_LOGIC;
  signal axi_out_fifo_n_0 : STD_LOGIC;
  signal axi_out_fifo_n_1 : STD_LOGIC;
  signal \^eol_late_i_reg\ : STD_LOGIC;
  signal fifo_wr_i : STD_LOGIC;
  signal intcore_n_1 : STD_LOGIC;
  signal intcore_n_10 : STD_LOGIC;
  signal intcore_n_11 : STD_LOGIC;
  signal intcore_n_12 : STD_LOGIC;
  signal intcore_n_13 : STD_LOGIC;
  signal intcore_n_14 : STD_LOGIC;
  signal intcore_n_15 : STD_LOGIC;
  signal intcore_n_16 : STD_LOGIC;
  signal intcore_n_17 : STD_LOGIC;
  signal intcore_n_18 : STD_LOGIC;
  signal intcore_n_19 : STD_LOGIC;
  signal intcore_n_2 : STD_LOGIC;
  signal intcore_n_20 : STD_LOGIC;
  signal intcore_n_21 : STD_LOGIC;
  signal intcore_n_22 : STD_LOGIC;
  signal intcore_n_23 : STD_LOGIC;
  signal intcore_n_24 : STD_LOGIC;
  signal intcore_n_3 : STD_LOGIC;
  signal intcore_n_4 : STD_LOGIC;
  signal intcore_n_5 : STD_LOGIC;
  signal intcore_n_6 : STD_LOGIC;
  signal intcore_n_7 : STD_LOGIC;
  signal intcore_n_8 : STD_LOGIC;
  signal intcore_n_9 : STD_LOGIC;
  signal master_en : STD_LOGIC;
  signal out_fifo_eol : STD_LOGIC;
  signal out_fifo_sof : STD_LOGIC;
  signal sclr : STD_LOGIC;
  signal vid_data_in_r : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal vid_eol_in : STD_LOGIC;
  signal vid_sof_in : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  eol_late_i_reg <= \^eol_late_i_reg\;
axi_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi4s_control
     port map (
      E(0) => \^e\(0),
      \GenerateDoutWriteFirstB.t_qb_reg[25]\ => axi_out_fifo_n_0,
      SR(0) => sclr,
      aclk => aclk,
      aclken => aclken,
      aclken_0 => axi_control_n_12,
      \col_cnt_reg[3]_0\ => axi_out_fifo_n_1,
      \col_cnt_reg[3]_1\ => axi_in_fifo_n_1,
      core_d_out => core_d_out,
      da(1) => out_fifo_sof,
      da(0) => out_fifo_eol,
      eol_late_i_reg_0 => \^eol_late_i_reg\,
      fifo_rd_i_reg_0 => axi_control_n_13,
      fifo_wr_i => fifo_wr_i,
      \genr_control_regs[0]\(1) => \genr_control_regs[0]\(2),
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      intc_if(4 downto 0) => intc_if(4 downto 0),
      master_en => master_en,
      resetn_out => resetn_out,
      sof_early_i_reg_0 => sof_early_i_reg,
      sof_late_i_reg_0 => sof_late_i_reg,
      t_qb(1) => vid_sof_in,
      t_qb(0) => vid_eol_in,
      \time_control_regs[0]\(25 downto 0) => \time_control_regs[0]\(25 downto 0),
      wen => \UOSD_AXIS_SYNC_FIFO/wen\
    );
axi_in_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_input_buffer
     port map (
      Q(25) => vid_sof_in,
      Q(24) => vid_eol_in,
      Q(23) => axi_in_fifo_n_5,
      Q(22) => axi_in_fifo_n_6,
      Q(21) => axi_in_fifo_n_7,
      Q(20) => axi_in_fifo_n_8,
      Q(19) => axi_in_fifo_n_9,
      Q(18) => axi_in_fifo_n_10,
      Q(17) => axi_in_fifo_n_11,
      Q(16) => axi_in_fifo_n_12,
      Q(15) => axi_in_fifo_n_13,
      Q(14) => axi_in_fifo_n_14,
      Q(13) => axi_in_fifo_n_15,
      Q(12) => axi_in_fifo_n_16,
      Q(11) => axi_in_fifo_n_17,
      Q(10) => axi_in_fifo_n_18,
      Q(9) => axi_in_fifo_n_19,
      Q(8) => axi_in_fifo_n_20,
      Q(7) => axi_in_fifo_n_21,
      Q(6) => axi_in_fifo_n_22,
      Q(5) => axi_in_fifo_n_23,
      Q(4) => axi_in_fifo_n_24,
      Q(3) => axi_in_fifo_n_25,
      Q(2) => axi_in_fifo_n_26,
      Q(1) => axi_in_fifo_n_27,
      Q(0) => axi_in_fifo_n_28,
      SR(0) => sclr,
      aclk => aclk,
      aclken => aclken,
      da(25 downto 0) => da(25 downto 0),
      depth_match_reg => axi_control_n_13,
      empty_match_reg => axi_in_fifo_n_1,
      \genr_control_regs[0]\(1 downto 0) => \genr_control_regs[0]\(1 downto 0),
      master_en => master_en,
      reg_update => reg_update,
      resetn_out => resetn_out,
      s_axis_video_tready => s_axis_video_tready,
      s_axis_video_tvalid => s_axis_video_tvalid
    );
axi_out_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_output_buffer
     port map (
      O22(25 downto 0) => O22(25 downto 0),
      SR(0) => sclr,
      aclk => aclk,
      aclken => aclken,
      core_d_out => core_d_out,
      da(25) => out_fifo_sof,
      da(24) => out_fifo_eol,
      da(23) => intcore_n_1,
      da(22) => intcore_n_2,
      da(21) => intcore_n_3,
      da(20) => intcore_n_4,
      da(19) => intcore_n_5,
      da(18) => intcore_n_6,
      da(17) => intcore_n_7,
      da(16) => intcore_n_8,
      da(15) => intcore_n_9,
      da(14) => intcore_n_10,
      da(13) => intcore_n_11,
      da(12) => intcore_n_12,
      da(11) => intcore_n_13,
      da(10) => intcore_n_14,
      da(9) => intcore_n_15,
      da(8) => intcore_n_16,
      da(7) => intcore_n_17,
      da(6) => intcore_n_18,
      da(5) => intcore_n_19,
      da(4) => intcore_n_20,
      da(3) => intcore_n_21,
      da(2) => intcore_n_22,
      da(1) => intcore_n_23,
      da(0) => intcore_n_24,
      fifo_wr_i => fifo_wr_i,
      full_int_reg => axi_out_fifo_n_0,
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tvalid => m_axis_video_tvalid,
      \read_ptr_int_reg[2]\ => axi_control_n_12,
      wen => \UOSD_AXIS_SYNC_FIFO/wen\,
      \write_ptr_int_reg[0]\ => \^eol_late_i_reg\,
      \write_ptr_int_reg[3]\ => axi_out_fifo_n_1
    );
intcore: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2ycrcb_core
     port map (
      E(0) => \^e\(0),
      Q(23 downto 0) => vid_data_in_r(23 downto 0),
      SR(0) => sclr,
      aclk => aclk,
      \core_control_regs[0]\(7 downto 0) => \core_control_regs[0]\(7 downto 0),
      \core_control_regs[10]\(16 downto 0) => \core_control_regs[10]\(16 downto 0),
      \core_control_regs[11]\(16 downto 0) => \core_control_regs[11]\(16 downto 0),
      \core_control_regs[12]\(16 downto 0) => \core_control_regs[12]\(16 downto 0),
      \core_control_regs[1]\(7 downto 0) => \core_control_regs[1]\(7 downto 0),
      \core_control_regs[2]\(7 downto 0) => \core_control_regs[2]\(7 downto 0),
      \core_control_regs[3]\(7 downto 0) => \core_control_regs[3]\(7 downto 0),
      \core_control_regs[4]\(7 downto 0) => \core_control_regs[4]\(7 downto 0),
      \core_control_regs[5]\(7 downto 0) => \core_control_regs[5]\(7 downto 0),
      \core_control_regs[6]\(8 downto 0) => \core_control_regs[6]\(8 downto 0),
      \core_control_regs[7]\(8 downto 0) => \core_control_regs[7]\(8 downto 0),
      \core_control_regs[8]\(8 downto 0) => \core_control_regs[8]\(8 downto 0),
      \core_control_regs[9]\(16 downto 0) => \core_control_regs[9]\(16 downto 0),
      da(23) => intcore_n_1,
      da(22) => intcore_n_2,
      da(21) => intcore_n_3,
      da(20) => intcore_n_4,
      da(19) => intcore_n_5,
      da(18) => intcore_n_6,
      da(17) => intcore_n_7,
      da(16) => intcore_n_8,
      da(15) => intcore_n_9,
      da(14) => intcore_n_10,
      da(13) => intcore_n_11,
      da(12) => intcore_n_12,
      da(11) => intcore_n_13,
      da(10) => intcore_n_14,
      da(9) => intcore_n_15,
      da(8) => intcore_n_16,
      da(7) => intcore_n_17,
      da(6) => intcore_n_18,
      da(5) => intcore_n_19,
      da(4) => intcore_n_20,
      da(3) => intcore_n_21,
      da(2) => intcore_n_22,
      da(1) => intcore_n_23,
      da(0) => intcore_n_24,
      resetn_out => resetn_out
    );
\vid_data_in_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_28,
      Q => vid_data_in_r(0),
      R => '0'
    );
\vid_data_in_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_18,
      Q => vid_data_in_r(10),
      R => '0'
    );
\vid_data_in_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_17,
      Q => vid_data_in_r(11),
      R => '0'
    );
\vid_data_in_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_16,
      Q => vid_data_in_r(12),
      R => '0'
    );
\vid_data_in_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_15,
      Q => vid_data_in_r(13),
      R => '0'
    );
\vid_data_in_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_14,
      Q => vid_data_in_r(14),
      R => '0'
    );
\vid_data_in_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_13,
      Q => vid_data_in_r(15),
      R => '0'
    );
\vid_data_in_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_12,
      Q => vid_data_in_r(16),
      R => '0'
    );
\vid_data_in_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_11,
      Q => vid_data_in_r(17),
      R => '0'
    );
\vid_data_in_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_10,
      Q => vid_data_in_r(18),
      R => '0'
    );
\vid_data_in_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_9,
      Q => vid_data_in_r(19),
      R => '0'
    );
\vid_data_in_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_27,
      Q => vid_data_in_r(1),
      R => '0'
    );
\vid_data_in_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_8,
      Q => vid_data_in_r(20),
      R => '0'
    );
\vid_data_in_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_7,
      Q => vid_data_in_r(21),
      R => '0'
    );
\vid_data_in_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_6,
      Q => vid_data_in_r(22),
      R => '0'
    );
\vid_data_in_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_5,
      Q => vid_data_in_r(23),
      R => '0'
    );
\vid_data_in_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_26,
      Q => vid_data_in_r(2),
      R => '0'
    );
\vid_data_in_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_25,
      Q => vid_data_in_r(3),
      R => '0'
    );
\vid_data_in_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_24,
      Q => vid_data_in_r(4),
      R => '0'
    );
\vid_data_in_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_23,
      Q => vid_data_in_r(5),
      R => '0'
    );
\vid_data_in_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_22,
      Q => vid_data_in_r(6),
      R => '0'
    );
\vid_data_in_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_21,
      Q => vid_data_in_r(7),
      R => '0'
    );
\vid_data_in_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_20,
      Q => vid_data_in_r(8),
      R => '0'
    );
\vid_data_in_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => axi_in_fifo_n_19,
      Q => vid_data_in_r(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aclken : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    intc_if : out STD_LOGIC_VECTOR ( 8 downto 0 );
    irq : out STD_LOGIC;
    s_axis_video_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_tready : out STD_LOGIC;
    s_axis_video_tvalid : in STD_LOGIC;
    s_axis_video_tlast : in STD_LOGIC;
    s_axis_video_tuser_sof : in STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_tvalid : out STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tuser_sof : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute C_ACOEF : integer;
  attribute C_ACOEF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 19595;
  attribute C_ACTIVE_COLS : integer;
  attribute C_ACTIVE_COLS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 1920;
  attribute C_ACTIVE_ROWS : integer;
  attribute C_ACTIVE_ROWS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 1080;
  attribute C_BCOEF : integer;
  attribute C_BCOEF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 7471;
  attribute C_CBMAX : integer;
  attribute C_CBMAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 240;
  attribute C_CBMIN : integer;
  attribute C_CBMIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 16;
  attribute C_CBOFFSET : integer;
  attribute C_CBOFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 128;
  attribute C_CCOEF : integer;
  attribute C_CCOEF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 57493;
  attribute C_CRMAX : integer;
  attribute C_CRMAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 240;
  attribute C_CRMIN : integer;
  attribute C_CRMIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 16;
  attribute C_CROFFSET : integer;
  attribute C_CROFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 128;
  attribute C_DCOEF : integer;
  attribute C_DCOEF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 32250;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is "spartan7";
  attribute C_HAS_AXI4_LITE : integer;
  attribute C_HAS_AXI4_LITE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 1;
  attribute C_HAS_CLAMP : integer;
  attribute C_HAS_CLAMP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 1;
  attribute C_HAS_CLIP : integer;
  attribute C_HAS_CLIP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 1;
  attribute C_HAS_DEBUG : integer;
  attribute C_HAS_DEBUG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 0;
  attribute C_HAS_INTC_IF : integer;
  attribute C_HAS_INTC_IF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 0;
  attribute C_MAX_COLS : integer;
  attribute C_MAX_COLS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 1920;
  attribute C_M_AXIS_VIDEO_DATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 8;
  attribute C_M_AXIS_VIDEO_FORMAT : integer;
  attribute C_M_AXIS_VIDEO_FORMAT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 1;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 24;
  attribute C_S_AXIS_VIDEO_DATA_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 8;
  attribute C_S_AXIS_VIDEO_FORMAT : integer;
  attribute C_S_AXIS_VIDEO_FORMAT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 2;
  attribute C_S_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 24;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 9;
  attribute C_S_AXI_CLK_FREQ_HZ : integer;
  attribute C_S_AXI_CLK_FREQ_HZ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 100000000;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 32;
  attribute C_YMAX : integer;
  attribute C_YMAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 240;
  attribute C_YMIN : integer;
  attribute C_YMIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 16;
  attribute C_YOFFSET : integer;
  attribute C_YOFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is 16;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb is
  signal U_VIDEO_CTRL_n_318 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_319 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_320 : STD_LOGIC;
  signal \core_control_regs[0]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \core_control_regs[10]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \core_control_regs[11]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \core_control_regs[12]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \core_control_regs[1]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \core_control_regs[2]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \core_control_regs[3]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \core_control_regs[4]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \core_control_regs[5]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \core_control_regs[6]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \core_control_regs[7]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \core_control_regs[8]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \core_control_regs[9]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal core_d : STD_LOGIC;
  signal \genr_control_regs[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^intc_if\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal reg_update : STD_LOGIC;
  signal resetn : STD_LOGIC;
  signal \time_control_regs[0]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal NLW_U_VIDEO_CTRL_ipif_cs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U_VIDEO_CTRL_ipif_rnw_out_UNCONNECTED : STD_LOGIC;
  signal \NLW_U_VIDEO_CTRL_core_control_regs[0]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[10]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[11]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[12]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[1]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[2]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[3]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[4]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[5]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[6]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[7]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[8]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[9]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \NLW_U_VIDEO_CTRL_genr_control_regs[1]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_genr_control_regs[2]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_genr_control_regs[3]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_genr_control_regs[4]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_genr_control_regs[5]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_genr_control_regs[6]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_genr_control_regs[7]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U_VIDEO_CTRL_ipif_addr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U_VIDEO_CTRL_ipif_data_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[0]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[1]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute C_COREGEN_PATCH : integer;
  attribute C_COREGEN_PATCH of U_VIDEO_CTRL : label is 0;
  attribute C_CORE_AXI_WRITE : string;
  attribute C_CORE_AXI_WRITE of U_VIDEO_CTRL : label is "416'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000111111111111111111000000000000001111111111111111110000000000000011111111111111111100000000000000111111111111111111";
  attribute C_CORE_DBUFFER : string;
  attribute C_CORE_DBUFFER of U_VIDEO_CTRL : label is "416'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000011111111111111111";
  attribute C_CORE_DEFAULT : string;
  attribute C_CORE_DEFAULT of U_VIDEO_CTRL : label is "416'b00000000000000000000000011110000000000000000000000000000000100000000000000000000000000001111000000000000000000000000000000010000000000000000000000000000111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000001000000000000000000000000100110010001011000000000000000000011101001011110000000000000000111000001001010100000000000000000111110111111010";
  attribute C_CORE_NUM_REGS : integer;
  attribute C_CORE_NUM_REGS of U_VIDEO_CTRL : label is 13;
  attribute C_FAMILY of U_VIDEO_CTRL : label is "spartan7";
  attribute C_GENR_AXI_WRITE : string;
  attribute C_GENR_AXI_WRITE of U_VIDEO_CTRL : label is "256'b1100000000000000000000000011111100000000000000010000000000001111000000000000000000000000000011110000000000000001000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_DBUFFER : string;
  attribute C_GENR_DBUFFER of U_VIDEO_CTRL : label is "256'b0000000000000000000000000010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_DEFAULT : string;
  attribute C_GENR_DEFAULT of U_VIDEO_CTRL : label is "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_NUM_REGS : integer;
  attribute C_GENR_NUM_REGS of U_VIDEO_CTRL : label is 8;
  attribute C_GENR_SELFCLR : string;
  attribute C_GENR_SELFCLR of U_VIDEO_CTRL : label is "256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_HAS_AXI4_LITE of U_VIDEO_CTRL : label is 1;
  attribute C_HAS_IRQ : integer;
  attribute C_HAS_IRQ of U_VIDEO_CTRL : label is 1;
  attribute C_IS_EVAL : string;
  attribute C_IS_EVAL of U_VIDEO_CTRL : label is "FALSE";
  attribute C_REVISION_NUMBER : integer;
  attribute C_REVISION_NUMBER of U_VIDEO_CTRL : label is 1;
  attribute C_SRESET_LENGTH : integer;
  attribute C_SRESET_LENGTH of U_VIDEO_CTRL : label is 1;
  attribute C_S_AXI_ADDR_WIDTH of U_VIDEO_CTRL : label is 9;
  attribute C_S_AXI_DATA_WIDTH of U_VIDEO_CTRL : label is 32;
  attribute C_TIMEOUT_HOURS : integer;
  attribute C_TIMEOUT_HOURS of U_VIDEO_CTRL : label is 8;
  attribute C_TIMEOUT_MINS : integer;
  attribute C_TIMEOUT_MINS of U_VIDEO_CTRL : label is 0;
  attribute C_TIME_AXI_WRITE : string;
  attribute C_TIME_AXI_WRITE of U_VIDEO_CTRL : label is "64'b1111111111111111111111111111111100000000000000000000000000000111";
  attribute C_TIME_DBUFFER : string;
  attribute C_TIME_DBUFFER of U_VIDEO_CTRL : label is "64'b1111111111111111111111111111111100000000000000000000000000000111";
  attribute C_TIME_DEFAULT : string;
  attribute C_TIME_DEFAULT of U_VIDEO_CTRL : label is "64'b0000010000111000000001111000000000000000000000000000000000000000";
  attribute C_TIME_NUM_REGS : integer;
  attribute C_TIME_NUM_REGS of U_VIDEO_CTRL : label is 2;
  attribute C_VERSION_MAJOR : integer;
  attribute C_VERSION_MAJOR of U_VIDEO_CTRL : label is 7;
  attribute C_VERSION_MINOR : integer;
  attribute C_VERSION_MINOR of U_VIDEO_CTRL : label is 1;
  attribute C_VERSION_REVISION : integer;
  attribute C_VERSION_REVISION of U_VIDEO_CTRL : label is 0;
  attribute downgradeipidentifiedwarnings of U_VIDEO_CTRL : label is "yes";
  attribute sigis : string;
  attribute sigis of aclk : signal is "CLK";
  attribute sigis of aresetn : signal is "RST";
  attribute sigis of irq : signal is "INTR_LEVEL_HIGH";
  attribute sigis of s_axi_aclk : signal is "CLK";
  attribute sigis of s_axi_aresetn : signal is "RST";
begin
  intc_if(8 downto 0) <= \^intc_if\(8 downto 0);
U_VIDEO_CTRL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_video_ctrl
     port map (
      aclk => s_axi_aclk,
      aclk_en => s_axi_aclken,
      aresetn => s_axi_aresetn,
      \core_control_regs[0]\(31 downto 16) => \NLW_U_VIDEO_CTRL_core_control_regs[0]_UNCONNECTED\(31 downto 16),
      \core_control_regs[0]\(15 downto 0) => \core_control_regs[0]\(15 downto 0),
      \core_control_regs[10]\(31 downto 17) => \NLW_U_VIDEO_CTRL_core_control_regs[10]_UNCONNECTED\(31 downto 17),
      \core_control_regs[10]\(16 downto 0) => \core_control_regs[10]\(16 downto 0),
      \core_control_regs[11]\(31 downto 17) => \NLW_U_VIDEO_CTRL_core_control_regs[11]_UNCONNECTED\(31 downto 17),
      \core_control_regs[11]\(16 downto 0) => \core_control_regs[11]\(16 downto 0),
      \core_control_regs[12]\(31 downto 17) => \NLW_U_VIDEO_CTRL_core_control_regs[12]_UNCONNECTED\(31 downto 17),
      \core_control_regs[12]\(16 downto 0) => \core_control_regs[12]\(16 downto 0),
      \core_control_regs[1]\(31 downto 16) => \NLW_U_VIDEO_CTRL_core_control_regs[1]_UNCONNECTED\(31 downto 16),
      \core_control_regs[1]\(15 downto 0) => \core_control_regs[1]\(15 downto 0),
      \core_control_regs[2]\(31 downto 16) => \NLW_U_VIDEO_CTRL_core_control_regs[2]_UNCONNECTED\(31 downto 16),
      \core_control_regs[2]\(15 downto 0) => \core_control_regs[2]\(15 downto 0),
      \core_control_regs[3]\(31 downto 16) => \NLW_U_VIDEO_CTRL_core_control_regs[3]_UNCONNECTED\(31 downto 16),
      \core_control_regs[3]\(15 downto 0) => \core_control_regs[3]\(15 downto 0),
      \core_control_regs[4]\(31 downto 16) => \NLW_U_VIDEO_CTRL_core_control_regs[4]_UNCONNECTED\(31 downto 16),
      \core_control_regs[4]\(15 downto 0) => \core_control_regs[4]\(15 downto 0),
      \core_control_regs[5]\(31 downto 16) => \NLW_U_VIDEO_CTRL_core_control_regs[5]_UNCONNECTED\(31 downto 16),
      \core_control_regs[5]\(15 downto 0) => \core_control_regs[5]\(15 downto 0),
      \core_control_regs[6]\(31 downto 17) => \NLW_U_VIDEO_CTRL_core_control_regs[6]_UNCONNECTED\(31 downto 17),
      \core_control_regs[6]\(16 downto 0) => \core_control_regs[6]\(16 downto 0),
      \core_control_regs[7]\(31 downto 17) => \NLW_U_VIDEO_CTRL_core_control_regs[7]_UNCONNECTED\(31 downto 17),
      \core_control_regs[7]\(16 downto 0) => \core_control_regs[7]\(16 downto 0),
      \core_control_regs[8]\(31 downto 17) => \NLW_U_VIDEO_CTRL_core_control_regs[8]_UNCONNECTED\(31 downto 17),
      \core_control_regs[8]\(16 downto 0) => \core_control_regs[8]\(16 downto 0),
      \core_control_regs[9]\(31 downto 17) => \NLW_U_VIDEO_CTRL_core_control_regs[9]_UNCONNECTED\(31 downto 17),
      \core_control_regs[9]\(16 downto 0) => \core_control_regs[9]\(16 downto 0),
      core_d_out => core_d,
      \core_status_regs[0]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[10]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[11]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[12]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[1]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[2]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[3]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[4]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[5]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[6]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[7]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[8]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[9]\(31 downto 0) => B"00000000000000000000000000000000",
      \genr_control_regs[0]\(31 downto 0) => \genr_control_regs[0]\(31 downto 0),
      \genr_control_regs[1]\(31 downto 0) => \NLW_U_VIDEO_CTRL_genr_control_regs[1]_UNCONNECTED\(31 downto 0),
      \genr_control_regs[2]\(31 downto 0) => \NLW_U_VIDEO_CTRL_genr_control_regs[2]_UNCONNECTED\(31 downto 0),
      \genr_control_regs[3]\(31 downto 0) => \NLW_U_VIDEO_CTRL_genr_control_regs[3]_UNCONNECTED\(31 downto 0),
      \genr_control_regs[4]\(31 downto 0) => \NLW_U_VIDEO_CTRL_genr_control_regs[4]_UNCONNECTED\(31 downto 0),
      \genr_control_regs[5]\(31 downto 0) => \NLW_U_VIDEO_CTRL_genr_control_regs[5]_UNCONNECTED\(31 downto 0),
      \genr_control_regs[6]\(31 downto 0) => \NLW_U_VIDEO_CTRL_genr_control_regs[6]_UNCONNECTED\(31 downto 0),
      \genr_control_regs[7]\(31 downto 0) => \NLW_U_VIDEO_CTRL_genr_control_regs[7]_UNCONNECTED\(31 downto 0),
      \genr_status_regs[0]\(31 downto 0) => B"00000000000000000000000000000000",
      \genr_status_regs[1]\(31 downto 17) => B"000000000000000",
      \genr_status_regs[1]\(16) => \^intc_if\(4),
      \genr_status_regs[1]\(15 downto 4) => B"000000000000",
      \genr_status_regs[1]\(3 downto 0) => \^intc_if\(3 downto 0),
      \genr_status_regs[2]\(31 downto 4) => B"0000000000000000000000000000",
      \genr_status_regs[2]\(3 downto 0) => \^intc_if\(8 downto 5),
      \genr_status_regs[3]\(31 downto 0) => B"00000000000000000000000000000000",
      \genr_status_regs[4]\(31 downto 0) => B"00000000000000000000000000000000",
      \genr_status_regs[5]\(31 downto 0) => B"00000000000000000000000000000000",
      \genr_status_regs[6]\(31 downto 0) => B"00000000000000000000000000000000",
      \genr_status_regs[7]\(31 downto 0) => B"00000000000000000000000000000000",
      ipif_addr_out(8 downto 0) => NLW_U_VIDEO_CTRL_ipif_addr_out_UNCONNECTED(8 downto 0),
      ipif_cs_out => NLW_U_VIDEO_CTRL_ipif_cs_out_UNCONNECTED,
      ipif_data_out(31 downto 0) => NLW_U_VIDEO_CTRL_ipif_data_out_UNCONNECTED(31 downto 0),
      ipif_rnw_out => NLW_U_VIDEO_CTRL_ipif_rnw_out_UNCONNECTED,
      irq => irq,
      reg_update => reg_update,
      resetn_out => resetn,
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      \time_control_regs[0]\(31 downto 29) => \NLW_U_VIDEO_CTRL_time_control_regs[0]_UNCONNECTED\(31 downto 29),
      \time_control_regs[0]\(28 downto 16) => \time_control_regs[0]\(28 downto 16),
      \time_control_regs[0]\(15) => U_VIDEO_CTRL_n_318,
      \time_control_regs[0]\(14) => U_VIDEO_CTRL_n_319,
      \time_control_regs[0]\(13) => U_VIDEO_CTRL_n_320,
      \time_control_regs[0]\(12 downto 0) => \time_control_regs[0]\(12 downto 0),
      \time_control_regs[1]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[1]_UNCONNECTED\(31 downto 0),
      \time_status_regs[0]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[1]\(31 downto 0) => B"00000000000000000000000000000000",
      vid_aclk => aclk,
      vid_aclk_en => aclken,
      vid_aresetn => aresetn
    );
rgb2ycrcb_top_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2ycrcb_top
     port map (
      E(0) => \^intc_if\(0),
      O22(25) => m_axis_video_tuser_sof,
      O22(24) => m_axis_video_tlast,
      O22(23 downto 0) => m_axis_video_tdata(23 downto 0),
      aclk => aclk,
      aclken => aclken,
      \core_control_regs[0]\(7 downto 0) => \core_control_regs[0]\(7 downto 0),
      \core_control_regs[10]\(16 downto 0) => \core_control_regs[10]\(16 downto 0),
      \core_control_regs[11]\(16 downto 0) => \core_control_regs[11]\(16 downto 0),
      \core_control_regs[12]\(16 downto 0) => \core_control_regs[12]\(16 downto 0),
      \core_control_regs[1]\(7 downto 0) => \core_control_regs[1]\(7 downto 0),
      \core_control_regs[2]\(7 downto 0) => \core_control_regs[2]\(7 downto 0),
      \core_control_regs[3]\(7 downto 0) => \core_control_regs[3]\(7 downto 0),
      \core_control_regs[4]\(7 downto 0) => \core_control_regs[4]\(7 downto 0),
      \core_control_regs[5]\(7 downto 0) => \core_control_regs[5]\(7 downto 0),
      \core_control_regs[6]\(8 downto 0) => \core_control_regs[6]\(8 downto 0),
      \core_control_regs[7]\(8 downto 0) => \core_control_regs[7]\(8 downto 0),
      \core_control_regs[8]\(8 downto 0) => \core_control_regs[8]\(8 downto 0),
      \core_control_regs[9]\(16 downto 0) => \core_control_regs[9]\(16 downto 0),
      core_d_out => core_d,
      da(25) => s_axis_video_tuser_sof,
      da(24) => s_axis_video_tlast,
      da(23 downto 0) => s_axis_video_tdata(23 downto 0),
      eol_late_i_reg => \^intc_if\(6),
      \genr_control_regs[0]\(2) => \genr_control_regs[0]\(4),
      \genr_control_regs[0]\(1 downto 0) => \genr_control_regs[0]\(1 downto 0),
      intc_if(4 downto 0) => \^intc_if\(5 downto 1),
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tvalid => m_axis_video_tvalid,
      reg_update => reg_update,
      resetn_out => resetn,
      s_axis_video_tready => s_axis_video_tready,
      s_axis_video_tvalid => s_axis_video_tvalid,
      sof_early_i_reg => \^intc_if\(7),
      sof_late_i_reg => \^intc_if\(8),
      \time_control_regs[0]\(25 downto 13) => \time_control_regs[0]\(28 downto 16),
      \time_control_regs[0]\(12 downto 0) => \time_control_regs[0]\(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aclken : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    irq : out STD_LOGIC;
    s_axis_video_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_tready : out STD_LOGIC;
    s_axis_video_tvalid : in STD_LOGIC;
    s_axis_video_tlast : in STD_LOGIC;
    s_axis_video_tuser_sof : in STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_tvalid : out STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tuser_sof : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_v_rgb2ycrcb_0_0,v_rgb2ycrcb,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "v_rgb2ycrcb,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_intc_if_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ACOEF : integer;
  attribute C_ACOEF of U0 : label is 19595;
  attribute C_ACTIVE_COLS : integer;
  attribute C_ACTIVE_COLS of U0 : label is 1920;
  attribute C_ACTIVE_ROWS : integer;
  attribute C_ACTIVE_ROWS of U0 : label is 1080;
  attribute C_BCOEF : integer;
  attribute C_BCOEF of U0 : label is 7471;
  attribute C_CBMAX : integer;
  attribute C_CBMAX of U0 : label is 240;
  attribute C_CBMIN : integer;
  attribute C_CBMIN of U0 : label is 16;
  attribute C_CBOFFSET : integer;
  attribute C_CBOFFSET of U0 : label is 128;
  attribute C_CCOEF : integer;
  attribute C_CCOEF of U0 : label is 57493;
  attribute C_CRMAX : integer;
  attribute C_CRMAX of U0 : label is 240;
  attribute C_CRMIN : integer;
  attribute C_CRMIN of U0 : label is 16;
  attribute C_CROFFSET : integer;
  attribute C_CROFFSET of U0 : label is 128;
  attribute C_DCOEF : integer;
  attribute C_DCOEF of U0 : label is 32250;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI4_LITE : integer;
  attribute C_HAS_AXI4_LITE of U0 : label is 1;
  attribute C_HAS_CLAMP : integer;
  attribute C_HAS_CLAMP of U0 : label is 1;
  attribute C_HAS_CLIP : integer;
  attribute C_HAS_CLIP of U0 : label is 1;
  attribute C_HAS_DEBUG : integer;
  attribute C_HAS_DEBUG of U0 : label is 0;
  attribute C_HAS_INTC_IF : integer;
  attribute C_HAS_INTC_IF of U0 : label is 0;
  attribute C_MAX_COLS : integer;
  attribute C_MAX_COLS of U0 : label is 1920;
  attribute C_M_AXIS_VIDEO_DATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_DATA_WIDTH of U0 : label is 8;
  attribute C_M_AXIS_VIDEO_FORMAT : integer;
  attribute C_M_AXIS_VIDEO_FORMAT of U0 : label is 1;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH of U0 : label is 24;
  attribute C_S_AXIS_VIDEO_DATA_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_DATA_WIDTH of U0 : label is 8;
  attribute C_S_AXIS_VIDEO_FORMAT : integer;
  attribute C_S_AXIS_VIDEO_FORMAT of U0 : label is 2;
  attribute C_S_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_TDATA_WIDTH of U0 : label is 24;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_CLK_FREQ_HZ : integer;
  attribute C_S_AXI_CLK_FREQ_HZ of U0 : label is 100000000;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_YMAX : integer;
  attribute C_YMAX of U0 : label is 240;
  attribute C_YMIN : integer;
  attribute C_YMIN of U0 : label is 16;
  attribute C_YOFFSET : integer;
  attribute C_YOFFSET of U0 : label is 16;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 aclk_intf CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /axi_ethernet_0_refclk_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of aclken : signal is "xilinx.com:signal:clockenable:1.0 aclken_intf CE";
  attribute x_interface_parameter of aclken : signal is "XIL_INTERFACENAME aclken_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn_intf RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME aresetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of irq : signal is "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT";
  attribute x_interface_parameter of irq : signal is "XIL_INTERFACENAME IRQ, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axis_video_tlast : signal is "xilinx.com:interface:axis:1.0 video_out TLAST";
  attribute x_interface_info of m_axis_video_tready : signal is "xilinx.com:interface:axis:1.0 video_out TREADY";
  attribute x_interface_info of m_axis_video_tuser_sof : signal is "xilinx.com:interface:axis:1.0 video_out TUSER";
  attribute x_interface_info of m_axis_video_tvalid : signal is "xilinx.com:interface:axis:1.0 video_out TVALID";
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk_intf CLK";
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk_intf, ASSOCIATED_BUSIF ctrl, ASSOCIATED_RESET s_axi_aresetn, ASSOCIATED_CLKEN s_axi_aclken, FREQ_HZ 75000000, PHASE 0.0, CLK_DOMAIN /axi_ethernet_0_refclk_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aclken : signal is "xilinx.com:signal:clockenable:1.0 s_axi_aclken_intf CE";
  attribute x_interface_parameter of s_axi_aclken : signal is "XIL_INTERFACENAME s_axi_aclken_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn_intf RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 ctrl ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 ctrl ARVALID";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 ctrl AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 ctrl AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 ctrl BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 ctrl BVALID";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 ctrl RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 ctrl RVALID";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 ctrl WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 ctrl WVALID";
  attribute x_interface_info of s_axis_video_tlast : signal is "xilinx.com:interface:axis:1.0 video_in TLAST";
  attribute x_interface_info of s_axis_video_tready : signal is "xilinx.com:interface:axis:1.0 video_in TREADY";
  attribute x_interface_info of s_axis_video_tuser_sof : signal is "xilinx.com:interface:axis:1.0 video_in TUSER";
  attribute x_interface_info of s_axis_video_tvalid : signal is "xilinx.com:interface:axis:1.0 video_in TVALID";
  attribute x_interface_info of m_axis_video_tdata : signal is "xilinx.com:interface:axis:1.0 video_out TDATA";
  attribute x_interface_parameter of m_axis_video_tdata : signal is "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /axi_ethernet_0_refclk_clk_out1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:Y_U_V_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_Y {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value Y} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_U {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value U} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_V {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value V} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}, INSERT_VIP 0";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 ctrl ARADDR";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 ctrl AWADDR";
  attribute x_interface_parameter of s_axi_awaddr : signal is "XIL_INTERFACENAME ctrl, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 75000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /axi_ethernet_0_refclk_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 ctrl BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 ctrl RDATA";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 ctrl RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 ctrl WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 ctrl WSTRB";
  attribute x_interface_info of s_axis_video_tdata : signal is "xilinx.com:interface:axis:1.0 video_in TDATA";
  attribute x_interface_parameter of s_axis_video_tdata : signal is "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /axi_ethernet_0_refclk_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_v_rgb2ycrcb
     port map (
      aclk => aclk,
      aclken => aclken,
      aresetn => aresetn,
      intc_if(8 downto 0) => NLW_U0_intc_if_UNCONNECTED(8 downto 0),
      irq => irq,
      m_axis_video_tdata(23 downto 0) => m_axis_video_tdata(23 downto 0),
      m_axis_video_tlast => m_axis_video_tlast,
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tuser_sof => m_axis_video_tuser_sof,
      m_axis_video_tvalid => m_axis_video_tvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aclken => s_axi_aclken,
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      s_axis_video_tdata(23 downto 0) => s_axis_video_tdata(23 downto 0),
      s_axis_video_tlast => s_axis_video_tlast,
      s_axis_video_tready => s_axis_video_tready,
      s_axis_video_tuser_sof => s_axis_video_tuser_sof,
      s_axis_video_tvalid => s_axis_video_tvalid
    );
end STRUCTURE;
