Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [IPv6:2001:470:142::17])
	by mail.lfdr.de (Postfix) with ESMTPS id 67ADD1BD17D
	for <lists+qemu-devel@lfdr.de>; Wed, 29 Apr 2020 03:00:17 +0200 (CEST)
Received: from localhost ([::1]:40368 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jTb5E-0000ud-9I
	for lists+qemu-devel@lfdr.de; Tue, 28 Apr 2020 21:00:16 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:41532)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <ani@anisinha.ca>) id 1jTb44-0000RF-RV
 for qemu-devel@nongnu.org; Tue, 28 Apr 2020 20:59:05 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.90_1)
 (envelope-from <ani@anisinha.ca>) id 1jTb43-0005Mk-Ky
 for qemu-devel@nongnu.org; Tue, 28 Apr 2020 20:59:04 -0400
Received: from mail-wr1-x444.google.com ([2a00:1450:4864:20::444]:44152)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <ani@anisinha.ca>) id 1jTb43-0005Md-4D
 for qemu-devel@nongnu.org; Tue, 28 Apr 2020 20:59:03 -0400
Received: by mail-wr1-x444.google.com with SMTP id d17so461239wrg.11
 for <qemu-devel@nongnu.org>; Tue, 28 Apr 2020 17:59:02 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=anisinha-ca.20150623.gappssmtp.com; s=20150623;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=9Qtud9kOWVwltJGSFLDydsVDgZTEfo5FfQDIaXu+WA0=;
 b=ixpfodBTpKbNhbWkqAhqfPuxzLVJnVL40hNR77RWcoCBul3htH7OBVVjht6Gwze9O9
 m+iLeGN+/du7bAbhUIWqmvKCchSCrjCHeL+S4rtITU2DgxVtP5+C9WQu/IdhBdLTLRw4
 K0cuWWoGdia8jpJNVWmsBwwUQ23VWAv4n8DU8+dazHc0n2rnYUPHUhDeSF7aQWxUl3Q6
 zIUqwXnfwbhFqndno1Y4IvqlkeuNxjCUoPsrBOhlvE9NiyBnKYxv7kW3zkJJ32Q+Yd1r
 J04eWIIhHQr4EmURXX4gFCIprtRfsx5shZ7P7XBsN2zzc+N1r/dC+RSMq57wwKv3d62N
 VT5A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=9Qtud9kOWVwltJGSFLDydsVDgZTEfo5FfQDIaXu+WA0=;
 b=hxFkX1AH2yKiAZuF6fjyqW/DIqIdZTJvJwXGYpl3fmccSx6nHJ2WzNsS0galOx1ETz
 +hQHpaEwxVqvW9bkoPkJuguUCAFADubZaLeh7e8dytfzMLVsMebkFUYSrSiXKLIu1wrL
 lUSTW7DrjzcRBwJ/fIYY19ajnbnRYfHkBcCYGWqofqwzst71h6D42F/CMrK8/YZmn26W
 fdY7aNo4AQgktHEIryHT+g0h2Jr41pKcoZdEm6ASLagjgonuoxa4sxVRt7q0o3KT1SBg
 +ETpx3LH6uF4TaqUX+RUn9dKkBwsSatxAtCyFRBCrrU1SgZVWe11hk32jpa+XH/WvL+Y
 7iyQ==
X-Gm-Message-State: AGi0PuYM3U+JaZHxDOiJtxhcVy1TQLXMi85zNX57uBAT5gyYIlMcBXzW
 +4HoukYZqUOdsCfhJx3kQ0K+oWLyXQIIPwg1X4fEmA==
X-Google-Smtp-Source: APiQypL+tZqvfWLI4B/R2UXsOYbfGl2Cx8HyXQo+0PGk30SFvj6w/QiQmWQQsYPSGqWpj2MUPCTuvgr4AOJuEGLu23E=
X-Received: by 2002:a5d:4ac6:: with SMTP id y6mr35484025wrs.212.1588121940223; 
 Tue, 28 Apr 2020 17:59:00 -0700 (PDT)
MIME-Version: 1.0
References: <1588069012-211196-1-git-send-email-ani.sinha@nutanix.com>
 <20200428120426-mutt-send-email-mst@kernel.org>
 <67e481a5-de04-4e01-b9ec-70932194d69f@Spark>
 <20200428121837-mutt-send-email-mst@kernel.org>
 <CAARzgwwTo+r9xFge_XL_eu8-nsRFBFXEaQmTOhT1YHJifzfCJA@mail.gmail.com>
 <20200428164428-mutt-send-email-mst@kernel.org>
In-Reply-To: <20200428164428-mutt-send-email-mst@kernel.org>
From: Ani Sinha <ani@anisinha.ca>
Date: Wed, 29 Apr 2020 06:28:46 +0530
Message-ID: <CAARzgwznhCPhGmwOxUBf_6bnFX7-Za7TxFMd999CARM+hDm8bA@mail.gmail.com>
Subject: Re: [PATCH V2] Add a new PIIX option to control PCI hot unplugging of
 devices on non-root buses
To: "Michael S. Tsirkin" <mst@redhat.com>
Content-Type: multipart/alternative; boundary="0000000000001b7afd05a46374ab"
Received-SPF: none client-ip=2a00:1450:4864:20::444;
 envelope-from=ani@anisinha.ca; helo=mail-wr1-x444.google.com
X-detected-operating-system: by eggs.gnu.org: Error: [-] PROGRAM ABORT :
 Malformed IPv6 address (bad octet value).
 Location : parse_addr6(), p0f-client.c:67
X-Received-From: 2a00:1450:4864:20::444
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Ani Sinha <ani.sinha@nutanix.com>, Eduardo Habkost <ehabkost@redhat.com>,
 qemu-devel@nongnu.org, Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>,
 Paolo Bonzini <pbonzini@redhat.com>, Igor Mammedov <imammedo@redhat.com>,
 =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@redhat.com>,
 Aurelien Jarno <aurelien@aurel32.net>, Richard Henderson <rth@twiddle.net>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

--0000000000001b7afd05a46374ab
Content-Type: text/plain; charset="UTF-8"

On Wed, Apr 29, 2020 at 2:15 AM Michael S. Tsirkin <mst@redhat.com> wrote:

> On Tue, Apr 28, 2020 at 10:10:18PM +0530, Ani Sinha wrote:
> >
> >
> > On Tue, Apr 28, 2020 at 9:51 PM Michael S. Tsirkin <mst@redhat.com>
> wrote:
> >
> >     On Tue, Apr 28, 2020 at 09:39:16PM +0530, Ani Sinha wrote:
> >     >
> >     > Ani
> >     > On Apr 28, 2020, 21:35 +0530, Michael S. Tsirkin <mst@redhat.com>,
> wrote:
> >     >
> >     >     On Tue, Apr 28, 2020 at 10:16:52AM +0000, Ani Sinha wrote:
> >     >
> >     >         A new option "use_acpi_unplug" is introduced for PIIX
> which will
> >     >         selectively only disable hot unplugging of both hot
> plugged and
> >     >         cold plugged PCI devices on non-root PCI buses. This will
> prevent
> >     >         hot unplugging of devices from Windows based guests from
> system
> >     >         tray but will not prevent devices from being hot plugged
> into the
> >     >         guest.
> >     >
> >     >         It has been tested on Windows guests.
> >     >
> >     >         Signed-off-by: Ani Sinha <ani.sinha@nutanix.com>
> >     >
> >     >
> >     >     It's still a non starter until we find something similar for
> PCIE and
> >     >     SHPC. Do guests check command status? Can some unplug commands
> fail?
> >     >
> >     >
> >     > Ok I  give up! I thought we debated this on the other thread.
> >
> >     Sorry to hear that.
> >     I'd rather you didn't, and worked on a solution that works for
> everyone.
> >
> >
> > That is extremely hard for one person to do, without inputs and ideas
> from the
> > community.
>
> What kind of input are you looking for?


Well there were several discussions in the other thread around how PCIE
behaves and how we can't change the slot features without a HW reset. Those
were useful inputs.

The approach you are taking as a maintainer is very discouraging. All I
have gotten from you is negativity and push back. There has been no other
engagement from you. If you expect one person to fix every use case, that
is an unrealistic expectation IMHO. Even if I could come up with a solution
for every case, testing every use case is a huge investment in time and
effort.  No one outside the big distros will be motivated to do that. So
involvement from outside the distro community will be limited to minor
changes, bug fixes and easy code reworks.

My 2 cents.


>
> > Satisfying the entire world requires lot of time and energy
> > investment, not to mention a broad expertise in multiple technologies.
> >
> >
> >
> >     Pushing back on merging code is unfortunately the only mechanism
> >     maintainers have to make sure features are complete and
> >     orthogonal to each other, so I'm not sure I can help otherwise.
> >
> >     >
> >     >
> >     >
> >     >
> >     >         ---
> >     >         hw/acpi/piix4.c | 3 +++
> >     >         hw/i386/acpi-build.c | 40
> >     ++++++++++++++++++++++++++--------------
> >     >         2 files changed, 29 insertions(+), 14 deletions(-)
> >     >
> >     >         diff --git a/hw/acpi/piix4.c b/hw/acpi/piix4.c
> >     >         index 964d6f5..59fa707 100644
> >     >         --- a/hw/acpi/piix4.c
> >     >         +++ b/hw/acpi/piix4.c
> >     >         @@ -78,6 +78,7 @@ typedef struct PIIX4PMState {
> >     >
> >     >         AcpiPciHpState acpi_pci_hotplug;
> >     >         bool use_acpi_pci_hotplug;
> >     >         + bool use_acpi_unplug;
> >     >
> >     >         uint8_t disable_s3;
> >     >         uint8_t disable_s4;
> >     >         @@ -633,6 +634,8 @@ static Property piix4_pm_properties[]
> = {
> >     >         DEFINE_PROP_UINT8(ACPI_PM_PROP_S4_VAL, PIIX4PMState,
> s4_val, 2),
> >     >         DEFINE_PROP_BOOL("acpi-pci-hotplug-with-bridge-support",
> >     PIIX4PMState,
> >     >         use_acpi_pci_hotplug, true),
> >     >         + DEFINE_PROP_BOOL("acpi-pci-hotunplug-enable-bridge",
> >     PIIX4PMState,
> >     >         + use_acpi_unplug, true),
> >     >         DEFINE_PROP_BOOL("memory-hotplug-support", PIIX4PMState,
> >     >         acpi_memory_hotplug.is_enabled, true),
> >     >         DEFINE_PROP_END_OF_LIST(),
> >     >         diff --git a/hw/i386/acpi-build.c b/hw/i386/acpi-build.c
> >     >         index 23c77ee..71b3ac3 100644
> >     >         --- a/hw/i386/acpi-build.c
> >     >         +++ b/hw/i386/acpi-build.c
> >     >         @@ -96,6 +96,7 @@ typedef struct AcpiPmInfo {
> >     >         bool s3_disabled;
> >     >         bool s4_disabled;
> >     >         bool pcihp_bridge_en;
> >     >         + bool pcihup_bridge_en;
> >     >         uint8_t s4_val;
> >     >         AcpiFadtData fadt;
> >     >         uint16_t cpu_hp_io_base;
> >     >         @@ -240,6 +241,9 @@ static void
> acpi_get_pm_info(MachineState
> >     *machine,
> >     >         AcpiPmInfo *pm)
> >     >         pm->pcihp_bridge_en =
> >     >         object_property_get_bool(obj,
> >     "acpi-pci-hotplug-with-bridge-support",
> >     >         NULL);
> >     >         + pm->pcihup_bridge_en =
> >     >         + object_property_get_bool(obj,
> >     "acpi-pci-hotunplug-enable-bridge",
> >     >         + NULL);
> >     >         }
> >     >
> >     >         static void acpi_get_misc_info(AcpiMiscInfo *info)
> >     >         @@ -451,7 +455,8 @@ static void
> build_append_pcihp_notify_entry
> >     (Aml
> >     >         *method, int slot)
> >     >         }
> >     >
> >     >         static void build_append_pci_bus_devices(Aml *parent_scope,
> >     PCIBus
> >     >         *bus,
> >     >         - bool pcihp_bridge_en)
> >     >         + bool pcihp_bridge_en,
> >     >         + bool pcihup_bridge_en)
> >     >         {
> >     >         Aml *dev, *notify_method = NULL, *method;
> >     >         QObject *bsel;
> >     >         @@ -479,11 +484,14 @@ static void
> build_append_pci_bus_devices
> >     (Aml
> >     >         *parent_scope, PCIBus *bus,
> >     >         dev = aml_device("S%.02X", PCI_DEVFN(slot, 0));
> >     >         aml_append(dev, aml_name_decl("_SUN", aml_int(slot)));
> >     >         aml_append(dev, aml_name_decl("_ADR", aml_int(slot <<
> 16)));
> >     >         - method = aml_method("_EJ0", 1, AML_NOTSERIALIZED);
> >     >         - aml_append(method,
> >     >         - aml_call2("PCEJ", aml_name("BSEL"), aml_name("_SUN"))
> >     >         - );
> >     >         - aml_append(dev, method);
> >     >         + if (pcihup_bridge_en || pci_bus_is_root(bus)) {
> >     >         + method = aml_method("_EJ0", 1, AML_NOTSERIALIZED);
> >     >         + aml_append(method,
> >     >         + aml_call2("PCEJ", aml_name("BSEL"),
> >     >         + aml_name("_SUN"))
> >     >         + );
> >     >         + aml_append(dev, method);
> >     >         + }
> >     >         aml_append(parent_scope, dev);
> >     >
> >     >         build_append_pcihp_notify_entry(notify_method, slot);
> >     >         @@ -537,12 +545,14 @@ static void
> build_append_pci_bus_devices
> >     (Aml
> >     >         *parent_scope, PCIBus *bus,
> >     >         /* add _SUN/_EJ0 to make slot hotpluggable */
> >     >         aml_append(dev, aml_name_decl("_SUN", aml_int(slot)));
> >     >
> >     >         - method = aml_method("_EJ0", 1, AML_NOTSERIALIZED);
> >     >         - aml_append(method,
> >     >         - aml_call2("PCEJ", aml_name("BSEL"), aml_name("_SUN"))
> >     >         - );
> >     >         - aml_append(dev, method);
> >     >         -
> >     >         + if (pcihup_bridge_en || pci_bus_is_root(bus)) {
> >     >         + method = aml_method("_EJ0", 1, AML_NOTSERIALIZED);
> >     >         + aml_append(method,
> >     >         + aml_call2("PCEJ", aml_name("BSEL"),
> >     >         + aml_name("_SUN"))
> >     >         + );
> >     >         + aml_append(dev, method);
> >     >         + }
> >     >         if (bsel) {
> >     >         build_append_pcihp_notify_entry(notify_method, slot);
> >     >         }
> >     >         @@ -553,7 +563,8 @@ static void
> build_append_pci_bus_devices(Aml
> >     >         *parent_scope, PCIBus *bus,
> >     >         */
> >     >         PCIBus *sec_bus = pci_bridge_get_sec_bus(PCI_BRIDGE(pdev));
> >     >
> >     >         - build_append_pci_bus_devices(dev, sec_bus,
> pcihp_bridge_en);
> >     >         + build_append_pci_bus_devices(dev, sec_bus,
> pcihp_bridge_en,
> >     >         + pcihup_bridge_en);
> >     >         }
> >     >         /* slot descriptor has been composed, add it into parent
> context
> >     */
> >     >         aml_append(parent_scope, dev);
> >     >         @@ -2196,7 +2207,8 @@ build_dsdt(GArray *table_data,
> BIOSLinker
> >     >         *linker,
> >     >         if (bus) {
> >     >         Aml *scope = aml_scope("PCI0");
> >     >         /* Scan all PCI buses. Generate tables to support hotplug.
> */
> >     >         - build_append_pci_bus_devices(scope, bus,
> pm->pcihp_bridge_en);
> >     >         + build_append_pci_bus_devices(scope, bus,
> pm->pcihp_bridge_en,
> >     >         + pm->pcihup_bridge_en);
> >     >
> >     >         if (TPM_IS_TIS_ISA(tpm)) {
> >     >         if (misc->tpm_version == TPM_VERSION_2_0) {
> >     >         --
> >     >         1.9.4
> >     >
> >     >
> >     >
> >
> >
>
>

--0000000000001b7afd05a46374ab
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

<div><br></div><div><br><div class=3D"gmail_quote"><div dir=3D"ltr" class=
=3D"gmail_attr">On Wed, Apr 29, 2020 at 2:15 AM Michael S. Tsirkin &lt;<a h=
ref=3D"mailto:mst@redhat.com">mst@redhat.com</a>&gt; wrote:<br></div><block=
quote class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-left:1px #ccc=
 solid;padding-left:1ex">On Tue, Apr 28, 2020 at 10:10:18PM +0530, Ani Sinh=
a wrote:<br>
&gt; <br>
&gt; <br>
&gt; On Tue, Apr 28, 2020 at 9:51 PM Michael S. Tsirkin &lt;<a href=3D"mail=
to:mst@redhat.com" target=3D"_blank">mst@redhat.com</a>&gt; wrote:<br>
&gt; <br>
&gt;=C2=A0 =C2=A0 =C2=A0On Tue, Apr 28, 2020 at 09:39:16PM +0530, Ani Sinha=
 wrote:<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt; Ani<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt; On Apr 28, 2020, 21:35 +0530, Michael S. Tsirk=
in &lt;<a href=3D"mailto:mst@redhat.com" target=3D"_blank">mst@redhat.com</=
a>&gt;, wrote:<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0On Tue, Apr 28, 2020 at 10:=
16:52AM +0000, Ani Sinha wrote:<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0A new option =
&quot;use_acpi_unplug&quot; is introduced for PIIX which will<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0selectively o=
nly disable hot unplugging of both hot plugged and<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0cold plugged =
PCI devices on non-root PCI buses. This will prevent<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0hot unpluggin=
g of devices from Windows based guests from system<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0tray but will=
 not prevent devices from being hot plugged into the<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0guest.<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0It has been t=
ested on Windows guests.<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0Signed-off-by=
: Ani Sinha &lt;<a href=3D"mailto:ani.sinha@nutanix.com" target=3D"_blank">=
ani.sinha@nutanix.com</a>&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0It&#39;s still a non starte=
r until we find something similar for PCIE and<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0SHPC. Do guests check comma=
nd status? Can some unplug commands fail?<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt; Ok I=C2=A0 give up! I thought we debated this =
on the other thread.<br>
&gt; <br>
&gt;=C2=A0 =C2=A0 =C2=A0Sorry to hear that.<br>
&gt;=C2=A0 =C2=A0 =C2=A0I&#39;d rather you didn&#39;t, and worked on a solu=
tion that works for everyone.<br>
&gt; <br>
&gt; <br>
&gt; That is extremely hard for one person to do, without inputs and ideas =
from the<br>
&gt; community.<br>
<br>
What kind of input are you looking for?</blockquote><div dir=3D"auto"><br><=
/div><div dir=3D"auto">Well there were several discussions in the other thr=
ead around how PCIE behaves and how we can&#39;t change the slot features w=
ithout a HW reset. Those were useful inputs.</div><div dir=3D"auto"><br></d=
iv><div dir=3D"auto">The approach you are taking as a maintainer is very di=
scouraging. All I have gotten from you is negativity and push back. There h=
as been no other engagement from you. If you expect one person to fix every=
 use case, that is an unrealistic expectation IMHO. Even if I could come up=
 with a solution for every case, testing every use case is a huge investmen=
t in time and effort.=C2=A0 No one outside the big distros will be motivate=
d to do that. So involvement from outside the distro community will be limi=
ted to minor changes, bug fixes and easy code reworks.</div><div dir=3D"aut=
o"><br></div><div dir=3D"auto">My 2 cents.</div><div dir=3D"auto"><br></div=
><blockquote class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-left:1=
px #ccc solid;padding-left:1ex"><br>
<br>
&gt; Satisfying the entire world requires lot of time and energy<br>
&gt; investment, not to mention a broad expertise in multiple technologies.=
=C2=A0<br>
&gt; <br>
&gt; <br>
&gt; <br>
&gt;=C2=A0 =C2=A0 =C2=A0Pushing back on merging code is unfortunately the o=
nly mechanism<br>
&gt;=C2=A0 =C2=A0 =C2=A0maintainers have to make sure features are complete=
 and<br>
&gt;=C2=A0 =C2=A0 =C2=A0orthogonal to each other, so I&#39;m not sure I can=
 help otherwise.<br>
&gt; <br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0---<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0hw/acpi/piix4=
.c | 3 +++<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0hw/i386/acpi-=
build.c | 40<br>
&gt;=C2=A0 =C2=A0 =C2=A0++++++++++++++++++++++++++--------------<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A02 files chang=
ed, 29 insertions(+), 14 deletions(-)<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0diff --git a/=
hw/acpi/piix4.c b/hw/acpi/piix4.c<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0index 964d6f5=
..59fa707 100644<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0--- a/hw/acpi=
/piix4.c<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+++ b/hw/acpi=
/piix4.c<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0@@ -78,6 +78,=
7 @@ typedef struct PIIX4PMState {<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0AcpiPciHpStat=
e acpi_pci_hotplug;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0bool use_acpi=
_pci_hotplug;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ bool use_ac=
pi_unplug;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0uint8_t disab=
le_s3;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0uint8_t disab=
le_s4;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0@@ -633,6 +63=
4,8 @@ static Property piix4_pm_properties[] =3D {<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0DEFINE_PROP_U=
INT8(ACPI_PM_PROP_S4_VAL, PIIX4PMState, s4_val, 2),<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0DEFINE_PROP_B=
OOL(&quot;acpi-pci-hotplug-with-bridge-support&quot;,<br>
&gt;=C2=A0 =C2=A0 =C2=A0PIIX4PMState,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0use_acpi_pci_=
hotplug, true),<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ DEFINE_PROP=
_BOOL(&quot;acpi-pci-hotunplug-enable-bridge&quot;,<br>
&gt;=C2=A0 =C2=A0 =C2=A0PIIX4PMState,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ use_acpi_un=
plug, true),<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0DEFINE_PROP_B=
OOL(&quot;memory-hotplug-support&quot;, PIIX4PMState,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0acpi_memory_h=
otplug.is_enabled, true),<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0DEFINE_PROP_E=
ND_OF_LIST(),<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0diff --git a/=
hw/i386/acpi-build.c b/hw/i386/acpi-build.c<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0index 23c77ee=
..71b3ac3 100644<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0--- a/hw/i386=
/acpi-build.c<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+++ b/hw/i386=
/acpi-build.c<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0@@ -96,6 +96,=
7 @@ typedef struct AcpiPmInfo {<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0bool s3_disab=
led;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0bool s4_disab=
led;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0bool pcihp_br=
idge_en;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ bool pcihup=
_bridge_en;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0uint8_t s4_va=
l;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0AcpiFadtData =
fadt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0uint16_t cpu_=
hp_io_base;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0@@ -240,6 +24=
1,9 @@ static void acpi_get_pm_info(MachineState<br>
&gt;=C2=A0 =C2=A0 =C2=A0*machine,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0AcpiPmInfo *p=
m)<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0pm-&gt;pcihp_=
bridge_en =3D<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0object_proper=
ty_get_bool(obj,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&quot;acpi-pci-hotplug-with-bridge-support&quot;,<b=
r>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0NULL);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ pm-&gt;pcih=
up_bridge_en =3D<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ object_prop=
erty_get_bool(obj,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&quot;acpi-pci-hotunplug-enable-bridge&quot;,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ NULL);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0}<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0static void a=
cpi_get_misc_info(AcpiMiscInfo *info)<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0@@ -451,7 +45=
5,8 @@ static void build_append_pcihp_notify_entry<br>
&gt;=C2=A0 =C2=A0 =C2=A0(Aml<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0*method, int =
slot)<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0}<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0static void b=
uild_append_pci_bus_devices(Aml *parent_scope,<br>
&gt;=C2=A0 =C2=A0 =C2=A0PCIBus<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0*bus,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- bool pcihp_=
bridge_en)<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ bool pcihp_=
bridge_en,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ bool pcihup=
_bridge_en)<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0{<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0Aml *dev, *no=
tify_method =3D NULL, *method;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0QObject *bsel=
;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0@@ -479,11 +4=
84,14 @@ static void build_append_pci_bus_devices<br>
&gt;=C2=A0 =C2=A0 =C2=A0(Aml<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0*parent_scope=
, PCIBus *bus,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0dev =3D aml_d=
evice(&quot;S%.02X&quot;, PCI_DEVFN(slot, 0));<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0aml_append(de=
v, aml_name_decl(&quot;_SUN&quot;, aml_int(slot)));<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0aml_append(de=
v, aml_name_decl(&quot;_ADR&quot;, aml_int(slot &lt;&lt; 16)));<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- method =3D =
aml_method(&quot;_EJ0&quot;, 1, AML_NOTSERIALIZED);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- aml_append(=
method,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- aml_call2(&=
quot;PCEJ&quot;, aml_name(&quot;BSEL&quot;), aml_name(&quot;_SUN&quot;))<br=
>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- );<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- aml_append(=
dev, method);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ if (pcihup_=
bridge_en || pci_bus_is_root(bus)) {<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ method =3D =
aml_method(&quot;_EJ0&quot;, 1, AML_NOTSERIALIZED);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ aml_append(=
method,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ aml_call2(&=
quot;PCEJ&quot;, aml_name(&quot;BSEL&quot;),<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ aml_name(&q=
uot;_SUN&quot;))<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ );<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ aml_append(=
dev, method);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ }<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0aml_append(pa=
rent_scope, dev);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0build_append_=
pcihp_notify_entry(notify_method, slot);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0@@ -537,12 +5=
45,14 @@ static void build_append_pci_bus_devices<br>
&gt;=C2=A0 =C2=A0 =C2=A0(Aml<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0*parent_scope=
, PCIBus *bus,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0/* add _SUN/_=
EJ0 to make slot hotpluggable */<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0aml_append(de=
v, aml_name_decl(&quot;_SUN&quot;, aml_int(slot)));<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- method =3D =
aml_method(&quot;_EJ0&quot;, 1, AML_NOTSERIALIZED);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- aml_append(=
method,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- aml_call2(&=
quot;PCEJ&quot;, aml_name(&quot;BSEL&quot;), aml_name(&quot;_SUN&quot;))<br=
>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- );<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- aml_append(=
dev, method);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0-<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ if (pcihup_=
bridge_en || pci_bus_is_root(bus)) {<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ method =3D =
aml_method(&quot;_EJ0&quot;, 1, AML_NOTSERIALIZED);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ aml_append(=
method,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ aml_call2(&=
quot;PCEJ&quot;, aml_name(&quot;BSEL&quot;),<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ aml_name(&q=
uot;_SUN&quot;))<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ );<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ aml_append(=
dev, method);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ }<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0if (bsel) {<b=
r>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0build_append_=
pcihp_notify_entry(notify_method, slot);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0}<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0@@ -553,7 +56=
3,8 @@ static void build_append_pci_bus_devices(Aml<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0*parent_scope=
, PCIBus *bus,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0*/<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0PCIBus *sec_b=
us =3D pci_bridge_get_sec_bus(PCI_BRIDGE(pdev));<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- build_appen=
d_pci_bus_devices(dev, sec_bus, pcihp_bridge_en);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ build_appen=
d_pci_bus_devices(dev, sec_bus, pcihp_bridge_en,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ pcihup_brid=
ge_en);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0}<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0/* slot descr=
iptor has been composed, add it into parent context<br>
&gt;=C2=A0 =C2=A0 =C2=A0*/<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0aml_append(pa=
rent_scope, dev);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0@@ -2196,7 +2=
207,8 @@ build_dsdt(GArray *table_data, BIOSLinker<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0*linker,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0if (bus) {<br=
>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0Aml *scope =
=3D aml_scope(&quot;PCI0&quot;);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0/* Scan all P=
CI buses. Generate tables to support hotplug. */<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0- build_appen=
d_pci_bus_devices(scope, bus, pm-&gt;pcihp_bridge_en);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ build_appen=
d_pci_bus_devices(scope, bus, pm-&gt;pcihp_bridge_en,<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0+ pm-&gt;pcih=
up_bridge_en);<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0if (TPM_IS_TI=
S_ISA(tpm)) {<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0if (misc-&gt;=
tpm_version =3D=3D TPM_VERSION_2_0) {<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0--<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A01.9.4<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt;=C2=A0 =C2=A0 =C2=A0&gt;<br>
&gt; <br>
&gt; <br>
<br>
</blockquote></div></div>

--0000000000001b7afd05a46374ab--

