
---------- Begin Simulation Statistics ----------
final_tick                               2180933960000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59636                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703660                       # Number of bytes of host memory used
host_op_rate                                    59829                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39487.06                       # Real time elapsed on the host
host_tick_rate                               55231610                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354846995                       # Number of instructions simulated
sim_ops                                    2362455909                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.180934                       # Number of seconds simulated
sim_ticks                                2180933960000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.401004                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292667941                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334856497                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19482323                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        461694379                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39071566                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39679591                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          608025                       # Number of indirect misses.
system.cpu0.branchPred.lookups              587235377                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3972363                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801853                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13758024                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555029057                       # Number of branches committed
system.cpu0.commit.bw_lim_events             55960130                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419486                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       97006892                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224780246                       # Number of instructions committed
system.cpu0.commit.committedOps            2228587400                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4074920351                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546903                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.280565                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2970410369     72.89%     72.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    655073347     16.08%     88.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    168547512      4.14%     93.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    162236329      3.98%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     35791911      0.88%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     11093707      0.27%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7256499      0.18%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8550547      0.21%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     55960130      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4074920351                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44163115                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150880947                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691544169                       # Number of loads committed
system.cpu0.commit.membars                    7608889                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608895      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238760679     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695346014     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264753526     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228587400                       # Class of committed instruction
system.cpu0.commit.refs                     960099568                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224780246                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228587400                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.956634                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.956634                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            731588590                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5747761                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291349901                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2361797363                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1722796772                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1615992914                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13785013                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18503206                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10938467                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  587235377                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                422716856                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2386654006                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5705872                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2390787700                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          237                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39018696                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134901                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1688938012                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331739507                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.549217                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4095101756                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.584746                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886460                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2412945395     58.92%     58.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1246088937     30.43%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229245398      5.60%     94.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167610482      4.09%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24349190      0.59%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7012924      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  229798      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7613017      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6615      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4095101756                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      257978458                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13950103                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567316919                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.529188                       # Inst execution rate
system.cpu0.iew.exec_refs                  1002145833                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275633527                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              589017387                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            728685533                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810936                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6805896                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277454235                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2325549455                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            726512306                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11034955                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2303597526                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3601744                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13344599                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13785013                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20940707                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       239284                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34151159                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        61445                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26689                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8841753                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37141364                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8898836                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26689                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2002383                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11947720                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                957082065                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2286510985                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.891894                       # average fanout of values written-back
system.cpu0.iew.wb_producers                853615906                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525263                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2286686407                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2815597896                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1460338917                       # number of integer regfile writes
system.cpu0.ipc                              0.511082                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511082                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611865      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1277599135     55.20%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332467      0.79%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802438      0.16%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           735046427     31.76%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272240099     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2314632482                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5017871                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002168                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 778585     15.52%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3735376     74.44%     89.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               503908     10.04%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2312038435                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8729682438                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2286510934                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2422536827                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2314129194                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2314632482                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420261                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       96962051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           297952                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           775                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     42083074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4095101756                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.565220                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797568                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2399553554     58.60%     58.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1209854405     29.54%     88.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          383722995      9.37%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79926280      1.95%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16900960      0.41%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2369760      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1655670      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             778469      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             339663      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4095101756                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.531723                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39991820                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5485011                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           728685533                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277454235                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4353080214                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8794139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              640209013                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421317896                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25564165                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1739265318                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              35006039                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               109849                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2866989267                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2344702455                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1505235444                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1608187677                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              32421780                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13785013                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             93443581                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                83917543                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2866989223                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        211154                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8888                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52400947                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8836                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6344517372                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4671433997                       # The number of ROB writes
system.cpu0.timesIdled                       56312394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.648700                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17971311                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19190134                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1790109                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32662924                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            914422                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         928542                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14120                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35872136                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48165                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1390799                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517169                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3372055                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14992753                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066749                       # Number of instructions committed
system.cpu1.commit.committedOps             133868509                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    718546870                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.186304                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.856587                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    663519778     92.34%     92.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27252041      3.79%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8981785      1.25%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8774856      1.22%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2047721      0.28%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       744731      0.10%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3539970      0.49%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313933      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3372055      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    718546870                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457121                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272708                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890078                       # Number of loads committed
system.cpu1.commit.membars                    7603280                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603280      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77451044     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691653     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122388      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868509                       # Class of committed instruction
system.cpu1.commit.refs                      48814053                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066749                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868509                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.553460                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.553460                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            639394593                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417184                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17267026                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154639949                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21387350                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50386220                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1392283                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1122304                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8832672                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35872136                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21090823                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    697193370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               145393                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155922349                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3583186                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049662                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22408154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18885733                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.215863                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         721393118                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.221411                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.661811                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               625381127     86.69%     86.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55379136      7.68%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24594516      3.41%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10892164      1.51%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3321808      0.46%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1756488      0.24%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65971      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     938      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     970      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           721393118                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         927421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1516653                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31668010                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.199964                       # Inst execution rate
system.cpu1.iew.exec_refs                    52008676                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12324562                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              546093688                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40186764                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802258                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1108465                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12618439                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148845689                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39684114                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1455302                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144438152                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2883336                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7413017                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1392283                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14761229                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        64717                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1108969                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30303                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1819                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5249                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3296686                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       694464                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1819                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       526471                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        990182                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82321970                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143420771                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.854183                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70318027                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.198556                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143466135                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179611309                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96445949                       # number of integer regfile writes
system.cpu1.ipc                              0.180068                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.180068                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603386      5.21%      5.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85845163     58.84%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43880516     30.08%     94.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8564241      5.87%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145893454                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4185877                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028691                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 775145     18.52%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3062071     73.15%     91.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               348659      8.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142475931                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1017663501                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143420759                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163824346                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137439989                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145893454                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405700                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14977179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           297624                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           282                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5944155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    721393118                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.202238                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.667199                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          632895066     87.73%     87.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56753909      7.87%     95.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18082608      2.51%     98.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6060091      0.84%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5349232      0.74%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             761181      0.11%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1011995      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             313035      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             166001      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      721393118                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.201979                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23699534                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2279832                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40186764                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12618439                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       722320539                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3639539864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              588877285                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89325016                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25176168                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24607576                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6978451                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               105661                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189877190                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152306631                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102389025                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53337676                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19432788                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1392283                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             53154468                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13064009                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189877178                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23830                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               614                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 51706225                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           610                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   864035856                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300577950                       # The number of ROB writes
system.cpu1.timesIdled                          16797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         24421467                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             20243292                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            46944319                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             560870                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3773721                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26258753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      52413126                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       333045                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       137852                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122501440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8071791                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    245054625                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8209643                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21495211                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5598178                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20556077                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              353                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4760906                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4760903                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21495212                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2134                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     78669238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               78669238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2038674688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2038674688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              544                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26258869                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26258869    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26258869                       # Request fanout histogram
system.membus.respLayer1.occupancy       134839974505                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         80107690466                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    549634187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   807990700.246382                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1897951500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2176536886500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4397073500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    356503034                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       356503034                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    356503034                       # number of overall hits
system.cpu0.icache.overall_hits::total      356503034                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66213822                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66213822                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66213822                       # number of overall misses
system.cpu0.icache.overall_misses::total     66213822                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 860879004997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 860879004997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 860879004997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 860879004997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    422716856                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    422716856                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    422716856                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    422716856                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156639                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156639                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156639                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156639                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13001.499974                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13001.499974                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13001.499974                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13001.499974                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1809                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.326087                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62451187                       # number of writebacks
system.cpu0.icache.writebacks::total         62451187                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3762601                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3762601                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3762601                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3762601                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62451221                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62451221                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62451221                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62451221                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 763306331998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 763306331998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 763306331998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 763306331998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147738                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147738                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147738                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147738                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12222.440487                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12222.440487                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12222.440487                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12222.440487                       # average overall mshr miss latency
system.cpu0.icache.replacements              62451187                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    356503034                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      356503034                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66213822                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66213822                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 860879004997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 860879004997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    422716856                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    422716856                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156639                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156639                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13001.499974                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13001.499974                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3762601                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3762601                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62451221                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62451221                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 763306331998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 763306331998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147738                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147738                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12222.440487                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12222.440487                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          418954023                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62451187                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.708504                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        907884931                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       907884931                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    864496969                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       864496969                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    864496969                       # number of overall hits
system.cpu0.dcache.overall_hits::total      864496969                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     82806831                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      82806831                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     82806831                       # number of overall misses
system.cpu0.dcache.overall_misses::total     82806831                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2338715727003                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2338715727003                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2338715727003                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2338715727003                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    947303800                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    947303800                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    947303800                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    947303800                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087413                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087413                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087413                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087413                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28243.028972                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28243.028972                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28243.028972                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28243.028972                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16514587                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1618379                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           259482                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          14430                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.644442                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   112.153777                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56330738                       # number of writebacks
system.cpu0.dcache.writebacks::total         56330738                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     27937241                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     27937241                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     27937241                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     27937241                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54869590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54869590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54869590                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54869590                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1012073547530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1012073547530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1012073547530                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1012073547530                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057922                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057922                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057922                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057922                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18445.072171                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18445.072171                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18445.072171                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18445.072171                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56330738                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    614993150                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      614993150                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     67562978                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     67562978                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1567825416500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1567825416500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    682556128                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    682556128                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.098985                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.098985                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23205.392404                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23205.392404                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18816470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18816470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48746508                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48746508                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 774737397500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 774737397500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15893.187621                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15893.187621                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249503819                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249503819                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15243853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15243853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 770890310503                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 770890310503                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264747672                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264747672                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.057579                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057579                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50570.568379                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50570.568379                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9120771                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9120771                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6123082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6123082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 237336150030                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 237336150030                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38760.896887                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38760.896887                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4508                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4508                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1443                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1443                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10126500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10126500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.242480                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.242480                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7017.671518                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7017.671518                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1424                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1424                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1334500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1334500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003193                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003193                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 70236.842105                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70236.842105                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       703000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       703000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026222                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026222                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4564.935065                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4564.935065                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       549000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       549000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026222                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026222                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3564.935065                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3564.935065                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333646                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333646                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468207                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468207                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127321271000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127321271000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801853                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801853                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386182                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386182                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86718.882964                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86718.882964                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468207                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468207                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125853064000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125853064000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386182                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386182                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85718.882964                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85718.882964                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995642                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          923177941                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56337543                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.386550                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995642                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1958572529                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1958572529                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62366614                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            51959539                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16943                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              805450                       # number of demand (read+write) hits
system.l2.demand_hits::total                115148546                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62366614                       # number of overall hits
system.l2.overall_hits::.cpu0.data           51959539                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16943                       # number of overall hits
system.l2.overall_hits::.cpu1.data             805450                       # number of overall hits
system.l2.overall_hits::total               115148546                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             84606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4368564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2894566                       # number of demand (read+write) misses
system.l2.demand_misses::total                7353962                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            84606                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4368564                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6226                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2894566                       # number of overall misses
system.l2.overall_misses::total               7353962                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7957602968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 473687078979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    661629472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 328254069005                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     810560380424                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7957602968                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 473687078979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    661629472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 328254069005                       # number of overall miss cycles
system.l2.overall_miss_latency::total    810560380424                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62451220                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56328103                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3700016                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122502508                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62451220                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56328103                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3700016                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122502508                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001355                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.077556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.268721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.782312                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060031                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001355                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.077556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.268721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.782312                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060031                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94054.830248                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108430.843403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 106268.787665                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113403.553073                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110220.909548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94054.830248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108430.843403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 106268.787665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113403.553073                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110220.909548                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2505507                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     75788                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.059416                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  18227234                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5598178                       # number of writebacks
system.l2.writebacks::total                   5598178                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         312184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         128076                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              440530                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        312184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        128076                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             440530                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        84403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4056380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2766490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6913432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        84403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4056380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2766490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19629021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26542453                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7102356968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 407562827400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    596366472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 287933773882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 703195324722                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7102356968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 407562827400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    596366472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 287933773882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1886041067758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2589236392480                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.072013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.265829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.747697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.072013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.265829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.747697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.216669                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84148.157862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100474.518512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96828.457867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104079.094406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101714.361944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84148.157862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100474.518512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96828.457867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104079.094406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96084.316572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97550.757365                       # average overall mshr miss latency
system.l2.replacements                       34030484                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13407171                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13407171                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13407171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13407171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108800652                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108800652                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108800652                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108800652                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19629021                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19629021                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1886041067758                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1886041067758                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96084.316572                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96084.316572                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 68                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       152500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.826923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.860759                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2127.906977                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         2440                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2242.647059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       859000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       497000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1356000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.826923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.860759                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19976.744186                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19880                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19941.176471                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        79500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       138000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4767248                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           360726                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5127974                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2820609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2138531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4959140                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 298805954922                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 229757999435                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  528563954357                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7587857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2499257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10087114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.371727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.855667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.491631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105936.680668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107437.301323                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106583.793633                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       141440                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        60376                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           201816                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2679169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2078155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4757324                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 259339634005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 202774461308                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 462114095313                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.353086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.831509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.471624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96798.534921                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97574.272038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97137.402311                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62366614                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16943                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62383557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        84606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            90832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7957602968                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    661629472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8619232440                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62451220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62474389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001355                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.268721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94054.830248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 106268.787665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94892.025277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           270                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        84403                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        90562                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7102356968                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    596366472                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7698723440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.265829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84148.157862                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96828.457867                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85010.528036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     47192291                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       444724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          47637015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1547955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       756035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2303990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 174881124057                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  98496069570                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 273377193627                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48740246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1200759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      49941005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.629631                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112975.586536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130279.774838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118653.810836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       170744                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        67700                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       238444                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1377211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       688335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2065546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 148223193395                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  85159312574                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 233382505969                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.573250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041360                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107625.624102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 123717.830089                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 112988.287828                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          327                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          111                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               438                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2123                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          599                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2722                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     42984904                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      8350933                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     51335837                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2450                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          710                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3160                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.866531                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.843662                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.861392                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20247.246350                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13941.457429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18859.602131                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          494                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           95                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          589                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1629                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          504                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2133                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     32615930                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     10323959                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     42939889                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.664898                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.709859                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.675000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20022.056476                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20484.045635                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20131.218472                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999958                       # Cycle average of tags in use
system.l2.tags.total_refs                   263612617                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  34031510                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.746133                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.005986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.322053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.723791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.984620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.954238                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.421969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.167559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.327410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1991740254                       # Number of tag accesses
system.l2.tags.data_accesses               1991740254                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5401856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     259940544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        394176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     177183936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1237470784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1680391296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5401856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       394176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5796032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    358283392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       358283392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          84404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4061571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2768499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     19335481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26256114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5598178                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5598178                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2476854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        119187719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           180737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81242229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    567404060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             770491600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2476854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       180737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2657592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164279799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164279799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164279799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2476854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       119187719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          180737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81242229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    567404060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            934771399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5474712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     84402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3905636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2691406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  19313924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016727713250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335558                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335558                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            42838440                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5156909                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    26256115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5598178                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26256115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5598178                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 254588                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                123466                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1384423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1391904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1390556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1626886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3112137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1786544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1693862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1616350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1541749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1744628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1517642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1492583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1433944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1417767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1428790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1421762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            290569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            344730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            401487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            408863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            410182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            375351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            415997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           357589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           351885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           320276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           305577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           315110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           307335                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1202992763594                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               130007635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1690521394844                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46266.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65016.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21071434                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2921941                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26256115                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5598178                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3658410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3740846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2707322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2017110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1489887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1422125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1354493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1256358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1113641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  941423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1013040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2375058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 954318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 514286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 460771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 415415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 347770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 193614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 131014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 231636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 284802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 308352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 319779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 330538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 335695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 343013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 357811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 346798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 343842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 334024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 322724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 321790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  17045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  20926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  23571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  24298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  23139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  22633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  21953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  20545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  20227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  21529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7482824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.212979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.687781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.045746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2869052     38.34%     38.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2172688     29.04%     67.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       526726      7.04%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       351537      4.70%     79.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       416300      5.56%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       328869      4.39%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       181144      2.42%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        79183      1.06%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       557325      7.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7482824                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.487045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1065.196570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       335557    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-622591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335558                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.315168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.293702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.882203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           289800     86.36%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6615      1.97%     88.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26367      7.86%     96.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7983      2.38%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2832      0.84%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1145      0.34%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              488      0.15%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              214      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               76      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335558                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1664097728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                16293632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               350379840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1680391360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            358283392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       763.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    770.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2180933948500                       # Total gap between requests
system.mem_ctrls.avgGap                      68465.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5401728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    249960704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       394176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    172249984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1236091136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    350379840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2476795.766892455518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 114611771.188156470656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 180737.247082896531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 78979917.392821922898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 566771465.193746685982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160655868.736162930727                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        84404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4061571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2768499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     19335482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5598178                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3593810851                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 240317684627                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    337030479                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 173373996996                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1272898871891                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52581996199041                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42578.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59168.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54721.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62623.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65832.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9392698.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26197017000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13924025775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         85671896100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14350406400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172160664000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     439410893280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     467448414720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1219163317275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.009736                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1209961947596                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72826000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 898146012404                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27230439180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14473291305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         99979006680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14227449300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172160664000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     695222614860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     252028017600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1275321482925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.759331                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 647244009642                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72826000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1460863950358                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20443303955.056179                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99384284160.065750                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 782714167000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   361479908000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1819454052000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21064909                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21064909                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21064909                       # number of overall hits
system.cpu1.icache.overall_hits::total       21064909                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25914                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25914                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25914                       # number of overall misses
system.cpu1.icache.overall_misses::total        25914                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    972711000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    972711000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    972711000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    972711000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21090823                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21090823                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21090823                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21090823                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001229                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001229                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001229                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001229                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 37536.119472                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37536.119472                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 37536.119472                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37536.119472                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23137                       # number of writebacks
system.cpu1.icache.writebacks::total            23137                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2745                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2745                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2745                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2745                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23169                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23169                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23169                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23169                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    883688000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    883688000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    883688000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    883688000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001099                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001099                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001099                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001099                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 38140.964219                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38140.964219                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 38140.964219                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38140.964219                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23137                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21064909                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21064909                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25914                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25914                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    972711000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    972711000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21090823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21090823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001229                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001229                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 37536.119472                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37536.119472                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2745                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2745                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23169                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23169                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    883688000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    883688000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001099                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001099                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 38140.964219                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38140.964219                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.205725                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20599588                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23137                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           890.330985                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        319770500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.205725                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975179                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975179                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42204815                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42204815                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37565656                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37565656                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37565656                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37565656                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8883946                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8883946                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8883946                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8883946                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 924469455882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 924469455882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 924469455882                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 924469455882                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46449602                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46449602                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46449602                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46449602                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191260                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191260                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191260                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191260                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 104060.679329                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104060.679329                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 104060.679329                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104060.679329                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4720346                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1155377                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            65445                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9046                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.126916                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   127.722419                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3700841                       # number of writebacks
system.cpu1.dcache.writebacks::total          3700841                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6525853                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6525853                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6525853                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6525853                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2358093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2358093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2358093                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2358093                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 226400587331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 226400587331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 226400587331                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 226400587331                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050767                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050767                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050767                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050767                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96010.033248                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96010.033248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96010.033248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96010.033248                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3700841                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33160748                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33160748                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5166911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5166911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 499847136500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 499847136500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38327659                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38327659                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134809                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134809                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96740.032197                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96740.032197                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3965588                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3965588                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1201323                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1201323                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 106270017000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 106270017000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031344                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031344                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88460.819447                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88460.819447                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4404908                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4404908                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3717035                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3717035                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 424622319382                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 424622319382                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121943                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121943                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.457653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.457653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114236.836452                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114236.836452                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2560265                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2560265                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1156770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1156770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 120130570331                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 120130570331                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142425                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142425                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103850.005041                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103850.005041                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7582500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7582500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.323232                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.323232                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47390.625000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47390.625000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.088889                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.088889                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75056.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75056.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       582500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       582500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.251101                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.251101                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5109.649123                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5109.649123                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       470500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       470500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.251101                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.251101                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4127.192982                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4127.192982                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        39500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        39500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451709                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451709                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349866                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349866                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119980208000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119980208000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355081                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355081                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88883.050614                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88883.050614                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349866                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349866                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118630342000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118630342000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355081                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355081                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87883.050614                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87883.050614                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.402801                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43724708                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3707857                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.792447                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        319782000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.402801                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.918838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.918838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104212136                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104212136                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2180933960000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112416452                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19005349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109098726                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28432306                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         33582136                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             363                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            629                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10100233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10100233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62474389                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     49942064                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3160                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3160                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187353626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    168999316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11109713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367532130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7993753984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7210165824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2963584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473654528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15680537920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        67627342                       # Total snoops (count)
system.tol2bus.snoopTraffic                 359190976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        190148581                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045740                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.213271                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              181623197     95.52%     95.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8355834      4.39%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 167029      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2521      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          190148581                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       245046839104                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84513526629                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93695213656                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5562495471                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34798909                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2456673000500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 405371                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731580                       # Number of bytes of host memory used
host_op_rate                                   407421                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6781.57                       # Real time elapsed on the host
host_tick_rate                               40660074                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749047673                       # Number of instructions simulated
sim_ops                                    2762951104                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.275739                       # Number of seconds simulated
sim_ticks                                275739040500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.442137                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26426592                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29880092                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           649121                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39553300                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3397129                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3404949                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7820                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55039300                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3040                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1886                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           572804                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774772                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10295088                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297360                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12398909                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200746268                       # Number of instructions committed
system.cpu0.commit.committedOps             203893417                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    545916808                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.373488                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.291135                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    472692566     86.59%     86.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     30653888      5.62%     92.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     16560666      3.03%     95.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9832162      1.80%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3428203      0.63%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       520034      0.10%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1591382      0.29%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       342819      0.06%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10295088      1.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    545916808                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999304                       # Number of function calls committed.
system.cpu0.commit.int_insts                191307092                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868802                       # Number of loads committed
system.cpu0.commit.membars                    4721179                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721310      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149004917     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870536     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219174      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203893417                       # Class of committed instruction
system.cpu0.commit.refs                      50089928                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200746268                       # Number of Instructions Simulated
system.cpu0.committedOps                    203893417                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.741488                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.741488                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            439514278                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                76397                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25934051                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218145854                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                22317501                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 80798608                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                573569                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               151657                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4672356                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55039300                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34492410                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    510635449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               140684                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     220045071                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1299772                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100009                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36590968                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29823721                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.399832                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         547876312                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.407380                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.831030                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               405545631     74.02%     74.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                82896904     15.13%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47636450      8.69%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8539544      1.56%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   55746      0.01%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1608246      0.29%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   17061      0.00%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575195      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1535      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           547876312                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      736                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1404                       # number of floating regfile writes
system.cpu0.idleCycles                        2467248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              582925                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52674457                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.388920                       # Inst execution rate
system.cpu0.iew.exec_refs                    54238806                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4724461                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               28658055                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             48985415                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576767                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            90886                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4885131                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216117558                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49514345                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           347044                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214039864                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                300182                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             78856184                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                573569                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             79383765                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       554917                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          277852                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          163                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          486                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16190                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3116613                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       664005                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           486                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       425262                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        157663                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                165535183                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212085479                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748848                       # average fanout of values written-back
system.cpu0.iew.wb_producers                123960768                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.385369                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212184784                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277472314                       # number of integer regfile reads
system.cpu0.int_regfile_writes              154954232                       # number of integer regfile writes
system.cpu0.ipc                              0.364765                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.364765                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721695      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155216627     72.40%     74.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27425      0.01%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49502      0.02%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                319      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                53      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49645443     23.16%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4724452      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1142      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214386907                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1815                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3578                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1736                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2919                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     625735                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002919                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 512681     81.93%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      8      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     81.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                111046     17.75%     99.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1948      0.31%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               36      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             210289132                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         977302654                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212083743                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        228339244                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 209819165                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214386907                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298393                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12224144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            30370                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1033                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5400579                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    547876312                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.391305                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.924849                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          426352714     77.82%     77.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           68597832     12.52%     90.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           34295704      6.26%     96.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6468028      1.18%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7521886      1.37%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1150446      0.21%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2763321      0.50%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             437165      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             289216      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      547876312                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.389551                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2507590                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          777479                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            48985415                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4885131                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1186                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       550343560                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1134523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              110411108                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148752368                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2223927                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                24154143                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              58038358                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               155372                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282283728                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             216996222                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158617319                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 83110552                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3855671                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                573569                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             66677022                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9864956                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              791                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282282937                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     262949918                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574595                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15608087                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574472                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   751909574                       # The number of ROB reads
system.cpu0.rob.rob_writes                  434647119                       # The number of ROB writes
system.cpu0.timesIdled                          89263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  385                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.197746                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27869347                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31244452                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           983372                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40722195                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3072400                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3073053                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             653                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56256245                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          493                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1513                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981422                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334728                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9639468                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297086                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19457475                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193454410                       # Number of instructions committed
system.cpu1.commit.committedOps             196601778                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    496092129                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.396301                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.317241                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    424358473     85.54%     85.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30602249      6.17%     91.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16102169      3.25%     94.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9660116      1.95%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3169975      0.64%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       677227      0.14%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1544100      0.31%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       338352      0.07%     98.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9639468      1.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    496092129                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123251                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018226                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43434002                       # Number of loads committed
system.cpu1.commit.membars                    4721403                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721403      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144540565     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435515     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904119      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196601778                       # Class of committed instruction
system.cpu1.commit.refs                      47339634                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193454410                       # Number of Instructions Simulated
system.cpu1.committedOps                    196601778                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.582399                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.582399                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            385351067                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2177                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27090152                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             219358310                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22332023                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 86132278                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981746                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2528                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4327629                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56256245                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34751403                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    462949855                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95128                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     223184592                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1967392                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.112608                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35191192                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30941747                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.446748                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         499124743                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.453462                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.861180                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               354605624     71.05%     71.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84046604     16.84%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48380597      9.69%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8942826      1.79%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  196833      0.04%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1377794      0.28%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     233      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573870      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     362      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           499124743                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         451661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1023779                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52578339                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.422080                       # Inst execution rate
system.cpu1.iew.exec_refs                    51699290                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946362                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               30442149                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48434601                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1576061                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           141385                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4076151                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          215780215                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47752928                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           700761                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            210861136                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                325930                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             56842806                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981746                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             57361209                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       252464                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1539                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5000599                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       170519                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            31                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       718695                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305084                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                163258248                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209180794                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.744256                       # average fanout of values written-back
system.cpu1.iew.wb_producers                121505891                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.418716                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     209405577                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               273472476                       # number of integer regfile reads
system.cpu1.int_regfile_writes              152803541                       # number of integer regfile writes
system.cpu1.ipc                              0.387237                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.387237                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721709      2.23%      2.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            154944032     73.24%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  86      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            47950489     22.66%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945485      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             211561897                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     614347                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002904                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 566544     92.22%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     92.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 47772      7.78%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   31      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             207454535                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         922937474                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209180794                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        234958676                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 209482536                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                211561897                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297679                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19178437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74590                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           593                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8664020                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    499124743                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.423866                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.952517                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          379859267     76.11%     76.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65487149     13.12%     89.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           35722016      7.16%     96.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6381771      1.28%     97.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7074168      1.42%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1360099      0.27%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2577625      0.52%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             378698      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             283950      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      499124743                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.423483                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2377524                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          750076                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48434601                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4076151                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    306                       # number of misc regfile reads
system.cpu1.numCycles                       499576404                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    51817235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92785641                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777533                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2377275                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24135495                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              38978401                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               283752                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            283272021                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             217493390                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159044738                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 88034321                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3806586                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981746                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             47601988                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16267205                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       283272021                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     245585552                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574527                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13373941                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574519                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   702510614                       # The number of ROB reads
system.cpu1.rob.rob_writes                  435299273                       # The number of ROB writes
system.cpu1.timesIdled                           4782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         22908665                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             13245882                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            37648547                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              56890                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2834680                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24298551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      48484863                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       274040                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       155827                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7364702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5469670                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14741738                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5625497                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           24237429                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       506345                       # Transaction distribution
system.membus.trans_dist::CleanEvict         23680138                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1015                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            725                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59211                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59202                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      24237429                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     72781494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               72781494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1587390464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1587390464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1552                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24298380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24298380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24298380                       # Request fanout histogram
system.membus.respLayer1.occupancy       123862235874                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         54515106508                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   275739040500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   275739040500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 80                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14182037.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15854431.992343                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           40    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        42000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     38191000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   275171759000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    567281500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34350526                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34350526                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34350526                       # number of overall hits
system.cpu0.icache.overall_hits::total       34350526                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       141884                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        141884                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       141884                       # number of overall misses
system.cpu0.icache.overall_misses::total       141884                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3070894000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3070894000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3070894000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3070894000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34492410                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34492410                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34492410                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34492410                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004113                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004113                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004113                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004113                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21643.694849                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21643.694849                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21643.694849                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21643.694849                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1194                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107007                       # number of writebacks
system.cpu0.icache.writebacks::total           107007                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34878                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34878                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34878                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34878                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107006                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107006                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107006                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107006                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2619816000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2619816000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2619816000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2619816000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003102                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003102                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003102                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003102                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24482.888810                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24482.888810                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24482.888810                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24482.888810                       # average overall mshr miss latency
system.cpu0.icache.replacements                107007                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34350526                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34350526                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       141884                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       141884                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3070894000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3070894000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34492410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34492410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004113                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004113                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21643.694849                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21643.694849                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34878                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34878                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107006                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107006                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2619816000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2619816000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24482.888810                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24482.888810                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34457763                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107039                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           321.917834                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69091827                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69091827                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40015919                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40015919                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40015919                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40015919                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8823013                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8823013                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8823013                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8823013                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 685514695725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 685514695725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 685514695725                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 685514695725                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48838932                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48838932                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48838932                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48838932                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.180655                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.180655                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.180655                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.180655                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77696.212816                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77696.212816                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77696.212816                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77696.212816                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     46624614                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1478                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           694826                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             21                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.102575                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.380952                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4112615                       # number of writebacks
system.cpu0.dcache.writebacks::total          4112615                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4729817                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4729817                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4729817                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4729817                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4093196                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4093196                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4093196                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4093196                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 372164018514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 372164018514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 372164018514                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 372164018514                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083810                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083810                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083810                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083810                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90922.598995                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90922.598995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90922.598995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90922.598995                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4112615                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     38372446                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38372446                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      7821025                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7821025                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 606573114000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 606573114000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46193471                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46193471                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.169310                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.169310                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77556.728690                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77556.728690                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3834283                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3834283                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3986742                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3986742                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 364745469000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 364745469000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086305                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086305                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91489.609561                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91489.609561                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1643473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1643473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1001988                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1001988                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78941581725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78941581725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645461                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645461                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.378757                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.378757                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78784.957230                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78784.957230                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       895534                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       895534                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106454                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106454                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7418549514                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7418549514                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040240                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040240                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69687.841828                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69687.841828                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553631                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553631                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20359                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20359                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    531566500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    531566500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1573990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1573990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012935                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012935                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26109.656663                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26109.656663                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          104                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20255                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20255                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    504857000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    504857000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012869                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012869                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24925.055542                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24925.055542                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573374                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573374                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          405                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          405                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2755000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2755000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573779                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573779                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000257                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000257                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6802.469136                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6802.469136                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          405                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          405                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2350000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2350000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000257                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5802.469136                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5802.469136                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          919                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            919                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          967                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          967                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10975000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10975000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1886                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1886                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.512725                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.512725                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11349.534643                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11349.534643                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          967                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          967                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10008000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10008000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.512725                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.512725                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10349.534643                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10349.534643                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997142                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           47259805                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4113900                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.487835                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997142                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999911                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999911                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108091042                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108091042                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               91711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1120409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              825787                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2039019                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              91711                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1120409                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1112                       # number of overall hits
system.l2.overall_hits::.cpu1.data             825787                       # number of overall hits
system.l2.overall_hits::total                 2039019                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15296                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2991852                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3648                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2270304                       # number of demand (read+write) misses
system.l2.demand_misses::total                5281100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15296                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2991852                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3648                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2270304                       # number of overall misses
system.l2.overall_misses::total               5281100                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1326298998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 351442725282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    319112998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 279738878472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     632827015750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1326298998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 351442725282                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    319112998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 279738878472                       # number of overall miss cycles
system.l2.overall_miss_latency::total    632827015750                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107007                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4112261                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3096091                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7320119                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107007                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4112261                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3096091                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7320119                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.142944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.727544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.766387                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.733281                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.721450                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.142944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.727544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.766387                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.733281                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.721450                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86708.878007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 117466.614419                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87476.150768                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123216.484873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119828.637168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86708.878007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 117466.614419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87476.150768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123216.484873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119828.637168                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4055570                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    274934                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      14.751068                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  18103994                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              506345                       # number of writebacks
system.l2.writebacks::total                    506345                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         243859                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         100904                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              344920                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        243859                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        100904                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             344920                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2747993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2169400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4936180                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2747993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2169400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19447288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24383468                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1167964498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 307051574405                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    281294498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 251003200137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 559504033538                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1167964498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 307051574405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    281294498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 251003200137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1861754480299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2421258513837                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.141935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.668244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.756092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.700690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.674331                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.141935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.668244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.756092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.700690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      3.331021                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76900.480511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 111736.665415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78159.071409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115701.668727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113347.575157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76900.480511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 111736.665415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78159.071409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115701.668727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95733.373224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99299.185573                       # average overall mshr miss latency
system.l2.replacements                       29717528                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560562                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6490059                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6490059                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6490059                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6490059                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19447288                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19447288                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1861754480299                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1861754480299                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95733.373224                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95733.373224                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   38                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                144                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        92000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.724138                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.791209                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1533.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1797.619048                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1215000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1687499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2902499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.724138                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.791209                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20089.273810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20156.243056                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        91500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        91500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.744681                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.806452                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2614.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1830                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       712500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       302500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1015000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.744681                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.806452                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20300                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            42642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            40279                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 82921                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          63765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          59824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              123589                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6791621496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6440554999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13232176495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.599256                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.597624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.598465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106510.177935                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107658.381235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107065.972659                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        32579                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        31920                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            64499                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        31186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        27904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59090                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3771934499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3513489500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7285423999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.293082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.278753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.286136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 120949.608767                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 125913.471187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123293.687578                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         91711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              92823                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3648                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18944                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1326298998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    319112998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1645411996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107007                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         111767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.142944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.766387                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.169495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86708.878007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87476.150768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86856.629856                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          108                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           157                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3599                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1167964498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    281294498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1449258996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.141935                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.756092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.168091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76900.480511                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78159.071409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77141.587055                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1077767                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       785508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1863275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2928087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2210480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5138567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 344651103786                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 273298323473                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 617949427259                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4005854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7001842                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.730952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.737813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.733888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117705.212921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123637.546358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120257.150925                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       211280                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        68984                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       280264                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2716807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2141496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4858303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 303279639906                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 247489710637                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 550769350543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.678209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.714788                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.693861                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 111630.910810                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115568.607477                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113366.611869                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data        19999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        19999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        19999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        19999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                    33386660                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29717593                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.123464                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.691699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.031285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.718965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.733320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    46.818473                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.167058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.058109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.731539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 144685697                       # Number of tag accesses
system.l2.tags.data_accesses                144685697                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        972032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     176073984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        230400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     138893504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1238814464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1554984384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       972032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       230400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1202432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32406080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32406080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2751156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2170211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     19356476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24296631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       506345                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             506345                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3525188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        638552973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           835573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        503713597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4492706081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5639333412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3525188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       835573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4360761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      117524453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            117524453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      117524453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3525188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       638552973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          835573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       503713597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4492706081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5756857865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    501980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2742582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2164852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  19350715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011218814500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32467716                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             475478                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24296631                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     506345                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24296631                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   506345                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19694                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4365                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1442342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1448666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1467753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1486072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1356064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1582513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1800621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1723542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1571813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1629064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1505209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1426080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1471175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1423617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1466560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1475846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30772                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1148147624013                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               121384685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1603340192763                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47293.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66043.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21146239                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  471118                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24296631                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               506345                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1400486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1504946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1396584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1400130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1408519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1427879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1430537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1405422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1338807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1269721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1569098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3581646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2428304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 867639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 700618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 548089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 377208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 202823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  14926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3161577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    501.602414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   334.775063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.787721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       339682     10.74%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       876870     27.74%     38.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       248026      7.85%     46.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       221827      7.02%     53.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       298661      9.45%     62.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       155787      4.93%     67.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        90736      2.87%     70.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        64436      2.04%     72.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       865552     27.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3161577                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     798.718572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    160.899558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15139.025391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30379     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            9      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127            7      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30395                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.515578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.482072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.112767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23579     77.58%     77.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              948      3.12%     80.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4252     13.99%     94.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1016      3.34%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              282      0.93%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              124      0.41%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      0.25%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               61      0.20%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30395                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1553723968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1260416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32127424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1554984384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32406080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5634.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       116.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5639.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    117.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        44.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    44.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  275739036500                       # Total gap between requests
system.mem_ctrls.avgGap                      11117.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       972032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    175525248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       230400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    138550528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1238445760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32127424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3525188.157024866901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 636562917.176031947136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 835572.647174711572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 502469754.550408005714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4491368932.575943946838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116513874.646633520722                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2751156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2170211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     19356476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       506345                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    537823038                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 192706325895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    131148131                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 160685832896                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1249279062803                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6762248113458                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35411.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70045.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36430.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74041.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64540.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13355021.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11052541500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5874576510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         85461258960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307108880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21766860960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     116104588770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8111506560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       249678442140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        905.488181                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  19872574674                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9207640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 246658825826                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11521075440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6123608205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         87876071220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1313284140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21766860960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     117845189790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6645737280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       253091827035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        917.867222                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16070725394                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9207640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 250460675106                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                412                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    125366867.149758                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   245713420.832144                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          207    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    823880000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   249788099000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  25950941500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34746309                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34746309                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34746309                       # number of overall hits
system.cpu1.icache.overall_hits::total       34746309                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5094                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5094                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5094                       # number of overall misses
system.cpu1.icache.overall_misses::total         5094                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    362173500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    362173500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    362173500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    362173500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34751403                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34751403                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34751403                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34751403                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71098.056537                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71098.056537                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71098.056537                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71098.056537                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4760                       # number of writebacks
system.cpu1.icache.writebacks::total             4760                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          334                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          334                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          334                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          334                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4760                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4760                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4760                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4760                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    339091500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    339091500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    339091500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    339091500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000137                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000137                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71237.710084                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71237.710084                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71237.710084                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71237.710084                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4760                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34746309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34746309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5094                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5094                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    362173500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    362173500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34751403                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34751403                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71098.056537                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71098.056537                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          334                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4760                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4760                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    339091500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    339091500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71237.710084                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71237.710084                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35239559                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4792                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7353.831177                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69507566                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69507566                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     39831942                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39831942                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     39831942                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39831942                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8021340                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8021340                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8021340                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8021340                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 637376070997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 637376070997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 637376070997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 637376070997                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47853282                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47853282                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47853282                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47853282                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.167624                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.167624                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.167624                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.167624                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79460.049193                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79460.049193                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79460.049193                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79460.049193                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     24671911                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10543                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           307958                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            102                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.114532                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   103.362745                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3095737                       # number of writebacks
system.cpu1.dcache.writebacks::total          3095737                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4947686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4947686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4947686                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4947686                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3073654                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3073654                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3073654                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3073654                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 295655198500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 295655198500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 295655198500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 295655198500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064231                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064231                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064231                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064231                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96190.136723                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96190.136723                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96190.136723                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96190.136723                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3095737                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38483148                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38483148                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7039879                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7039879                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 559886656000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 559886656000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45523027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45523027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154644                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154644                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79530.721480                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79530.721480                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4066244                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4066244                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2973635                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2973635                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 288636488500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 288636488500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065322                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065322                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97065.204203                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97065.204203                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1348794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1348794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       981461                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       981461                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  77489414997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  77489414997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330255                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330255                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421182                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421182                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78953.127019                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78953.127019                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       881442                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       881442                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       100019                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       100019                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7018710000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7018710000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042922                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042922                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70173.766984                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70173.766984                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550654                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550654                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23333                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23333                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    584212000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    584212000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1573987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1573987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014824                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014824                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25038.014829                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25038.014829                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23224                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23224                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    554363000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    554363000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014755                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014755                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23870.263520                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23870.263520                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573514                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573514                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          332                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          332                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1763000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1763000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000211                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000211                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5310.240964                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5310.240964                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          332                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          332                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1431000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1431000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000211                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4310.240964                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4310.240964                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          513                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            513                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1000                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1000                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     12839000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     12839000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1513                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1513                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.660939                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.660939                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data        12839                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total        12839                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1000                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1000                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     11839000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     11839000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.660939                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.660939                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data        11839                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total        11839                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.946676                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           46056452                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3097430                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.869247                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.946676                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998334                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998334                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105102659                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105102659                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 275739040500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7115617                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1066907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6759556                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        29211183                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         34252210                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1050                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           737                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1787                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207420                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        111767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7003850                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       321021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12339823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9290184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21965308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13696896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    526392128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       609280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396276928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936975232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        63974200                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32592896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         71350146                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.084912                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.286479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65447456     91.73%     91.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5746863      8.05%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 155827      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           71350146                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14736476838                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6173963134                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         160531957                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4649065891                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7163952                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
