# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \dynports 1
attribute \src "dut.sv:1.1-32.10"
module \mul_signed_async
  parameter \M 8
  parameter \N 6
  wire width 8 $0\a_reg
  wire width 6 $0\b_reg
  wire width 14 $0\p
  wire width 14 $auto$expression.cpp:551:import_operation$1
  attribute \src "dut.sv:1.40-1.41"
  wire width 8 input 4 \a
  attribute \reg 1
  attribute \src "dut.sv:11.24-11.29"
  wire width 8 signed \a_reg
  attribute \src "dut.sv:1.43-1.44"
  wire width 6 input 5 \b
  attribute \reg 1
  attribute \src "dut.sv:12.24-12.29"
  wire width 6 signed \b_reg
  attribute \src "dut.sv:1.26-1.29"
  wire input 1 \clk
  attribute \src "dut.sv:1.36-1.38"
  wire input 3 \en
  attribute \src "dut.sv:1.46-1.47"
  wire width 14 output 6 signed \p
  attribute \src "dut.sv:1.31-1.34"
  wire input 2 \rst
  cell $mul $auto$expression.cpp:568:import_operation$2
    parameter \A_SIGNED 1
    parameter \A_WIDTH 8
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 14
    connect \A \a_reg
    connect \B \b_reg
    connect \Y $auto$expression.cpp:551:import_operation$1
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:18.5-30.8"
  process $proc$dut.sv:18$1
    assign $0\a_reg \a_reg
    assign $0\b_reg \b_reg
    assign $0\p \p
    attribute \src "dut.sv:11.9-15.12"
    switch \rst
      attribute \src "dut.sv:11.13-11.19"
      case 1'1
        assign $0\a_reg 8'00000000
        assign $0\b_reg 6'000000
        assign $0\p 14'00000000000000
      attribute \src "dut.sv:13.13-13.17"
      case 
        attribute \src "dut.sv:25.14-29.12"
        switch \en
          attribute \src "dut.sv:25.14-29.12"
          case 1'1
            assign $0\a_reg \a
            assign $0\b_reg \b
            assign $0\p $auto$expression.cpp:551:import_operation$1
          attribute \src "dut.sv:25.14-29.12"
          case 
        end
    end
    sync posedge \clk
      update \a_reg $0\a_reg
      update \b_reg $0\b_reg
      update \p $0\p
    sync posedge \rst
      update \a_reg $0\a_reg
      update \b_reg $0\b_reg
      update \p $0\p
  end
end
