<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fpga_project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ROM_23256.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ROM_23256.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_23256.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ROM_23256.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ROM_23256.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ROM_23256.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ROM_23256_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_23256_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ROM_23256_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ROM_23256_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRAM_8K.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SRAM_8K.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SRAM_8K.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SRAM_8K_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRAM_8K_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="WF1772IP_TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="WF1772IP_TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="WF1772IP_TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="WF1772IP_TOP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WF1772IP_TOP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="WF1772IP_TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="WF1772IP_TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="WF1772IP_TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="WF1772IP_TOP_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WF1772IP_TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chip_6502.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="chip_6502.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="chip_6502.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="chip_6502.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="chip_6502.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clock_gen.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clock_gen_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ram_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ram_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rom_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rom_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1663617637" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1663617637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663686472" xil_pn:in_ck="-2642357569219973550" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1663686472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="ROM_23256.v"/>
      <outfile xil_pn:name="SRAM_8K.v"/>
      <outfile xil_pn:name="chip_6502.v"/>
      <outfile xil_pn:name="chip_6502_nodes.inc"/>
      <outfile xil_pn:name="clock_gen.v"/>
      <outfile xil_pn:name="clock_test.v"/>
      <outfile xil_pn:name="logic.inc"/>
      <outfile xil_pn:name="ram_test.v"/>
      <outfile xil_pn:name="rom_test.v"/>
      <outfile xil_pn:name="wf1772ip_am_detector.vhd"/>
      <outfile xil_pn:name="wf1772ip_control.vhd"/>
      <outfile xil_pn:name="wf1772ip_crc_logic.vhd"/>
      <outfile xil_pn:name="wf1772ip_digital_pll.vhd"/>
      <outfile xil_pn:name="wf1772ip_pkg.vhd"/>
      <outfile xil_pn:name="wf1772ip_registers.vhd"/>
      <outfile xil_pn:name="wf1772ip_top.vhd"/>
      <outfile xil_pn:name="wf1772ip_top_soc.vhd"/>
      <outfile xil_pn:name="wf1772ip_transceiver.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1663686262" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1494077371173672054" xil_pn:start_ts="1663686262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663686262" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-522809442281859020" xil_pn:start_ts="1663686262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663600406" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-746794402399701837" xil_pn:start_ts="1663600406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663686198" xil_pn:in_ck="-2642357569219973550" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1663686198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="ROM_23256.v"/>
      <outfile xil_pn:name="SRAM_8K.v"/>
      <outfile xil_pn:name="chip_6502.v"/>
      <outfile xil_pn:name="chip_6502_nodes.inc"/>
      <outfile xil_pn:name="clock_gen.v"/>
      <outfile xil_pn:name="clock_test.v"/>
      <outfile xil_pn:name="logic.inc"/>
      <outfile xil_pn:name="ram_test.v"/>
      <outfile xil_pn:name="rom_test.v"/>
      <outfile xil_pn:name="wf1772ip_am_detector.vhd"/>
      <outfile xil_pn:name="wf1772ip_control.vhd"/>
      <outfile xil_pn:name="wf1772ip_crc_logic.vhd"/>
      <outfile xil_pn:name="wf1772ip_digital_pll.vhd"/>
      <outfile xil_pn:name="wf1772ip_pkg.vhd"/>
      <outfile xil_pn:name="wf1772ip_registers.vhd"/>
      <outfile xil_pn:name="wf1772ip_top.vhd"/>
      <outfile xil_pn:name="wf1772ip_top_soc.vhd"/>
      <outfile xil_pn:name="wf1772ip_transceiver.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1663686263" xil_pn:in_ck="-2642357569219973550" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4548175718252921269" xil_pn:start_ts="1663686262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ram_test_beh.prj"/>
      <outfile xil_pn:name="ram_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1663686263" xil_pn:in_ck="3045271155275778508" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2099979621218797650" xil_pn:start_ts="1663686263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ram_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1663600156" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6571885318922209884" xil_pn:start_ts="1663600156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663600156" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-746794402399701837" xil_pn:start_ts="1663600156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663600156" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1663600156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663600156" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6270854396768065510" xil_pn:start_ts="1663600156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663600156" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1663600156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663600156" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1196423712677122493" xil_pn:start_ts="1663600156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663600159" xil_pn:in_ck="4125371801641325455" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3172635960181095906" xil_pn:start_ts="1663600156">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ROM_23256.lso"/>
      <outfile xil_pn:name="ROM_23256.prj"/>
      <outfile xil_pn:name="ROM_23256.syr"/>
      <outfile xil_pn:name="ROM_23256.xst"/>
      <outfile xil_pn:name="ROM_23256_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1663600159" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119236222380350575" xil_pn:start_ts="1663600159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663600160" xil_pn:in_ck="-7453413411503908385" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="8657045424320439779" xil_pn:start_ts="1663600159">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
