#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sat Apr 11 17:25:17 2020
# Process ID: 13332
# Current directory: F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1
# Command line: vivado.exe -log system_axi_ethernet_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_ethernet_0_0.tcl
# Log file: F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/system_axi_ethernet_0_0.vds
# Journal file: F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_axi_ethernet_0_0.tcl -notrace
Command: synth_design -top system_axi_ethernet_0_0 -part xc7z035ffg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 490.758 ; gain = 109.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axi_ethernet_0_0' [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/synth/system_axi_ethernet_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_4bad' [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/synth/bd_4bad.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_4bad_c_counter_binary_0_0' [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_4bad_c_counter_binary_0_0' (1#1) [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_c_counter_binary_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'c_counter_binary_0' of module 'bd_4bad_c_counter_binary_0_0' requires 4 connections, but only 3 given [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/synth/bd_4bad.v:325]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/synth/bd_4bad.v:329]
INFO: [Synth 8-6157] synthesizing module 'bd_4bad_c_shift_ram_0_0' [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_4bad_c_shift_ram_0_0' (2#1) [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_c_shift_ram_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'c_shift_ram_0' of module 'bd_4bad_c_shift_ram_0_0' requires 5 connections, but only 4 given [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/synth/bd_4bad.v:329]
INFO: [Synth 8-6157] synthesizing module 'bd_4bad_eth_buf_0' [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_eth_buf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_4bad_eth_buf_0' (3#1) [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_eth_buf_0_stub.v:6]
WARNING: [Synth 8-350] instance 'eth_buf' of module 'bd_4bad_eth_buf_0' requires 102 connections, but only 97 given [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/synth/bd_4bad.v:334]
INFO: [Synth 8-6157] synthesizing module 'bd_4bad_mac_0' [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_mac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_4bad_mac_0' (4#1) [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_mac_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mac' of module 'bd_4bad_mac_0' requires 56 connections, but only 52 given [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/synth/bd_4bad.v:432]
INFO: [Synth 8-6157] synthesizing module 'bd_4bad_pcs_pma_0' [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_pcs_pma_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_4bad_pcs_pma_0' (5#1) [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_pcs_pma_0_stub.v:5]
WARNING: [Synth 8-350] instance 'pcs_pma' of module 'bd_4bad_pcs_pma_0' requires 44 connections, but only 39 given [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/synth/bd_4bad.v:485]
INFO: [Synth 8-6157] synthesizing module 'bd_4bad_util_vector_logic_0_0' [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_4bad_util_vector_logic_0_0' (6#1) [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/.Xil/Vivado-13332-LAPTOP-8E6RLG3I/realtime/bd_4bad_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_4bad_xlconstant_0_0' [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_8/synth/bd_4bad_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (7#1) [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_4bad_xlconstant_0_0' (8#1) [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_8/synth/bd_4bad_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_4bad_xlconstant_config_val_0' [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_5/synth/bd_4bad_xlconstant_config_val_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_4bad_xlconstant_config_val_0' (9#1) [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_5/synth/bd_4bad_xlconstant_config_val_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_4bad_xlconstant_config_vec_0' [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_4/synth/bd_4bad_xlconstant_config_vec_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 16 - type: integer 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (9#1) [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_4bad_xlconstant_config_vec_0' (10#1) [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_4/synth/bd_4bad_xlconstant_config_vec_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_4bad_xlconstant_phyadd_0' [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_3/synth/bd_4bad_xlconstant_phyadd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized1' [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 3 - type: integer 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized1' (10#1) [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_4bad_xlconstant_phyadd_0' (11#1) [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_3/synth/bd_4bad_xlconstant_phyadd_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_4bad' (12#1) [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/synth/bd_4bad.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ethernet_0_0' (13#1) [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/synth/system_axi_ethernet_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 547.535 ; gain = 166.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 547.535 ; gain = 166.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 547.535 ; gain = 166.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/bd_4bad_eth_buf_0/bd_4bad_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/bd_4bad_eth_buf_0/bd_4bad_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/bd_4bad_mac_0/bd_4bad_mac_0_in_context.xdc] for cell 'inst/mac'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/bd_4bad_mac_0/bd_4bad_mac_0_in_context.xdc] for cell 'inst/mac'
Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/bd_4bad_pcs_pma_0/bd_4bad_pcs_pma_0_in_context.xdc] for cell 'inst/pcs_pma'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/bd_4bad_pcs_pma_0/bd_4bad_pcs_pma_0_in_context.xdc] for cell 'inst/pcs_pma'
Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_6/bd_4bad_c_shift_ram_0_0/bd_4bad_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_6/bd_4bad_c_shift_ram_0_0/bd_4bad_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_7/bd_4bad_c_counter_binary_0_0/bd_4bad_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_7/bd_4bad_c_counter_binary_0_0/bd_4bad_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_9/bd_4bad_util_vector_logic_0_0/bd_4bad_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_9/bd_4bad_util_vector_logic_0_0/bd_4bad_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/synth/system_axi_ethernet_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/synth/system_axi_ethernet_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/system_axi_ethernet_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/system_axi_ethernet_0_0_board.xdc] for cell 'inst'
Parsing XDC File [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.414 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 907.867 ; gain = 1.453
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 907.867 ; gain = 526.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 907.867 ; gain = 526.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/eth_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/pcs_pma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconstant_phyadd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconstant_config_vec. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconstant_config_val. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/c_shift_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/util_vector_logic_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 907.867 ; gain = 526.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 907.867 ; gain = 526.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 907.867 ; gain = 526.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/mac/rx_mac_aclk' to pin 'inst/mac/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/mac/tx_mac_aclk' to pin 'inst/mac/bbstub_tx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/pcs_pma/gtrefclk_bufg_out' to pin 'inst/pcs_pma/bbstub_gtrefclk_bufg_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/pcs_pma/gtrefclk_out' to pin 'inst/pcs_pma/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/pcs_pma/rxuserclk2_out' to pin 'inst/pcs_pma/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/pcs_pma/rxuserclk_out' to pin 'inst/pcs_pma/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/pcs_pma/userclk2_out' to pin 'inst/pcs_pma/bbstub_userclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/pcs_pma/userclk_out' to pin 'inst/pcs_pma/bbstub_userclk_out/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 947.621 ; gain = 566.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 947.695 ; gain = 566.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 957.645 ; gain = 576.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 957.645 ; gain = 576.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 957.645 ; gain = 576.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 957.645 ; gain = 576.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 957.645 ; gain = 576.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 957.645 ; gain = 576.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 957.645 ; gain = 576.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |bd_4bad_c_counter_binary_0_0  |         1|
|2     |bd_4bad_c_shift_ram_0_0       |         1|
|3     |bd_4bad_eth_buf_0             |         1|
|4     |bd_4bad_mac_0                 |         1|
|5     |bd_4bad_pcs_pma_0             |         1|
|6     |bd_4bad_util_vector_logic_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |bd_4bad_c_counter_binary_0_0  |     1|
|2     |bd_4bad_c_shift_ram_0_0       |     1|
|3     |bd_4bad_eth_buf_0             |     1|
|4     |bd_4bad_mac_0                 |     1|
|5     |bd_4bad_pcs_pma_0             |     1|
|6     |bd_4bad_util_vector_logic_0_0 |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+--------------------------+--------------------------------+------+
|      |Instance                  |Module                          |Cells |
+------+--------------------------+--------------------------------+------+
|1     |top                       |                                |   437|
|2     |  inst                    |bd_4bad                         |   437|
|3     |    xlconstant_0          |bd_4bad_xlconstant_0_0          |     0|
|4     |    xlconstant_config_val |bd_4bad_xlconstant_config_val_0 |     0|
|5     |    xlconstant_config_vec |bd_4bad_xlconstant_config_vec_0 |     0|
|6     |    xlconstant_phyadd     |bd_4bad_xlconstant_phyadd_0     |     0|
+------+--------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 957.645 ; gain = 576.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 957.645 ; gain = 216.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 957.645 ; gain = 576.445
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 977.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 981.984 ; gain = 600.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 981.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/system_axi_ethernet_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_ethernet_0_0, cache-ID = 0ac5c06b1f8e7b0f
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 982.313 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.runs/system_axi_ethernet_0_0_synth_1/system_axi_ethernet_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_ethernet_0_0_utilization_synth.rpt -pb system_axi_ethernet_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 11 17:26:04 2020...
