Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  2 15:01:00 2024
| Host         : 1Baris running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file trafficController_timing_summary_routed.rpt -pb trafficController_timing_summary_routed.pb -rpx trafficController_timing_summary_routed.rpx -warn_on_violation
| Design       : trafficController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (71)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: divider/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (71)
-------------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   75          inf        0.000                      0                   75           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 4.087ns (52.789%)  route 3.655ns (47.211%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.976     1.432    state[1]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.124     1.556 r  LA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.679     4.235    LA_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.743 r  LA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.743    LA[0]
    N3                                                                r  LA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.341ns (59.225%)  route 2.989ns (40.775%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.976     1.432    state[1]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.152     1.584 r  LB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.012     3.597    LB_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         3.733     7.330 r  LB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.330    LB[0]
    W3                                                                r  LB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 4.095ns (57.759%)  route 2.995ns (42.241%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.878     1.334    state[2]
    SLICE_X65Y44         LUT3 (Prop_lut3_I0_O)        0.124     1.458 r  LA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.117     3.575    LA_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.090 r  LA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.090    LA[1]
    P1                                                                r  LA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 4.084ns (58.096%)  route 2.945ns (41.904%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.883     1.339    state[2]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.124     1.463 r  LB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.063     3.525    LB_OBUF[1]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.029 r  LB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.029    LB[1]
    U3                                                                r  LB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 2.931ns (50.548%)  route 2.867ns (49.452%))
  Logic Levels:           10  (CARRY4=8 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE                         0.000     0.000 r  divider/counter_reg[1]/C
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  divider/counter_reg[1]/Q
                         net (fo=2, routed)           0.653     1.171    divider/counter_reg[1]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.827 r  divider/counter0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.827    divider/counter0_carry_i_10_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  divider/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.941    divider/counter0_carry_i_9_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  divider/counter0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.055    divider/counter0_carry__0_i_3_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.169 r  divider/counter0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.169    divider/counter0_carry__0_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.283 r  divider/counter0_carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.283    divider/counter0_carry__1_i_7_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  divider/counter0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.397    divider/counter0_carry__1_i_8_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 f  divider/counter0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     3.547    divider/p_0_in[26]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.303     3.850 r  divider/counter0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     3.850    divider/counter0_carry__2_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.400 r  divider/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.398     5.798    divider/clear
    SLICE_X64Y40         FDRE                                         r  divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 2.931ns (50.548%)  route 2.867ns (49.452%))
  Logic Levels:           10  (CARRY4=8 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE                         0.000     0.000 r  divider/counter_reg[1]/C
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  divider/counter_reg[1]/Q
                         net (fo=2, routed)           0.653     1.171    divider/counter_reg[1]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.827 r  divider/counter0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.827    divider/counter0_carry_i_10_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  divider/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.941    divider/counter0_carry_i_9_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  divider/counter0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.055    divider/counter0_carry__0_i_3_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.169 r  divider/counter0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.169    divider/counter0_carry__0_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.283 r  divider/counter0_carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.283    divider/counter0_carry__1_i_7_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  divider/counter0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.397    divider/counter0_carry__1_i_8_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 f  divider/counter0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     3.547    divider/p_0_in[26]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.303     3.850 r  divider/counter0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     3.850    divider/counter0_carry__2_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.400 r  divider/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.398     5.798    divider/clear
    SLICE_X64Y40         FDRE                                         r  divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 2.931ns (50.548%)  route 2.867ns (49.452%))
  Logic Levels:           10  (CARRY4=8 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE                         0.000     0.000 r  divider/counter_reg[1]/C
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  divider/counter_reg[1]/Q
                         net (fo=2, routed)           0.653     1.171    divider/counter_reg[1]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.827 r  divider/counter0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.827    divider/counter0_carry_i_10_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  divider/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.941    divider/counter0_carry_i_9_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  divider/counter0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.055    divider/counter0_carry__0_i_3_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.169 r  divider/counter0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.169    divider/counter0_carry__0_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.283 r  divider/counter0_carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.283    divider/counter0_carry__1_i_7_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  divider/counter0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.397    divider/counter0_carry__1_i_8_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 f  divider/counter0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     3.547    divider/p_0_in[26]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.303     3.850 r  divider/counter0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     3.850    divider/counter0_carry__2_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.400 r  divider/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.398     5.798    divider/clear
    SLICE_X64Y40         FDRE                                         r  divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 2.931ns (50.548%)  route 2.867ns (49.452%))
  Logic Levels:           10  (CARRY4=8 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE                         0.000     0.000 r  divider/counter_reg[1]/C
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  divider/counter_reg[1]/Q
                         net (fo=2, routed)           0.653     1.171    divider/counter_reg[1]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.827 r  divider/counter0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.827    divider/counter0_carry_i_10_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  divider/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.941    divider/counter0_carry_i_9_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  divider/counter0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.055    divider/counter0_carry__0_i_3_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.169 r  divider/counter0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.169    divider/counter0_carry__0_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.283 r  divider/counter0_carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.283    divider/counter0_carry__1_i_7_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  divider/counter0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.397    divider/counter0_carry__1_i_8_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 f  divider/counter0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     3.547    divider/p_0_in[26]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.303     3.850 r  divider/counter0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     3.850    divider/counter0_carry__2_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.400 r  divider/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.398     5.798    divider/clear
    SLICE_X64Y40         FDRE                                         r  divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 2.931ns (51.807%)  route 2.727ns (48.193%))
  Logic Levels:           10  (CARRY4=8 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE                         0.000     0.000 r  divider/counter_reg[1]/C
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  divider/counter_reg[1]/Q
                         net (fo=2, routed)           0.653     1.171    divider/counter_reg[1]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.827 r  divider/counter0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.827    divider/counter0_carry_i_10_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  divider/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.941    divider/counter0_carry_i_9_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  divider/counter0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.055    divider/counter0_carry__0_i_3_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.169 r  divider/counter0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.169    divider/counter0_carry__0_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.283 r  divider/counter0_carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.283    divider/counter0_carry__1_i_7_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  divider/counter0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.397    divider/counter0_carry__1_i_8_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 f  divider/counter0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     3.547    divider/p_0_in[26]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.303     3.850 r  divider/counter0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     3.850    divider/counter0_carry__2_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.400 r  divider/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.257     5.658    divider/clear
    SLICE_X64Y41         FDRE                                         r  divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 2.931ns (51.807%)  route 2.727ns (48.193%))
  Logic Levels:           10  (CARRY4=8 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE                         0.000     0.000 r  divider/counter_reg[1]/C
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  divider/counter_reg[1]/Q
                         net (fo=2, routed)           0.653     1.171    divider/counter_reg[1]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.827 r  divider/counter0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.827    divider/counter0_carry_i_10_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  divider/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.941    divider/counter0_carry_i_9_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  divider/counter0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.055    divider/counter0_carry__0_i_3_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.169 r  divider/counter0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.169    divider/counter0_carry__0_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.283 r  divider/counter0_carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.283    divider/counter0_carry__1_i_7_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  divider/counter0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.397    divider/counter0_carry__1_i_8_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 f  divider/counter0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     3.547    divider/p_0_in[26]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.303     3.850 r  divider/counter0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     3.850    divider/counter0_carry__2_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.400 r  divider/counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.257     5.658    divider/clear
    SLICE_X64Y41         FDRE                                         r  divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.099     0.227    state[0]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.099     0.326 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.326    nextState[1]
    SLICE_X65Y44         FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE                         0.000     0.000 r  divider/clk_out_reg/C
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/clk_out_reg/Q
                         net (fo=4, routed)           0.168     0.309    divider/CLK
    SLICE_X65Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.354    divider/clk_out_i_1_n_0
    SLICE_X65Y43         FDRE                                         r  divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE                         0.000     0.000 r  divider/counter_reg[10]/C
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  divider/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     0.291    divider/counter_reg[10]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  divider/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    divider/counter_reg[8]_i_1_n_5
    SLICE_X64Y42         FDRE                                         r  divider/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE                         0.000     0.000 r  divider/counter_reg[14]/C
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     0.291    divider/counter_reg[14]
    SLICE_X64Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  divider/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    divider/counter_reg[12]_i_1_n_5
    SLICE_X64Y43         FDRE                                         r  divider/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE                         0.000     0.000 r  divider/counter_reg[18]/C
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  divider/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     0.291    divider/counter_reg[18]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  divider/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    divider/counter_reg[16]_i_1_n_5
    SLICE_X64Y44         FDRE                                         r  divider/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  divider/counter_reg[22]/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     0.291    divider/counter_reg[22]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  divider/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    divider/counter_reg[20]_i_1_n_5
    SLICE_X64Y45         FDRE                                         r  divider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE                         0.000     0.000 r  divider/counter_reg[26]/C
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  divider/counter_reg[26]/Q
                         net (fo=2, routed)           0.127     0.291    divider/counter_reg[26]
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  divider/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    divider/counter_reg[24]_i_1_n_5
    SLICE_X64Y46         FDRE                                         r  divider/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE                         0.000     0.000 r  divider/counter_reg[2]/C
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  divider/counter_reg[2]/Q
                         net (fo=2, routed)           0.127     0.291    divider/counter_reg[2]
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  divider/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    divider/counter_reg[0]_i_1_n_5
    SLICE_X64Y40         FDRE                                         r  divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  divider/counter_reg[30]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  divider/counter_reg[30]/Q
                         net (fo=2, routed)           0.127     0.291    divider/counter_reg[30]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  divider/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    divider/counter_reg[28]_i_1_n_5
    SLICE_X64Y47         FDRE                                         r  divider/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE                         0.000     0.000 r  divider/counter_reg[6]/C
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  divider/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    divider/counter_reg[6]
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  divider/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    divider/counter_reg[4]_i_1_n_5
    SLICE_X64Y41         FDRE                                         r  divider/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------





