<def f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='130' ll='132' type='bool llvm::MCSchedClassDesc::isVariant() const'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='143' u='c' c='_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='346' u='c' c='_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputEj'/>
<use f='llvm/llvm/lib/MC/MCDisassembler/Disassembler.cpp' l='207' u='c' c='_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/MC/MCSchedule.cpp' l='61' u='c' c='_ZNK4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/llvm/lib/MC/MCSchedule.cpp' l='76' u='c' c='_ZNK4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/MC/MCSchedule.cpp' l='122' u='c' c='_ZNK4llvm12MCSchedModel23getReciprocalThroughputERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='234' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='243' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64StorePairSuppress.cpp' l='90' u='c' c='_ZN12_GLOBAL__N_124AArch64StorePairSuppress19shouldAddSTPToBlockEPKN4llvm17MachineBasicBlockE'/>
