{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480285113277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480285113282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 20:18:33 2016 " "Processing started: Sun Nov 27 20:18:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480285113282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285113282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285113282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480285113607 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1480285113607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-LogicFunction " "Found design unit 1: Processor-LogicFunction" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285127518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMux-Primitive " "Found design unit 1: NMux-Primitive" {  } { { "NMux.vhd" "" { Text "C:/vhdlmips/NMux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127520 ""} { "Info" "ISGN_ENTITY_NAME" "1 NMux " "Found entity 1: NMux" {  } { { "NMux.vhd" "" { Text "C:/vhdlmips/NMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285127520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datatypes " "Found design unit 1: datatypes" {  } { { "pkg.vhd" "" { Text "C:/vhdlmips/pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285127521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift2Left-Primitive " "Found design unit 1: Shift2Left-Primitive" {  } { { "Shift2Left.vhd" "" { Text "C:/vhdlmips/Shift2Left.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127522 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift2Left " "Found entity 1: Shift2Left" {  } { { "Shift2Left.vhd" "" { Text "C:/vhdlmips/Shift2Left.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285127522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-DFF " "Found design unit 1: Register32-DFF" {  } { { "Register32.vhd" "" { Text "C:/vhdlmips/Register32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Register32.vhd" "" { Text "C:/vhdlmips/Register32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285127524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalextension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalExtension-Primitive " "Found design unit 1: SignalExtension-Primitive" {  } { { "SignalExtension.vhd" "" { Text "C:/vhdlmips/SignalExtension.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127526 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalExtension " "Found entity 1: SignalExtension" {  } { { "SignalExtension.vhd" "" { Text "C:/vhdlmips/SignalExtension.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285127526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/vhdlmips/Memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285127528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Primitive " "Found design unit 1: ControlUnit-Primitive" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127530 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480285127530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285127530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480285127578 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output 4 32 Processor.vhd(487) " "VHDL Incomplete Partial Association warning at Processor.vhd(487): port or argument \"output\" has 4/32 unassociated elements" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 487 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1480285127580 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:fu_controlunit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:fu_controlunit\"" {  } { { "Processor.vhd" "fu_controlunit" { Text "C:/vhdlmips/Processor.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480285127581 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "RegDst ControlUnit.vhd(48) " "Can't infer register for \"RegDst\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127591 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "WriteReg ControlUnit.vhd(48) " "Can't infer register for \"WriteReg\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127591 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "OrigAALU ControlUnit.vhd(48) " "Can't infer register for \"OrigAALU\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127591 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "OrigBALU\[0\] ControlUnit.vhd(48) " "Can't infer register for \"OrigBALU\[0\]\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127591 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "OrigBALU\[1\] ControlUnit.vhd(48) " "Can't infer register for \"OrigBALU\[1\]\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127591 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "OpALU\[0\] ControlUnit.vhd(48) " "Can't infer register for \"OpALU\[0\]\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127591 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "OpALU\[1\] ControlUnit.vhd(48) " "Can't infer register for \"OpALU\[1\]\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127591 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "OrigPC\[0\] ControlUnit.vhd(48) " "Can't infer register for \"OrigPC\[0\]\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127591 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "OrigPC\[1\] ControlUnit.vhd(48) " "Can't infer register for \"OrigPC\[1\]\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127591 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "WriteIR ControlUnit.vhd(48) " "Can't infer register for \"WriteIR\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127592 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "MemtoReg ControlUnit.vhd(48) " "Can't infer register for \"MemtoReg\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127592 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "WriteMem ControlUnit.vhd(48) " "Can't infer register for \"WriteMem\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127592 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ReadMem ControlUnit.vhd(48) " "Can't infer register for \"ReadMem\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127592 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "IorD ControlUnit.vhd(48) " "Can't infer register for \"IorD\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127592 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "WritePC ControlUnit.vhd(48) " "Can't infer register for \"WritePC\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127592 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "WritePCCond ControlUnit.vhd(48) " "Can't infer register for \"WritePCCond\" at ControlUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127592 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "ControlUnit.vhd(48) " "HDL error at ControlUnit.vhd(48): couldn't implement registers for assignments on this clock edge" {  } { { "ControlUnit.vhd" "" { Text "C:/vhdlmips/ControlUnit.vhd" 48 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1480285127593 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ControlUnit:fu_controlunit " "Can't elaborate user hierarchy \"ControlUnit:fu_controlunit\"" {  } { { "Processor.vhd" "fu_controlunit" { Text "C:/vhdlmips/Processor.vhd" 274 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480285127594 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480285127765 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 27 20:18:47 2016 " "Processing ended: Sun Nov 27 20:18:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480285127765 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480285127765 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480285127765 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285127765 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 20 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480285128395 ""}
