FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"TTL_TO_ECL_OUT";
2"ECL_TO_LVDS_IN";
3"LVDS_TO_ECL_OUT";
4"NIM_TO_ECL_OUT";
5"UN$1$CONN34$I1$1";
6"ECL_TO_TTL_OUT";
7"ECL_TO_LVDS_OUT_N";
8"ECL_TO_NIM_OUT";
9"ECL_TO_LVDS_OUT_P";
10"ECL_TO_NIM_IN";
11"LVDS_TO_ECL_IN_N";
12"LVDS_TO_ECL_IN_P";
13"NIM_TO_ECL_IN";
14"ECL_TO_TTL_IN";
15"TTL_TO_ECL_IN";
%"CONN34"
"1","(-1600,2950)","0","misc","I1";
;
CDS_LMAN_SYM_OUTLINE"-125,425,125,-425"
CDS_LIB"misc";
"31"5;
"9"5;
"7"5;
"5"5;
"3"11;
"1"5;
"17"5;
"19"5;
"21"7;
"23"5;
"25"5;
"27"5;
"29"5;
"33"5;
"34"0;
"32"0;
"30"0;
"28"0;
"26"0;
"24"8;
"22"9;
"20"6;
"18"4;
"16"3;
"14"1;
"12"10;
"10"2;
"8"14;
"6"13;
"4"12;
"2"15;
"11"5;
"13"5;
"15"5;
%"INPORT"
"1","(1325,2725)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(1325,2850)","2","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"INPORT"
"1","(1325,2600)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"INPORT"
"1","(1325,2500)","2","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(1325,2400)","2","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"INPORT"
"1","(1325,2300)","2","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"OUTPORT"
"1","(1300,3975)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"OUTPORT"
"1","(1300,4075)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"15;
%"OUTPORT"
"1","(1300,3800)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"OUTPORT"
"1","(1300,3875)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"11;
%"OUTPORT"
"1","(1300,3725)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"OUTPORT"
"1","(1300,3575)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"10;
%"OUTPORT"
"1","(1300,3650)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"INPORT"
"1","(1325,3000)","2","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
END.
