// Seed: 2979345826
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    input tri0 id_3,
    input uwire id_4,
    input uwire id_5
);
  logic id_7, id_8, id_9;
  wire id_10;
  ;
  logic id_11;
endmodule
module module_1 #(
    parameter id_5 = 32'd94
) (
    input supply1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wor _id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply0 id_9,
    output tri0 id_10[-1 : id_5  *  1 'h0 -  1],
    output tri id_11,
    output tri1 id_12,
    output supply1 id_13
);
  xor primCall (id_12, id_9, id_8, id_7, id_4, id_1, id_0, id_6);
  module_0 modCall_1 (
      id_0,
      id_4,
      id_2,
      id_4,
      id_8,
      id_9
  );
endmodule
