$date
	Wed Jan 03 21:59:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module accumulator_4_tb $end
$var wire 4 ! l_Q [3:0] $end
$var wire 1 " l_Carry $end
$var reg 2 # l_C [1:0] $end
$var reg 4 $ l_D [3:0] $end
$var reg 1 % l_EN $end
$var reg 1 & l_clk $end
$scope module m_dut $end
$var wire 2 ' i_C [1:0] $end
$var wire 1 & i_CLK $end
$var wire 4 ( i_D [3:0] $end
$var wire 1 % i_EN $end
$var wire 4 ) o_Q [3:0] $end
$var wire 1 " o_Carry $end
$var wire 4 * l_mux_QD [3:0] $end
$var wire 4 + l_ZY [3:0] $end
$scope module addSub $end
$var wire 4 , i_b [3:0] $end
$var wire 1 - i_ctrl $end
$var wire 1 . l_xor_out0 $end
$var wire 1 / l_xor_out1 $end
$var wire 1 0 l_xor_out2 $end
$var wire 1 1 l_xor_out3 $end
$var wire 4 2 o_result [3:0] $end
$var wire 1 " o_carry_out $end
$var wire 1 3 l_c2 $end
$var wire 1 4 l_c1 $end
$var wire 1 5 l_c0 $end
$var wire 4 6 i_a [3:0] $end
$scope module fullAdder0 $end
$var wire 1 7 i_a $end
$var wire 1 . i_b $end
$var wire 1 - i_c_in $end
$var wire 1 5 o_c_out $end
$var wire 1 8 r1 $end
$var wire 1 9 o_result $end
$var wire 1 : c2 $end
$var wire 1 ; c1 $end
$scope module ha1 $end
$var wire 1 7 a $end
$var wire 1 . b $end
$var wire 1 ; c $end
$var wire 1 8 s $end
$upscope $end
$scope module ha2 $end
$var wire 1 8 a $end
$var wire 1 - b $end
$var wire 1 : c $end
$var wire 1 9 s $end
$upscope $end
$upscope $end
$scope module fullAdder1 $end
$var wire 1 < i_a $end
$var wire 1 / i_b $end
$var wire 1 5 i_c_in $end
$var wire 1 4 o_c_out $end
$var wire 1 = r1 $end
$var wire 1 > o_result $end
$var wire 1 ? c2 $end
$var wire 1 @ c1 $end
$scope module ha1 $end
$var wire 1 < a $end
$var wire 1 / b $end
$var wire 1 @ c $end
$var wire 1 = s $end
$upscope $end
$scope module ha2 $end
$var wire 1 = a $end
$var wire 1 5 b $end
$var wire 1 ? c $end
$var wire 1 > s $end
$upscope $end
$upscope $end
$scope module fullAdder2 $end
$var wire 1 A i_a $end
$var wire 1 0 i_b $end
$var wire 1 4 i_c_in $end
$var wire 1 3 o_c_out $end
$var wire 1 B r1 $end
$var wire 1 C o_result $end
$var wire 1 D c2 $end
$var wire 1 E c1 $end
$scope module ha1 $end
$var wire 1 A a $end
$var wire 1 0 b $end
$var wire 1 E c $end
$var wire 1 B s $end
$upscope $end
$scope module ha2 $end
$var wire 1 B a $end
$var wire 1 4 b $end
$var wire 1 D c $end
$var wire 1 C s $end
$upscope $end
$upscope $end
$scope module fullAdder3 $end
$var wire 1 F i_a $end
$var wire 1 1 i_b $end
$var wire 1 3 i_c_in $end
$var wire 1 " o_c_out $end
$var wire 1 G r1 $end
$var wire 1 H o_result $end
$var wire 1 I c2 $end
$var wire 1 J c1 $end
$scope module ha1 $end
$var wire 1 F a $end
$var wire 1 1 b $end
$var wire 1 J c $end
$var wire 1 G s $end
$upscope $end
$scope module ha2 $end
$var wire 1 G a $end
$var wire 1 3 b $end
$var wire 1 I c $end
$var wire 1 H s $end
$upscope $end
$upscope $end
$upscope $end
$scope module mux8_4 $end
$var wire 4 K i_a [3:0] $end
$var wire 4 L i_b [3:0] $end
$var wire 1 M i_s $end
$var wire 4 N o_out [3:0] $end
$upscope $end
$scope module reg4 $end
$var wire 1 & i_clk $end
$var wire 4 O i_d [3:0] $end
$var wire 1 % i_en $end
$var wire 4 P o_q [3:0] $end
$scope module d_flip_flop_en1 $end
$var wire 1 & i_clk $end
$var wire 1 Q i_d $end
$var wire 1 % i_en $end
$var wire 1 R o_q $end
$var wire 1 S l_d_out $end
$scope module d_flip_flop $end
$var wire 1 & i_clk $end
$var wire 1 S i_d $end
$var wire 1 T l_clk_not $end
$var wire 1 U o_qinv $end
$var wire 1 R o_q $end
$var wire 1 V l_qinv_out $end
$var wire 1 W l_q_out $end
$scope module d_latch_1 $end
$var wire 1 T i_clk $end
$var wire 1 S i_d $end
$var wire 1 X l_d_not $end
$var wire 1 Y l_r $end
$var wire 1 Z l_s $end
$var wire 1 V o_qinv $end
$var wire 1 W o_q $end
$scope module sr_latch $end
$var wire 1 Y i_r $end
$var wire 1 Z i_s $end
$var wire 1 W o_q $end
$var wire 1 V o_qinv $end
$upscope $end
$upscope $end
$scope module d_latch_2 $end
$var wire 1 & i_clk $end
$var wire 1 W i_d $end
$var wire 1 [ l_d_not $end
$var wire 1 \ l_r $end
$var wire 1 ] l_s $end
$var wire 1 U o_qinv $end
$var wire 1 R o_q $end
$scope module sr_latch $end
$var wire 1 \ i_r $end
$var wire 1 ] i_s $end
$var wire 1 R o_q $end
$var wire 1 U o_qinv $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module d_flip_flop_en2 $end
$var wire 1 & i_clk $end
$var wire 1 ^ i_d $end
$var wire 1 % i_en $end
$var wire 1 _ o_q $end
$var wire 1 ` l_d_out $end
$scope module d_flip_flop $end
$var wire 1 & i_clk $end
$var wire 1 ` i_d $end
$var wire 1 a l_clk_not $end
$var wire 1 b o_qinv $end
$var wire 1 _ o_q $end
$var wire 1 c l_qinv_out $end
$var wire 1 d l_q_out $end
$scope module d_latch_1 $end
$var wire 1 a i_clk $end
$var wire 1 ` i_d $end
$var wire 1 e l_d_not $end
$var wire 1 f l_r $end
$var wire 1 g l_s $end
$var wire 1 c o_qinv $end
$var wire 1 d o_q $end
$scope module sr_latch $end
$var wire 1 f i_r $end
$var wire 1 g i_s $end
$var wire 1 d o_q $end
$var wire 1 c o_qinv $end
$upscope $end
$upscope $end
$scope module d_latch_2 $end
$var wire 1 & i_clk $end
$var wire 1 d i_d $end
$var wire 1 h l_d_not $end
$var wire 1 i l_r $end
$var wire 1 j l_s $end
$var wire 1 b o_qinv $end
$var wire 1 _ o_q $end
$scope module sr_latch $end
$var wire 1 i i_r $end
$var wire 1 j i_s $end
$var wire 1 _ o_q $end
$var wire 1 b o_qinv $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module d_flip_flop_en3 $end
$var wire 1 & i_clk $end
$var wire 1 k i_d $end
$var wire 1 % i_en $end
$var wire 1 l o_q $end
$var wire 1 m l_d_out $end
$scope module d_flip_flop $end
$var wire 1 & i_clk $end
$var wire 1 m i_d $end
$var wire 1 n l_clk_not $end
$var wire 1 o o_qinv $end
$var wire 1 l o_q $end
$var wire 1 p l_qinv_out $end
$var wire 1 q l_q_out $end
$scope module d_latch_1 $end
$var wire 1 n i_clk $end
$var wire 1 m i_d $end
$var wire 1 r l_d_not $end
$var wire 1 s l_r $end
$var wire 1 t l_s $end
$var wire 1 p o_qinv $end
$var wire 1 q o_q $end
$scope module sr_latch $end
$var wire 1 s i_r $end
$var wire 1 t i_s $end
$var wire 1 q o_q $end
$var wire 1 p o_qinv $end
$upscope $end
$upscope $end
$scope module d_latch_2 $end
$var wire 1 & i_clk $end
$var wire 1 q i_d $end
$var wire 1 u l_d_not $end
$var wire 1 v l_r $end
$var wire 1 w l_s $end
$var wire 1 o o_qinv $end
$var wire 1 l o_q $end
$scope module sr_latch $end
$var wire 1 v i_r $end
$var wire 1 w i_s $end
$var wire 1 l o_q $end
$var wire 1 o o_qinv $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module d_flip_flop_en4 $end
$var wire 1 & i_clk $end
$var wire 1 x i_d $end
$var wire 1 % i_en $end
$var wire 1 y o_q $end
$var wire 1 z l_d_out $end
$scope module d_flip_flop $end
$var wire 1 & i_clk $end
$var wire 1 z i_d $end
$var wire 1 { l_clk_not $end
$var wire 1 | o_qinv $end
$var wire 1 y o_q $end
$var wire 1 } l_qinv_out $end
$var wire 1 ~ l_q_out $end
$scope module d_latch_1 $end
$var wire 1 { i_clk $end
$var wire 1 z i_d $end
$var wire 1 !" l_d_not $end
$var wire 1 "" l_r $end
$var wire 1 #" l_s $end
$var wire 1 } o_qinv $end
$var wire 1 ~ o_q $end
$scope module sr_latch $end
$var wire 1 "" i_r $end
$var wire 1 #" i_s $end
$var wire 1 ~ o_q $end
$var wire 1 } o_qinv $end
$upscope $end
$upscope $end
$scope module d_latch_2 $end
$var wire 1 & i_clk $end
$var wire 1 ~ i_d $end
$var wire 1 $" l_d_not $end
$var wire 1 %" l_r $end
$var wire 1 &" l_s $end
$var wire 1 | o_qinv $end
$var wire 1 y o_q $end
$scope module sr_latch $end
$var wire 1 %" i_r $end
$var wire 1 &" i_s $end
$var wire 1 y o_q $end
$var wire 1 | o_qinv $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&"
x%"
x$"
0#"
0""
x!"
x~
x}
x|
0{
xz
xy
xx
xw
xv
xu
0t
0s
xr
xq
xp
xo
0n
xm
xl
xk
xj
xi
xh
0g
0f
xe
xd
xc
xb
0a
x`
x_
x^
x]
x\
x[
0Z
0Y
xX
xW
xV
xU
0T
xS
xR
xQ
bx P
bx O
bx N
1M
b0 L
bx K
0J
0I
xH
xG
xF
0E
0D
xC
xB
xA
0@
0?
x>
x=
x<
0;
0:
x9
x8
x7
bx 6
05
04
03
bx 2
01
00
0/
0.
0-
b0 ,
bx +
bx *
bx )
b0 (
b10 '
1&
1%
b0 $
b10 #
0"
bx !
$end
#5
xY
xZ
xf
xg
xs
xt
x""
x#"
1T
0\
0]
1a
0i
0j
1n
0v
0w
1{
0%"
0&"
0&
#10
1>
09
0C
b10 +
b10 2
b10 K
0H
08
17
1R
1b
0=
1o
0B
1|
0G
0<
0A
0F
0U
0_
0l
b1 !
b1 )
b1 6
b1 P
0y
0T
1]
0a
1i
0n
1v
0{
1%"
1&
0"
1c
1p
1}
0I
0[
1h
1u
1$"
03
1W
0d
0q
0~
0D
0V
04
0Y
0f
0s
0""
0?
0X
0Z
1e
0g
1r
0t
1!"
0#"
15
1S
0`
0m
0z
1;
1Q
0^
0k
0x
1.
b1 *
b1 N
b1 O
0M
b1 $
b1 (
b1 ,
b1 L
b0 #
b0 '
#15
1Z
1f
1s
1""
1T
0]
1a
0i
1n
0v
1{
0%"
0&
#20
0Z
0f
0s
0""
0T
1]
0a
1i
0n
1v
0{
1%"
1&
#25
0u
1q
0p
1Z
1f
1t
1""
1T
0]
1a
0i
1n
0v
1{
0%"
0&
b110 +
b110 2
b110 K
1C
0r
1B
1m
10
1k
b101 *
b101 N
b101 O
b101 $
b101 (
b101 ,
b101 L
#30
1H
13
b1010 +
b1010 2
b1010 K
0C
1E
0B
1A
b101 !
b101 )
b101 6
b101 P
1l
0o
0Z
0f
0t
0""
0T
1]
0a
1i
0n
1w
0{
1%"
1&
#35
1Z
1f
1t
1""
1T
0]
1a
0i
1n
0w
1{
0%"
0&
0>
05
b1001 +
b1001 2
b1001 K
19
0;
18
0.
0Q
b100 *
b100 N
b100 O
b100 $
b100 (
b100 ,
b100 L
0%
#40
0Z
0f
0t
0""
0T
1]
0a
1i
0n
1w
0{
1%"
1&
#45
0h
1d
0c
1Z
1g
1t
1""
1T
0]
1a
0i
1n
0w
1{
0%"
0&
1C
14
1?
15
09
b1100 +
b1100 2
b1100 K
0>
0e
1;
08
1=
1`
1.
1/
1Q
1^
0X
b111 *
b111 N
b111 O
1S
b111 $
b111 (
b111 ,
b111 L
1%
#50
0?
b1110 +
b1110 2
b1110 K
1>
1@
0=
1<
b111 !
b111 )
b111 6
b111 P
1_
0b
0Z
0g
0t
0""
0T
1]
0a
1j
0n
1w
0{
1%"
1&
#55
1Z
1g
1t
1""
1T
0]
1a
0j
1n
0w
1{
0%"
0&
#60
0Z
0g
0t
0""
0T
1]
0a
1j
0n
1w
0{
1%"
1&
#65
1Z
1g
1t
1""
1T
0]
1a
0j
1n
0w
1{
0%"
0&
#69
