#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001652f3dd9a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001652f3ddb30 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
P_000001652f41e780 .param/l "n" 1 3 3, +C4<00000000000000000000000000000100>;
P_000001652f41e7b8 .param/l "smax" 1 3 60, +C4<0111>;
P_000001652f41e7f0 .param/l "smin" 1 3 59, +C4<1000>;
P_000001652f41e828 .param/l "umax" 1 3 61, C4<1111>;
v000001652f48b530_0 .var "a", 3 0;
v000001652f48ac70_0 .var "b", 3 0;
v000001652f48b670_0 .net "res", 7 0, L_000001652f434490;  1 drivers
v000001652f48af90_0 .var/s "sa", 3 0;
v000001652f48b7b0_0 .var/s "sb", 3 0;
v000001652f48b030_0 .var "signed_mul", 0 0;
v000001652f48ae50_0 .var/s "sres", 7 0;
v000001652f48b170_0 .net "t_res", 7 0, L_000001652f4d6a00;  1 drivers
v000001652f48b3f0_0 .net/s "t_sres", 7 0, L_000001652f48b350;  1 drivers
S_000001652f428220 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 72, 3 72 0, S_000001652f3ddb30;
 .timescale 0 0;
v000001652f3f2f20_0 .var/2s "i", 31 0;
S_000001652f4283b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 73, 3 73 0, S_000001652f428220;
 .timescale 0 0;
v000001652f3f2ce0_0 .var/2s "j", 31 0;
S_000001652f3f2510 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 76, 3 76 0, S_000001652f3ddb30;
 .timescale 0 0;
v000001652f4285e0_0 .var/2s "i", 31 0;
S_000001652f3f26a0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 77, 3 77 0, S_000001652f3f2510;
 .timescale 0 0;
v000001652f428540_0 .var/2s "j", 31 0;
S_000001652f423cf0 .scope module, "i_signed_mul_4" "signed_mul_4" 3 15, 4 9 0, S_000001652f3ddb30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "res";
v000001652f3ddcc0_0 .net/s *"_ivl_0", 7 0, L_000001652f48aef0;  1 drivers
v000001652f3ddd60_0 .net/s *"_ivl_2", 7 0, L_000001652f48b210;  1 drivers
v000001652f3f2830_0 .net/s "a", 3 0, v000001652f48b530_0;  1 drivers
v000001652f3f28d0_0 .net/s "b", 3 0, v000001652f48ac70_0;  1 drivers
v000001652f423e80_0 .net/s "res", 7 0, L_000001652f48b350;  alias, 1 drivers
L_000001652f48aef0 .extend/s 8, v000001652f48b530_0;
L_000001652f48b210 .extend/s 8, v000001652f48ac70_0;
L_000001652f48b350 .arith/mult 8, L_000001652f48aef0, L_000001652f48b210;
S_000001652f423f20 .scope module, "i_signed_or_unsigned_mul" "signed_or_unsigned_mul" 3 21, 4 46 0, S_000001652f3ddb30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "signed_mul";
    .port_info 3 /OUTPUT 8 "res";
P_000001652f4160e0 .param/l "n" 0 4 48, +C4<00000000000000000000000000000100>;
L_000001652f434490 .functor BUFZ 8, v000001652f4241f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001652f4240b0_0 .net "a", 3 0, v000001652f48b530_0;  alias, 1 drivers
v000001652f424150_0 .net "b", 3 0, v000001652f48ac70_0;  alias, 1 drivers
v000001652f4241f0_0 .var "help_res", 7 0;
v000001652f48a8b0_0 .net "res", 7 0, L_000001652f434490;  alias, 1 drivers
v000001652f48b2b0_0 .net "signed_mul", 0 0, v000001652f48b030_0;  1 drivers
E_000001652f415960 .event anyedge, v000001652f48b2b0_0, v000001652f3f2830_0, v000001652f3f28d0_0;
S_000001652f424290 .scope module, "i_unsigned_mul" "unsigned_mul" 3 18, 4 23 0, S_000001652f3ddb30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "res";
P_000001652f4159e0 .param/l "n" 0 4 25, +C4<00000000000000000000000000000100>;
v000001652f48ab30_0 .net *"_ivl_0", 7 0, L_000001652f48b710;  1 drivers
L_000001652f48ce28 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001652f48a950_0 .net *"_ivl_3", 3 0, L_000001652f48ce28;  1 drivers
v000001652f48b0d0_0 .net *"_ivl_4", 7 0, L_000001652f4d5100;  1 drivers
L_000001652f48ce70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001652f48aa90_0 .net *"_ivl_7", 3 0, L_000001652f48ce70;  1 drivers
v000001652f48ad10_0 .net "a", 3 0, v000001652f48b530_0;  alias, 1 drivers
v000001652f48a9f0_0 .net "b", 3 0, v000001652f48ac70_0;  alias, 1 drivers
v000001652f48b490_0 .net "res", 7 0, L_000001652f4d6a00;  alias, 1 drivers
L_000001652f48b710 .concat [ 4 4 0 0], v000001652f48b530_0, L_000001652f48ce28;
L_000001652f4d5100 .concat [ 4 4 0 0], v000001652f48ac70_0, L_000001652f48ce70;
L_000001652f4d6a00 .arith/mult 8, L_000001652f48b710, L_000001652f4d5100;
S_000001652f48cc90 .scope task, "test" "test" 3 24, 3 24 0, S_000001652f3ddb30;
 .timescale 0 0;
v000001652f48b5d0_0 .var "t_a", 3 0;
v000001652f48abd0_0 .var "t_b", 3 0;
v000001652f48adb0_0 .var "t_signed_mul", 0 0;
TD_testbench.test ;
    %load/vec4 v000001652f48b5d0_0;
    %load/vec4 v000001652f48abd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001652f48adb0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %store/vec4 v000001652f48b030_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001652f48ac70_0, 0, 4;
    %store/vec4 v000001652f48b530_0, 0, 4;
    %delay 1, 0;
    %load/vec4 v000001652f48b530_0;
    %load/vec4 v000001652f48ac70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001652f48b670_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v000001652f48ae50_0, 0, 8;
    %split/vec4 4;
    %store/vec4 v000001652f48b7b0_0, 0, 4;
    %store/vec4 v000001652f48af90_0, 0, 4;
    %load/vec4 v000001652f48b030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call/w 3 38 "$display", "TEST   signed %d * %d = %d", v000001652f48af90_0, v000001652f48b7b0_0, v000001652f48ae50_0 {0 0 0};
    %load/vec4 v000001652f48ae50_0;
    %load/vec4 v000001652f48b3f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 3 42 "$display", "FAIL %s: %d EXPECTED", "testbench.sv", v000001652f48b3f0_0 {0 0 0};
    %vpi_call/w 3 43 "$finish" {0 0 0};
T_0.2 ;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 48 "$display", "TEST unsigned %d * %d = %d", v000001652f48b530_0, v000001652f48ac70_0, v000001652f48b670_0 {0 0 0};
    %load/vec4 v000001652f48b670_0;
    %load/vec4 v000001652f48b170_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %vpi_call/w 3 52 "$display", "FAIL %s: %d EXPECTED", "testbench.sv", v000001652f48b170_0 {0 0 0};
    %vpi_call/w 3 53 "$finish" {0 0 0};
T_0.4 ;
T_0.1 ;
    %end;
    .scope S_000001652f423f20;
T_1 ;
Ewait_0 .event/or E_000001652f415960, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001652f48b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001652f4240b0_0;
    %pad/s 8;
    %load/vec4 v000001652f424150_0;
    %pad/s 8;
    %mul;
    %store/vec4 v000001652f4241f0_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001652f4240b0_0;
    %pad/u 8;
    %load/vec4 v000001652f424150_0;
    %pad/u 8;
    %mul;
    %store/vec4 v000001652f4241f0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001652f3ddb30;
T_2 ;
    %fork t_1, S_000001652f428220;
    %jmp t_0;
    .scope S_000001652f428220;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001652f3f2f20_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001652f3f2f20_0;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %fork t_3, S_000001652f4283b0;
    %jmp t_2;
    .scope S_000001652f4283b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001652f3f2ce0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001652f3f2ce0_0;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v000001652f3f2f20_0;
    %pad/s 4;
    %store/vec4 v000001652f48b5d0_0, 0, 4;
    %load/vec4 v000001652f3f2ce0_0;
    %pad/s 4;
    %store/vec4 v000001652f48abd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001652f48adb0_0, 0, 1;
    %fork TD_testbench.test, S_000001652f48cc90;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001652f3f2ce0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001652f3f2ce0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_000001652f428220;
t_2 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001652f3f2f20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001652f3f2f20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_000001652f3ddb30;
t_0 %join;
    %fork t_5, S_000001652f3f2510;
    %jmp t_4;
    .scope S_000001652f3f2510;
t_5 ;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v000001652f4285e0_0, 0, 32;
T_2.4 ;
    %load/vec4 v000001652f4285e0_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.5, 5;
    %fork t_7, S_000001652f3f26a0;
    %jmp t_6;
    .scope S_000001652f3f26a0;
t_7 ;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v000001652f428540_0, 0, 32;
T_2.6 ;
    %load/vec4 v000001652f428540_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v000001652f4285e0_0;
    %pad/s 4;
    %store/vec4 v000001652f48b5d0_0, 0, 4;
    %load/vec4 v000001652f428540_0;
    %pad/s 4;
    %store/vec4 v000001652f48abd0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001652f48adb0_0, 0, 1;
    %fork TD_testbench.test, S_000001652f48cc90;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001652f428540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001652f428540_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
    .scope S_000001652f3f2510;
t_6 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001652f4285e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001652f4285e0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_000001652f3ddb30;
t_4 %join;
    %vpi_call/w 3 80 "$display", "PASS %s", "testbench.sv" {0 0 0};
    %vpi_call/w 3 81 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "03_03_signed_or_unsigned_mul.sv";
