// Seed: 682671500
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri id_4,
    output wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    output wor id_8
);
  wire id_10;
  assign id_5 = 1;
  wire id_11;
  id_12 :
  assert property (@(posedge id_12) id_12) $display(id_2);
  assign id_5 = id_1;
  assign id_7 = id_12;
  assign id_5 = 1;
  wire id_13;
endmodule
macromodule module_1 (
    input tri1 id_0,
    input wand id_1,
    output tri id_2,
    output wor id_3,
    output wor id_4,
    input supply1 id_5,
    output tri id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri1 id_12,
    output supply0 id_13,
    input tri id_14,
    input wand id_15,
    input uwire id_16,
    input tri id_17,
    output supply1 id_18,
    input wire id_19,
    output tri1 id_20,
    input uwire id_21,
    output wire id_22,
    output wire id_23,
    input wand id_24
);
  wire id_26, id_27;
  assign id_23 = 1;
  module_0(
      id_20, id_11, id_10, id_22, id_2, id_4, id_3, id_3, id_20
  );
endmodule
